Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date         : Wed Feb 26 18:21:49 2020
| Host         : Qlala-Blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_IP_wrapper_timing_summary_routed.rpt -pb design_IP_wrapper_timing_summary_routed.pb -rpx design_IP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_IP_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.113        0.000                      0               144147        0.014        0.000                      0               143329        2.853        0.000                       0                 62200  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
clk_fpga_1                               {0.000 5.000}        10.000          100.000         
design_IP_i/clk_wiz_0/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  AXI_clk_design_IP_clk_wiz_0_0          {0.000 4.274}        8.547           117.000         
  HLS_CLK_design_IP_clk_wiz_0_0          {0.000 4.103}        8.205           121.875         
  HLS_km_CLK_design_IP_clk_wiz_0_0       {0.000 5.014}        10.028          99.716          
  clkfbout_design_IP_clk_wiz_0_0         {0.000 20.000}       40.000          25.000          
design_IP_i/clk_wiz_1/inst/clk_in1       {0.000 5.000}        10.000          100.000         
  HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {0.000 5.000}        10.000          100.000         
  HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {0.000 5.000}        10.000          100.000         
  HLS_pear_clk_design_IP_clk_wiz_1_0_1   {0.000 5.000}        10.000          100.000         
  clkfbout_design_IP_clk_wiz_1_0_1       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                 7.845        0.000                       0                     1  
clk_fpga_1                                                                                                                                                                                 7.845        0.000                       0                     1  
design_IP_i/clk_wiz_0/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  AXI_clk_design_IP_clk_wiz_0_0                0.410        0.000                      0                27736        0.016        0.000                      0                27736        3.024        0.000                       0                 12304  
  HLS_CLK_design_IP_clk_wiz_0_0                0.113        0.000                      0                23018        0.037        0.000                      0                23018        2.853        0.000                       0                  9941  
  HLS_km_CLK_design_IP_clk_wiz_0_0             0.193        0.000                      0                15140        0.014        0.000                      0                15140        3.764        0.000                       0                  6968  
  clkfbout_design_IP_clk_wiz_0_0                                                                                                                                                          37.845        0.000                       0                     3  
design_IP_i/clk_wiz_1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  HLS_mul32_clk_design_IP_clk_wiz_1_0_1        0.931        0.000                      0                19347        0.030        0.000                      0                19347        3.750        0.000                       0                  8258  
  HLS_mul64_clk_design_IP_clk_wiz_1_0_1        0.422        0.000                      0                23023        0.032        0.000                      0                23023        3.750        0.000                       0                  9945  
  HLS_pear_clk_design_IP_clk_wiz_1_0_1         0.174        0.000                      0                32865        0.022        0.000                      0                32865        3.750        0.000                       0                 14774  
  clkfbout_design_IP_clk_wiz_1_0_1                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
HLS_CLK_design_IP_clk_wiz_0_0          AXI_clk_design_IP_clk_wiz_0_0                6.629        0.000                      0                   76                                                                        
HLS_km_CLK_design_IP_clk_wiz_0_0       AXI_clk_design_IP_clk_wiz_0_0                8.383        0.000                      0                   76                                                                        
HLS_mul32_clk_design_IP_clk_wiz_1_0_1  AXI_clk_design_IP_clk_wiz_0_0                8.355        0.000                      0                   76                                                                        
HLS_mul64_clk_design_IP_clk_wiz_1_0_1  AXI_clk_design_IP_clk_wiz_0_0                8.214        0.000                      0                   76                                                                        
HLS_pear_clk_design_IP_clk_wiz_1_0_1   AXI_clk_design_IP_clk_wiz_0_0                7.678        0.000                      0                   76                                                                        
AXI_clk_design_IP_clk_wiz_0_0          HLS_CLK_design_IP_clk_wiz_0_0                6.819        0.000                      0                   88                                                                        
AXI_clk_design_IP_clk_wiz_0_0          HLS_km_CLK_design_IP_clk_wiz_0_0             7.021        0.000                      0                   88                                                                        
AXI_clk_design_IP_clk_wiz_0_0          HLS_mul32_clk_design_IP_clk_wiz_1_0_1        6.005        0.000                      0                   88                                                                        
AXI_clk_design_IP_clk_wiz_0_0          HLS_mul64_clk_design_IP_clk_wiz_1_0_1        6.799        0.000                      0                   88                                                                        
AXI_clk_design_IP_clk_wiz_0_0          HLS_pear_clk_design_IP_clk_wiz_1_0_1         6.773        0.000                      0                   86                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      AXI_clk_design_IP_clk_wiz_0_0          AXI_clk_design_IP_clk_wiz_0_0                4.400        0.000                      0                 1090        0.263        0.000                      0                 1090  
**async_default**                      HLS_CLK_design_IP_clk_wiz_0_0          HLS_CLK_design_IP_clk_wiz_0_0                4.868        0.000                      0                  222        0.322        0.000                      0                  222  
**async_default**                      HLS_km_CLK_design_IP_clk_wiz_0_0       HLS_km_CLK_design_IP_clk_wiz_0_0             6.798        0.000                      0                  222        0.309        0.000                      0                  222  
**async_default**                      HLS_mul32_clk_design_IP_clk_wiz_1_0_1  HLS_mul32_clk_design_IP_clk_wiz_1_0_1        7.237        0.000                      0                  222        0.381        0.000                      0                  222  
**async_default**                      HLS_mul64_clk_design_IP_clk_wiz_1_0_1  HLS_mul64_clk_design_IP_clk_wiz_1_0_1        6.852        0.000                      0                  222        0.358        0.000                      0                  222  
**async_default**                      HLS_pear_clk_design_IP_clk_wiz_1_0_1   HLS_pear_clk_design_IP_clk_wiz_1_0_1         7.097        0.000                      0                  222        0.311        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  design_IP_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_IP_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_IP_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 1.810ns (23.073%)  route 6.035ns (76.927%))
  Logic Levels:           7  (LUT1=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 10.204 - 8.547 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.907     1.910    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X55Y148        FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDPE (Prop_fdpe_C_Q)         0.456     2.366 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.607     2.973    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X54Y147        LUT1 (Prop_lut1_I0_O)        0.149     3.122 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awvalid_INST_0/O
                         net (fo=15, routed)          0.883     4.005    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[8]
    SLICE_X54Y147        LUT4 (Prop_lut4_I1_O)        0.381     4.386 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[8]_i_5/O
                         net (fo=16, routed)          0.870     5.256    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_18_in303_in
    SLICE_X47Y147        LUT4 (Prop_lut4_I2_O)        0.328     5.584 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[5]_i_4/O
                         net (fo=2, routed)           0.839     6.423    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[5]_i_4_n_0
    SLICE_X49Y147        LUT6 (Prop_lut6_I2_O)        0.124     6.547 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[5]_i_1/O
                         net (fo=5, routed)           1.008     7.554    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot0205_out
    SLICE_X52Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=11, routed)          1.020     8.699    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[0]
    SLICE_X49Y146        LUT6 (Prop_lut6_I1_O)        0.124     8.823 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[0]_i_2/O
                         net (fo=1, routed)           0.808     9.631    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[0]_i_2_n_0
    SLICE_X49Y145        LUT5 (Prop_lut5_I0_O)        0.124     9.755 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[0]_i_1/O
                         net (fo=1, routed)           0.000     9.755    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_target_hot_mux[0]
    SLICE_X49Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.654    10.204    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X49Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.032    10.236    
                         clock uncertainty           -0.102    10.134    
    SLICE_X49Y145        FDRE (Setup_fdre_C_D)        0.031    10.165    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         10.165    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 1.810ns (23.355%)  route 5.940ns (76.645%))
  Logic Levels:           7  (LUT1=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 10.204 - 8.547 ) 
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.907     1.910    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X55Y148        FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y148        FDPE (Prop_fdpe_C_Q)         0.456     2.366 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/Q
                         net (fo=1, routed)           0.607     2.973    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i
    SLICE_X54Y147        LUT1 (Prop_lut1_I0_O)        0.149     3.122 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awvalid_INST_0/O
                         net (fo=15, routed)          0.883     4.005    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_axi_awvalid[8]
    SLICE_X54Y147        LUT4 (Prop_lut4_I1_O)        0.381     4.386 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[8]_i_5/O
                         net (fo=16, routed)          0.870     5.256    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_18_in303_in
    SLICE_X47Y147        LUT4 (Prop_lut4_I2_O)        0.328     5.584 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[5]_i_4/O
                         net (fo=2, routed)           0.839     6.423    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[5]_i_4_n_0
    SLICE_X49Y147        LUT6 (Prop_lut6_I2_O)        0.124     6.547 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[5]_i_1/O
                         net (fo=5, routed)           1.008     7.554    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot0205_out
    SLICE_X52Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.678 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=11, routed)          1.051     8.730    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/f_hot2enc_return[0]
    SLICE_X49Y144        LUT6 (Prop_lut6_I1_O)        0.124     8.854 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[1]_i_2/O
                         net (fo=1, routed)           0.682     9.536    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[1]_i_2_n_0
    SLICE_X49Y145        LUT5 (Prop_lut5_I0_O)        0.124     9.660 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i[1]_i_1/O
                         net (fo=1, routed)           0.000     9.660    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/m_target_hot_mux[1]
    SLICE_X49Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.654    10.204    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X49Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.032    10.236    
                         clock uncertainty           -0.102    10.134    
    SLICE_X49Y145        FDRE (Setup_fdre_C_D)        0.029    10.163    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         10.163    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[7]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[7]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDSE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDSE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[9]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDSE (Setup_fdse_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot_reg[9]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[2]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[2]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 1.324ns (17.370%)  route 6.298ns (82.630%))
  Logic Levels:           7  (LUT1=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 10.086 - 8.547 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.719     1.722    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X84Y64         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDPE (Prop_fdpe_C_Q)         0.456     2.178 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           0.759     2.937    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X84Y73         LUT1 (Prop_lut1_I0_O)        0.124     3.061 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_axi_rready_INST_0/O
                         net (fo=4, routed)           1.063     4.124    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[4]
    SLICE_X65Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.248 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_8/O
                         net (fo=1, routed)           0.573     4.821    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_205_out[1]
    SLICE_X65Y78         LUT6 (Prop_lut6_I4_O)        0.124     4.945 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5/O
                         net (fo=3, routed)           0.637     5.582    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[70]_i_5_n_0
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.124     5.706 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[9]_i_3__0/O
                         net (fo=10, routed)          0.829     6.535    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/mi_armaxissuing[1]
    SLICE_X64Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.659 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.qual_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.626     7.286    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/addr_arbiter_ar/valid_qual_i[7]
    SLICE_X62Y84         LUT4 (Prop_lut4_I2_O)        0.124     7.410 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_arbiter.last_rr_hot[9]_i_8__0/O
                         net (fo=2, routed)           0.990     8.400    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.any_grant_reg_2
    SLICE_X61Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.524 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.last_rr_hot[9]_i_1__0/O
                         net (fo=27, routed)          0.820     9.344    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.536    10.086    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X61Y83         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.114    10.200    
                         clock uncertainty           -0.102    10.098    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205     9.893    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.893    
                         arrival time                          -9.344    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 1.200ns (16.138%)  route 6.236ns (83.862%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 10.194 - 8.547 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.846     1.849    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aclk
    SLICE_X47Y146        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y146        FDRE (Prop_fdre_C_Q)         0.456     2.305 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=14, routed)          1.350     3.655    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/st_mr_bid[7]
    SLICE_X61Y146        LUT5 (Prop_lut5_I2_O)        0.124     3.779 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bvalid[7]_INST_0_i_2/O
                         net (fo=3, routed)           0.982     4.761    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_single_thread.active_target_enc_reg[0]_6
    SLICE_X55Y146        LUT6 (Prop_lut6_I0_O)        0.124     4.885 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_i_3/O
                         net (fo=3, routed)           0.814     5.698    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_i_3_n_0
    SLICE_X53Y146        LUT5 (Prop_lut5_I1_O)        0.124     5.822 f  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_arbiter.last_rr_hot[9]_i_17__0/O
                         net (fo=17, routed)          0.843     6.665    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_arbiter.qual_reg_reg[2][0]
    SLICE_X47Y144        LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_arbiter.qual_reg[1]_i_2/O
                         net (fo=2, routed)           0.980     7.769    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/valid_qual_i[0]
    SLICE_X49Y146        LUT6 (Prop_lut6_I1_O)        0.124     7.893 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[9]_i_8/O
                         net (fo=2, routed)           0.607     8.500    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[9]_i_8_n_0
    SLICE_X52Y145        LUT6 (Prop_lut6_I5_O)        0.124     8.624 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot[9]_i_1/O
                         net (fo=26, routed)          0.661     9.285    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X53Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.644    10.194    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X53Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism              0.032    10.226    
                         clock uncertainty           -0.102    10.124    
    SLICE_X53Y147        FDRE (Setup_fdre_C_CE)      -0.205     9.919    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.511%)  route 0.157ns (51.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.636     0.638    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X50Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.148     0.786 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.157     0.943    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_52
    SLICE_X49Y144        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X49Y144        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -0.009     0.905    
    SLICE_X49Y144        FDRE (Hold_fdre_C_D)         0.022     0.927    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.629     0.631    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X50Y131        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.148     0.779 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[51]/Q
                         net (fo=1, routed)           0.156     0.935    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_10
    SLICE_X48Y130        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.902     0.904    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X48Y130        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/C
                         clock pessimism             -0.009     0.895    
    SLICE_X48Y130        FDRE (Hold_fdre_C_D)         0.018     0.913    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.234%)  route 0.193ns (57.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.630     0.632    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X53Y117        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y117        FDRE (Prop_fdre_C_Q)         0.141     0.773 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[34]/Q
                         net (fo=1, routed)           0.193     0.966    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_38
    SLICE_X49Y118        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.903     0.905    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X49Y118        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]/C
                         clock pessimism             -0.009     0.896    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.047     0.943    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.148%)  route 0.210ns (59.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.551     0.553    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X48Y67         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y67         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[31]/Q
                         net (fo=1, routed)           0.210     0.904    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_30
    SLICE_X51Y69         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.812     0.814    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y69         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.070     0.879    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.841%)  route 0.178ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.635     0.637    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X47Y133        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y133        FDRE (Prop_fdre_C_Q)         0.128     0.765 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[49]/Q
                         net (fo=1, routed)           0.178     0.943    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_12
    SLICE_X51Y133        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.901     0.903    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y133        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X51Y133        FDRE (Hold_fdre_C_D)         0.018     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.426%)  route 0.252ns (60.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.552     0.554    design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X50Y88         FDRE                                         r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1076]/Q
                         net (fo=1, routed)           0.252     0.970    design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA1
    SLICE_X38Y87         RAMD32                                       r  design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.822     0.824    design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X38Y87         RAMD32                                       r  design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X38Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     0.939    design_IP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.124%)  route 0.183ns (58.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.634     0.636    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X47Y132        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y132        FDRE (Prop_fdre_C_Q)         0.128     0.764 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[50]/Q
                         net (fo=1, routed)           0.183     0.947    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_11
    SLICE_X51Y133        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.901     0.903    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X51Y133        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
                         clock pessimism             -0.009     0.894    
    SLICE_X51Y133        FDRE (Hold_fdre_C_D)         0.022     0.916    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.302%)  route 0.206ns (55.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.629     0.631    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X50Y131        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y131        FDRE (Prop_fdre_C_Q)         0.164     0.795 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[22]/Q
                         net (fo=1, routed)           0.206     1.001    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_39
    SLICE_X49Y132        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.904     0.906    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X49Y132        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism             -0.009     0.897    
    SLICE_X49Y132        FDRE (Hold_fdre_C_D)         0.070     0.967    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1122]/C
                            (rising edge-triggered cell FDSE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1122]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.536%)  route 0.197ns (51.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.555     0.557    design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X47Y87         FDSE                                         r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1122]/Q
                         net (fo=1, routed)           0.197     0.895    design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1122]
    SLICE_X51Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.940 r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1122]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1122]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1122]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.817     0.819    design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X51Y86         FDRE                                         r  design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1122]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.092     0.906    design_IP_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1122]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.552     0.554    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X47Y67         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y67         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.197     0.892    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_0_[10]
    SLICE_X51Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.937 r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000     0.937    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[10]
    SLICE_X51Y68         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.813     0.815    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X51Y68         FDRE                                         r  design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.091     0.901    design_IP_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_clk_design_IP_clk_wiz_0_0
Waveform(ns):       { 0.000 4.274 }
Period(ns):         8.547
Sources:            { design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.547       6.392      BUFGCTRL_X0Y0    design_IP_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.547       7.298      MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.547       7.547      SLICE_X29Y110    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X29Y110    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X29Y110    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X29Y110    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X31Y114    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X31Y114    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X31Y114    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.547       7.547      SLICE_X31Y114    design_IP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.547       204.813    MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y42     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y41     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y41     design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.274       3.024      SLICE_X54Y51     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X62Y43     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.274       3.024      SLICE_X62Y43     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HLS_CLK_design_IP_clk_wiz_0_0
  To Clock:  HLS_CLK_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.853ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.942ns  (logic 2.227ns (28.042%)  route 5.715ns (71.958%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 9.787 - 8.205 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.690     1.693    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X30Y69         FDRE                                         r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/Q
                         net (fo=128, routed)         5.715     7.886    design_IP_i/multiply_block_0/U0/p_cast162_reg_6723[5]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.181 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2/O
                         net (fo=1, routed)           0.000     8.181    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2_n_8
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.731 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.731    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1_n_8
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.845    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1_n_8
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1_n_8
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1_n_8
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1_n_8
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]_i_1_n_8
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.635    design_IP_i/multiply_block_0/U0/add_ln49_71_fu_4874_p2[29]
    SLICE_X15Y49         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.578     9.787    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X15Y49         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[29]/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.101     9.685    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.062     9.747    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[29]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.642ns (25.699%)  route 1.856ns (74.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 9.861 - 8.205 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.742     1.745    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X14Y30         FDRE                                         r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.263 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.111     3.374    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X12Y26         LUT3 (Prop_lut3_I1_O)        0.124     3.498 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           0.745     4.243    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[15]
    DSP48_X0Y10          DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.653     9.861    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y10          DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115     9.976    
                         clock uncertainty           -0.101     9.874    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -5.474     4.400    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.831ns  (logic 2.116ns (27.022%)  route 5.715ns (72.978%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 9.787 - 8.205 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.690     1.693    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X30Y69         FDRE                                         r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/Q
                         net (fo=128, routed)         5.715     7.886    design_IP_i/multiply_block_0/U0/p_cast162_reg_6723[5]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.181 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2/O
                         net (fo=1, routed)           0.000     8.181    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2_n_8
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.731 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.731    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1_n_8
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.845    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1_n_8
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1_n_8
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1_n_8
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1_n_8
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.301 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]_i_1_n_8
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.524 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.524    design_IP_i/multiply_block_0/U0/add_ln49_71_fu_4874_p2[28]
    SLICE_X15Y49         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.578     9.787    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X15Y49         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[28]/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.101     9.685    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.062     9.747    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[28]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.828ns  (logic 2.113ns (26.994%)  route 5.715ns (73.006%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 9.787 - 8.205 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.690     1.693    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X30Y69         FDRE                                         r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/Q
                         net (fo=128, routed)         5.715     7.886    design_IP_i/multiply_block_0/U0/p_cast162_reg_6723[5]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.181 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2/O
                         net (fo=1, routed)           0.000     8.181    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2_n_8
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.731 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.731    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1_n_8
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.845    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1_n_8
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1_n_8
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1_n_8
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1_n_8
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.521 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.521    design_IP_i/multiply_block_0/U0/add_ln49_71_fu_4874_p2[25]
    SLICE_X15Y48         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.578     9.787    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X15Y48         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[25]/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.101     9.685    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.062     9.747    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[25]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[4]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.642ns (25.047%)  route 1.921ns (74.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 9.864 - 8.205 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.739     1.742    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y21          FDRE                                         r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.260 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.863     3.123    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X7Y22          LUT3 (Prop_lut3_I1_O)        0.124     3.247 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_22/O
                         net (fo=2, routed)           1.059     4.305    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[18]
    DSP48_X0Y8           DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.656     9.864    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y8           DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115     9.979    
                         clock uncertainty           -0.101     9.877    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_D[4])
                                                     -5.342     4.535    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.642ns (25.054%)  route 1.920ns (74.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 9.864 - 8.205 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.739     1.742    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y21          FDRE                                         r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.260 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.941     3.201    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X6Y24          LUT3 (Prop_lut3_I1_O)        0.124     3.325 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23/O
                         net (fo=2, routed)           0.979     4.304    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[17]
    DSP48_X0Y8           DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.656     9.864    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y8           DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115     9.979    
                         clock uncertainty           -0.101     9.877    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -5.342     4.535    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          4.535    
                         arrival time                          -4.304    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 2.092ns (26.797%)  route 5.715ns (73.203%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 9.787 - 8.205 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.690     1.693    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X30Y69         FDRE                                         r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/Q
                         net (fo=128, routed)         5.715     7.886    design_IP_i/multiply_block_0/U0/p_cast162_reg_6723[5]
    SLICE_X15Y43         LUT2 (Prop_lut2_I0_O)        0.295     8.181 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2/O
                         net (fo=1, routed)           0.000     8.181    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672[7]_i_2_n_8
    SLICE_X15Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.731 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.731    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[7]_i_1_n_8
    SLICE_X15Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.845 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.845    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[11]_i_1_n_8
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.959    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[15]_i_1_n_8
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.073 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.073    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[19]_i_1_n_8
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.187 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.187    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[23]_i_1_n_8
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.500 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.500    design_IP_i/multiply_block_0/U0/add_ln49_71_fu_4874_p2[27]
    SLICE_X15Y48         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.578     9.787    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X15Y48         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]/C
                         clock pessimism              0.000     9.787    
                         clock uncertainty           -0.101     9.685    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.062     9.747    design_IP_i/multiply_block_0/U0/OUTPUT_addr_9_reg_7672_reg[27]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 2.060ns (26.412%)  route 5.739ns (73.588%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 9.785 - 8.205 ) 
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.690     1.693    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X30Y69         FDRE                                         r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.478     2.171 r  design_IP_i/multiply_block_0/U0/p_cast162_reg_6723_reg[5]/Q
                         net (fo=128, routed)         5.739     7.910    design_IP_i/multiply_block_0/U0/p_cast162_reg_6723[5]
    SLICE_X23Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.678     8.588 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[7]_i_1_n_8
    SLICE_X23Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.702 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.702    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[11]_i_1_n_8
    SLICE_X23Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.816 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.816    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[15]_i_1_n_8
    SLICE_X23Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.930 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[19]_i_1_n_8
    SLICE_X23Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.044 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.044    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[23]_i_1_n_8
    SLICE_X23Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.158 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.158    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[27]_i_1_n_8
    SLICE_X23Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.492 r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.492    design_IP_i/multiply_block_0/U0/add_ln49_68_fu_4778_p2[29]
    SLICE_X23Y49         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.576     9.785    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X23Y49         FDRE                                         r  design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[29]/C
                         clock pessimism              0.000     9.785    
                         clock uncertainty           -0.101     9.683    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)        0.062     9.745    design_IP_i/multiply_block_0/U0/OUTPUT_addr_6_reg_7612_reg[29]
  -------------------------------------------------------------------
                         required time                          9.745    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.642ns (26.713%)  route 1.761ns (73.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 9.864 - 8.205 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.739     1.742    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X8Y21          FDRE                                         r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.260 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.930     3.190    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X7Y22          LUT3 (Prop_lut3_I1_O)        0.124     3.314 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_27/O
                         net (fo=1, routed)           0.832     4.145    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[13]
    DSP48_X0Y8           DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.656     9.864    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y8           DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115     9.979    
                         clock uncertainty           -0.101     9.877    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -5.474     4.403    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          4.403    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.642ns (25.617%)  route 1.864ns (74.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 9.861 - 8.205 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.742     1.745    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X14Y30         FDRE                                         r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.518     2.263 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          0.878     3.141    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X15Y28         LUT3 (Prop_lut3_I1_O)        0.124     3.265 r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_23/O
                         net (fo=2, routed)           0.986     4.251    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[17]
    DSP48_X0Y10          DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.653     9.861    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y10          DSP48E1                                      r  design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.115     9.976    
                         clock uncertainty           -0.101     9.874    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -5.342     4.532    design_IP_i/multiply_block_0/U0/multiply_block_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          4.532    
                         arrival time                          -4.251    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.899ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.628     0.630    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X39Y123        FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y123        FDRE (Prop_fdre_C_Q)         0.141     0.771 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/Q
                         net (fo=1, routed)           0.056     0.827    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIA0
    SLICE_X38Y123        RAMD32                                       r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.897     0.899    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X38Y123        RAMD32                                       r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism             -0.256     0.643    
    SLICE_X38Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.790    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.523%)  route 0.267ns (65.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.551     0.553    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X49Y82         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.267     0.961    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIC1
    SLICE_X50Y78         RAMD32                                       r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.810     0.812    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X50Y78         RAMD32                                       r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism             -0.005     0.807    
    SLICE_X50Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     0.921    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.935%)  route 0.212ns (60.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.555     0.557    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X51Y41         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y41         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[27]/Q
                         net (fo=1, routed)           0.212     0.910    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_40
    SLICE_X48Y39         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.825     0.827    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y39         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.047     0.869    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.554%)  route 0.196ns (60.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.561     0.563    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X40Y48         FDRE                                         r  design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.128     0.691 r  design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447_reg[4]/Q
                         net (fo=1, routed)           0.196     0.886    design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447[4]
    SLICE_X44Y53         FDRE                                         r  design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.826     0.828    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X44Y53         FDRE                                         r  design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[4]/C
                         clock pessimism              0.000     0.828    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.017     0.845    design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.845    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.100%)  route 0.229ns (61.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X53Y37         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=2, routed)           0.229     0.925    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[17]
    SLICE_X46Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.825     0.827    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X46Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[17]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X46Y38         FDRE (Hold_fdre_C_D)         0.059     0.881    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.212ns (51.806%)  route 0.197ns (48.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.558     0.560    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X46Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y38         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[32]/Q
                         net (fo=1, routed)           0.197     0.921    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[32]
    SLICE_X51Y38         LUT3 (Prop_lut3_I2_O)        0.048     0.969 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[32]_i_1/O
                         net (fo=1, routed)           0.000     0.969    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[32]
    SLICE_X51Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.821     0.823    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X51Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[32]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.107     0.925    design_IP_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.925%)  route 0.219ns (54.075%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.582     0.584    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X56Y48         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[31]/Q
                         net (fo=2, routed)           0.219     0.944    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[28]
    SLICE_X55Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.989 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     0.989    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[28]
    SLICE_X55Y51         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.848     0.850    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X55Y51         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[28]/C
                         clock pessimism              0.000     0.850    
    SLICE_X55Y51         FDRE (Hold_fdre_C_D)         0.091     0.941    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.190ns (45.546%)  route 0.227ns (54.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.557     0.559    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X48Y53         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=2, routed)           0.227     0.927    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[13]
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.049     0.976 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[13]_i_1/O
                         net (fo=1, routed)           0.000     0.976    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[13]
    SLICE_X53Y50         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.823     0.825    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X53Y50         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.107     0.927    design_IP_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.903%)  route 0.252ns (64.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.561     0.563    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X40Y48         FDRE                                         r  design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447_reg[3]/Q
                         net (fo=1, routed)           0.252     0.955    design_IP_i/multiply_block_0/U0/add_ln49_47_reg_8447[3]
    SLICE_X44Y53         FDRE                                         r  design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.826     0.828    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X44Y53         FDRE                                         r  design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[3]/C
                         clock pessimism              0.000     0.828    
    SLICE_X44Y53         FDRE (Hold_fdre_C_D)         0.072     0.900    design_IP_i/multiply_block_0/U0/empty_160_reg_2750_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.594     0.596    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X9Y44          FDRE                                         r  design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_reg[9]/Q
                         net (fo=1, routed)           0.116     0.853    design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177[9]
    SLICE_X8Y43          SRL16E                                       r  design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.863     0.865    design_IP_i/multiply_block_0/U0/ap_clk
    SLICE_X8Y43          SRL16E                                       r  design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2/CLK
                         clock pessimism             -0.253     0.612    
    SLICE_X8Y43          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.795    design_IP_i/multiply_block_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HLS_CLK_design_IP_clk_wiz_0_0
Waveform(ns):       { 0.000 4.103 }
Period(ns):         8.205
Sources:            { design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.205       5.261      RAMB18_X2Y20     design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.205       5.261      RAMB18_X2Y20     design_IP_i/multiply_block_0/U0/multiply_block_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.205       5.261      RAMB18_X2Y21     design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.205       5.261      RAMB18_X2Y21     design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.205       5.261      RAMB18_X3Y25     design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.205       5.261      RAMB18_X3Y25     design_IP_i/multiply_block_0/U0/multiply_block_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.205       5.629      RAMB36_X0Y3      design_IP_i/multiply_block_0/U0/mA_U/multiply_block_mA_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.205       5.629      RAMB36_X0Y3      design_IP_i/multiply_block_0/U0/mA_U/multiply_block_mA_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.205       5.629      RAMB36_X1Y3      design_IP_i/multiply_block_0/U0/mA_U/multiply_block_mA_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.205       5.629      RAMB36_X1Y3      design_IP_i/multiply_block_0/U0/mA_U/multiply_block_mA_ram_U/ram_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.205       205.155    MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y75     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y80     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X54Y80     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.103       2.853      SLICE_X50Y76     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X46Y77     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.103       2.853      SLICE_X46Y77     design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HLS_km_CLK_design_IP_clk_wiz_0_0
  To Clock:  HLS_km_CLK_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 2.266ns (23.566%)  route 7.350ns (76.434%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.423     9.924    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.153    10.077 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2/O
                         net (fo=4, routed)           1.052    11.128    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2_n_3
    SLICE_X13Y2          LUT6 (Prop_lut6_I1_O)        0.331    11.459 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_1/O
                         net (fo=1, routed)           0.000    11.459    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[33]
    SLICE_X13Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X13Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.031    11.652    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[33]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.629ns  (logic 2.266ns (23.532%)  route 7.363ns (76.468%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.423     9.924    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X10Y3          LUT3 (Prop_lut3_I1_O)        0.153    10.077 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2/O
                         net (fo=4, routed)           1.065    11.142    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[34]_i_2_n_3
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.331    11.473 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000    11.473    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[31]
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.079    11.700    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                         -11.473    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.421ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 2.258ns (23.938%)  route 7.175ns (76.062%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.403     9.904    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X12Y3          LUT3 (Prop_lut3_I1_O)        0.148    10.052 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           0.896    10.948    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_3
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.328    11.276 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    11.276    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[24]
    SLICE_X12Y1          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y1          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.077    11.698    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 2.264ns (24.170%)  route 7.103ns (75.830%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.333     9.834    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.984 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.895    10.878    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_3
    SLICE_X13Y1          LUT6 (Prop_lut6_I0_O)        0.332    11.210 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=1, routed)           0.000    11.210    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[30]
    SLICE_X13Y1          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X13Y1          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X13Y1          FDRE (Setup_fdre_C_D)        0.031    11.652    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.451ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.405ns  (logic 2.280ns (24.242%)  route 7.125ns (75.758%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.994     9.494    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X6Y1           LUT3 (Prop_lut3_I1_O)        0.150     9.644 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_2/O
                         net (fo=4, routed)           1.257    10.901    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[28]_i_2_n_3
    SLICE_X12Y1          LUT6 (Prop_lut6_I1_O)        0.348    11.249 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_1/O
                         net (fo=1, routed)           0.000    11.249    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[27]
    SLICE_X12Y1          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y1          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X12Y1          FDRE (Setup_fdre_C_D)        0.079    11.700    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[27]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                         -11.249    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.401ns  (logic 2.258ns (24.018%)  route 7.143ns (75.982%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.403     9.904    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X12Y3          LUT3 (Prop_lut3_I1_O)        0.148    10.052 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           0.865    10.917    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_3
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.328    11.245 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.000    11.245    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[22]
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.077    11.698    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.459ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.399ns  (logic 2.266ns (24.108%)  route 7.133ns (75.892%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.993     9.494    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X6Y2           LUT3 (Prop_lut3_I1_O)        0.153     9.647 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           1.265    10.912    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2_n_3
    SLICE_X12Y2          LUT6 (Prop_lut6_I0_O)        0.331    11.243 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[23]_i_1/O
                         net (fo=1, routed)           0.000    11.243    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[23]
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.081    11.702    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[23]
  -------------------------------------------------------------------
                         required time                         11.702    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.264ns (24.275%)  route 7.062ns (75.725%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.333     9.834    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X13Y1          LUT3 (Prop_lut3_I1_O)        0.150     9.984 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.854    10.838    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_3
    SLICE_X13Y2          LUT6 (Prop_lut6_I1_O)        0.332    11.170 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_1/O
                         net (fo=1, routed)           0.000    11.170    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[32]
    SLICE_X13Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X13Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X13Y2          FDRE (Setup_fdre_C_D)        0.029    11.650    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         11.650    
                         arrival time                         -11.170    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 2.266ns (24.351%)  route 7.040ns (75.649%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 11.610 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.993     9.494    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X6Y2           LUT3 (Prop_lut3_I1_O)        0.153     9.647 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2/O
                         net (fo=4, routed)           1.171    10.818    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_2_n_3
    SLICE_X12Y2          LUT6 (Prop_lut6_I1_O)        0.331    11.149 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_1/O
                         net (fo=1, routed)           0.000    11.149    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[25]
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.578    11.610    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X12Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]/C
                         clock pessimism              0.115    11.724    
                         clock uncertainty           -0.104    11.621    
    SLICE_X12Y2          FDRE (Setup_fdre_C_D)        0.079    11.700    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[25]
  -------------------------------------------------------------------
                         required time                         11.700    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.291ns  (logic 2.030ns (21.848%)  route 7.261ns (78.152%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.582ns = ( 11.611 - 10.028 ) 
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.841     1.844    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X0Y4           DSP48E1                                      r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     2.278 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.219     3.497    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X3Y7           LUT3 (Prop_lut3_I2_O)        0.118     3.615 f  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/opt_has_pipe.first_q[1]_i_1__3/O
                         net (fo=5, routed)           0.842     4.456    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/LOGIC_ADD.ADD_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[8]_0[16]
    SLICE_X3Y5           LUT6 (Prop_lut6_I3_O)        0.326     4.782 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     4.782    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X3Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.314 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.248     6.563    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/DSP_1[0]
    SLICE_X1Y4           LUT3 (Prop_lut3_I1_O)        0.124     6.687 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[0]_i_2__0/O
                         net (fo=1, routed)           0.403     7.090    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[1]
    SLICE_X1Y4           LUT5 (Prop_lut5_I4_O)        0.124     7.214 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_1__2/O
                         net (fo=74, routed)          1.163     8.377    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[0]_i_2__0
    SLICE_X2Y3           LUT3 (Prop_lut3_I1_O)        0.124     8.501 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.403     9.904    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X12Y3          LUT3 (Prop_lut3_I1_O)        0.124    10.028 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[21]_i_2/O
                         net (fo=4, routed)           0.983    11.011    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[21]_i_2_n_3
    SLICE_X11Y2          LUT6 (Prop_lut6_I1_O)        0.124    11.135 r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[20]_i_1/O
                         net (fo=1, routed)           0.000    11.135    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[20]
    SLICE_X11Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.579    11.611    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X11Y2          FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.151    11.761    
                         clock uncertainty           -0.104    11.658    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.029    11.687    design_IP_i/kmeans_0/U0/kmeans_dadd_64ns_64ns_64_5_full_dsp_1_U9/kmeans_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         11.687    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                  0.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/in_Y7_reg_1457_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/INPUT_addr_reg_1489_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.810%)  route 0.158ns (55.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.639     0.641    design_IP_i/kmeans_0/U0/ap_clk
    SLICE_X49Y106        FDRE                                         r  design_IP_i/kmeans_0/U0/in_Y7_reg_1457_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y106        FDRE (Prop_fdre_C_Q)         0.128     0.769 r  design_IP_i/kmeans_0/U0/in_Y7_reg_1457_reg[16]/Q
                         net (fo=1, routed)           0.158     0.927    design_IP_i/kmeans_0/U0/in_Y7_reg_1457_reg_n_3_[16]
    SLICE_X50Y105        FDRE                                         r  design_IP_i/kmeans_0/U0/INPUT_addr_reg_1489_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.908     0.910    design_IP_i/kmeans_0/U0/ap_clk
    SLICE_X50Y105        FDRE                                         r  design_IP_i/kmeans_0/U0/INPUT_addr_reg_1489_reg[16]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.011     0.912    design_IP_i/kmeans_0/U0/INPUT_addr_reg_1489_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.731%)  route 0.233ns (62.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.551     0.553    design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/ap_clk
    SLICE_X53Y16         FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/din1_buf1_reg[12]/Q
                         net (fo=4, routed)           0.233     0.926    design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[12]
    SLICE_X49Y13         FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.822     0.824    design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X49Y13         FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X49Y13         FDRE (Hold_fdre_C_D)         0.076     0.895    design_IP_i/kmeans_0/U0/kmeans_faddfsub_32ns_32ns_32_5_full_dsp_1_U1/kmeans_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.575%)  route 0.232ns (64.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.557     0.559    design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X49Y94         FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.232     0.919    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/DIA1
    SLICE_X50Y93         RAMD32                                       r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.822     0.824    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/WCLK
    SLICE_X50Y93         RAMD32                                       r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1/CLK
                         clock pessimism             -0.005     0.819    
    SLICE_X50Y93         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     0.886    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_54_59/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.060%)  route 0.250ns (63.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.639     0.641    design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X43Y108        FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[26]/Q
                         net (fo=1, routed)           0.250     1.032    design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/q_reg[39]_1[26]
    SLICE_X50Y103        SRL16E                                       r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.908     0.910    design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X50Y103        SRL16E                                       r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5/CLK
                         clock pessimism             -0.009     0.901    
    SLICE_X50Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.995    design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/int_in_Y_prot_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/in_Y_prot3_reg_1467_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.300%)  route 0.227ns (61.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X49Y107        FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/int_in_Y_prot_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/int_in_Y_prot_reg[24]/Q
                         net (fo=3, routed)           0.227     1.008    design_IP_i/kmeans_0/U0/in_Y_prot[24]
    SLICE_X52Y109        FDRE                                         r  design_IP_i/kmeans_0/U0/in_Y_prot3_reg_1467_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.907     0.909    design_IP_i/kmeans_0/U0/ap_clk
    SLICE_X52Y109        FDRE                                         r  design_IP_i/kmeans_0/U0/in_Y_prot3_reg_1467_reg[22]/C
                         clock pessimism             -0.009     0.900    
    SLICE_X52Y109        FDRE (Hold_fdre_C_D)         0.071     0.971    design_IP_i/kmeans_0/U0/in_Y_prot3_reg_1467_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.634     0.636    design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X47Y117        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y117        FDRE (Prop_fdre_C_Q)         0.141     0.777 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[21]/Q
                         net (fo=1, routed)           0.056     0.833    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X46Y117        RAMD32                                       r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.904     0.906    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X46Y117        RAMD32                                       r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.257     0.649    
    SLICE_X46Y117        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.796    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.189%)  route 0.216ns (56.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.555     0.557    design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/ap_clk
    SLICE_X50Y97         FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[23]/Q
                         net (fo=2, routed)           0.216     0.936    design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[61]_1[23]
    SLICE_X49Y95         FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.826     0.828    design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X49Y95         FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X49Y95         FDRE (Hold_fdre_C_D)         0.076     0.899    design_IP_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.355%)  route 0.206ns (55.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.610     0.612    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X94Y52         FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDRE (Prop_fdre_C_Q)         0.164     0.776 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/Q
                         net (fo=1, routed)           0.206     0.981    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_54
    SLICE_X101Y49        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X101Y49        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]/C
                         clock pessimism              0.000     0.884    
    SLICE_X101Y49        FDRE (Hold_fdre_C_D)         0.057     0.941    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/rdata_data_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.406%)  route 0.236ns (62.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X48Y107        FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/rdata_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y107        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_IP_i/kmeans_0/U0/kmeans_CONTROL_BUS_s_axi_U/rdata_data_reg[18]/Q
                         net (fo=1, routed)           0.236     1.017    design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[18]
    SLICE_X52Y103        FDRE                                         r  design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.908     0.910    design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X52Y103        FDRE                                         r  design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]/C
                         clock pessimism             -0.009     0.901    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.071     0.972    design_IP_i/axi_interconnect_1/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/kmeans_0/U0/INPUT_addr_1_read_reg_1516_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.552     0.554    design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X49Y18         FDRE                                         r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/Q
                         net (fo=10, routed)          0.241     0.935    design_IP_i/kmeans_0/U0/INPUT_r_RDATA[30]
    SLICE_X52Y17         FDRE                                         r  design_IP_i/kmeans_0/U0/INPUT_addr_1_read_reg_1516_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.815     0.817    design_IP_i/kmeans_0/U0/ap_clk
    SLICE_X52Y17         FDRE                                         r  design_IP_i/kmeans_0/U0/INPUT_addr_1_read_reg_1516_reg[30]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.075     0.887    design_IP_i/kmeans_0/U0/INPUT_addr_1_read_reg_1516_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HLS_km_CLK_design_IP_clk_wiz_0_0
Waveform(ns):       { 0.000 5.014 }
Period(ns):         10.028
Sources:            { design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.028      7.084      RAMB18_X4Y2      design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.028      7.084      RAMB18_X4Y2      design_IP_i/kmeans_0/U0/kmeans_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.028      7.084      RAMB18_X3Y40     design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.028      7.084      RAMB18_X3Y40     design_IP_i/kmeans_0/U0/kmeans_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.028      7.452      RAMB18_X3Y6      design_IP_i/kmeans_0/U0/X_U/kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.028      7.452      RAMB18_X3Y6      design_IP_i/kmeans_0/U0/X_U/kmeans_X_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.028      7.452      RAMB18_X2Y6      design_IP_i/kmeans_0/U0/Y_U/kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.028      7.452      RAMB18_X2Y6      design_IP_i/kmeans_0/U0/Y_U/kmeans_X_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.028      7.452      RAMB18_X2Y24     design_IP_i/kmeans_0/U0/cluster_U/kmeans_X_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.028      7.452      RAMB18_X2Y24     design_IP_i/kmeans_0/U0/cluster_U/kmeans_X_ram_U/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.028      203.332    MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.014       3.764      SLICE_X50Y91     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X58Y86     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_61/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X58Y86     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_60_61/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.014       3.764      SLICE_X54Y82     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X58Y80     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.014       3.764      SLICE_X58Y80     design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_IP_clk_wiz_0_0
  To Clock:  clkfbout_design_IP_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_IP_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y6    design_IP_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_IP_i/clk_wiz_1/inst/clk_in1
  To Clock:  design_IP_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_IP_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  To Clock:  HLS_mul32_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.642ns (18.533%)  route 2.822ns (81.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.963     1.966    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X90Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y129        FDRE (Prop_fdre_C_Q)         0.518     2.484 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.838     4.322    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X91Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.446 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.984     5.430    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[2]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_INMODE[2])
                                                     -5.557     6.361    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.642ns (20.182%)  route 2.539ns (79.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.966ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.963     1.966    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/aclk
    SLICE_X90Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y129        FDRE (Prop_fdre_C_Q)         0.518     2.484 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=18, routed)          1.838     4.322    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/align_dist[5]
    SLICE_X91Y120        LUT6 (Prop_lut6_I0_O)        0.124     4.446 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/BMA_EXP_DELAY/i_pipe/DSP_i_64/O
                         net (fo=2, routed)           0.701     5.147    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/INMODE[0]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/INMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_INMODE[1])
                                                     -5.557     6.361    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.361    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.580ns (18.145%)  route 2.617ns (81.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.780     4.204    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.124     4.328 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_38/O
                         net (fo=1, routed)           0.836     5.165    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[2]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -5.474     6.444    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.185ns  (logic 0.580ns (18.210%)  route 2.605ns (81.790%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.791     4.215    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X88Y121        LUT3 (Prop_lut3_I1_O)        0.124     4.339 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_34/O
                         net (fo=1, routed)           0.814     5.153    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[6]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -5.474     6.444    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -5.153    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.325ns  (logic 0.642ns (19.308%)  route 2.683ns (80.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 11.875 - 10.000 ) 
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.977     1.980    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X92Y142        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y142        FDRE (Prop_fdre_C_Q)         0.518     2.498 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.400     3.898    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X89Y137        LUT3 (Prop_lut3_I1_O)        0.124     4.022 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           1.283     5.305    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[15]
    DSP48_X3Y56          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.872    11.875    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y56          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.170    12.045    
                         clock uncertainty           -0.074    11.970    
    DSP48_X3Y56          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -5.342     6.628    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U2/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.324ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.580ns (17.663%)  route 2.704ns (82.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.467     3.891    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X85Y122        LUT3 (Prop_lut3_I1_O)        0.124     4.015 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_25/O
                         net (fo=2, routed)           1.237     5.252    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[15]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_D[1])
                                                     -5.342     6.576    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -5.252    
  -------------------------------------------------------------------
                         slack                                  1.324    

Slack (MET) :             1.330ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.580ns (18.436%)  route 2.566ns (81.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.551     3.975    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X87Y122        LUT3 (Prop_lut3_I1_O)        0.124     4.099 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_24/O
                         net (fo=2, routed)           1.015     5.114    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[16]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -5.474     6.444    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 0.580ns (18.632%)  route 2.533ns (81.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.859     4.283    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X91Y121        LUT3 (Prop_lut3_I1_O)        0.124     4.407 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_33/O
                         net (fo=1, routed)           0.674     5.081    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[7]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     6.444    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.100ns  (logic 0.580ns (18.711%)  route 2.520ns (81.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.470     3.894    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X87Y121        LUT3 (Prop_lut3_I1_O)        0.124     4.018 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_36/O
                         net (fo=1, routed)           1.050     5.068    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[4]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -5.474     6.444    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.444    
                         arrival time                          -5.068    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.387ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.580ns (18.005%)  route 2.641ns (81.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 11.861 - 10.000 ) 
    Source Clock Delay      (SCD):    1.968ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.965     1.968    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X93Y129        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y129        FDRE (Prop_fdre_C_Q)         0.456     2.424 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.508     3.932    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRY_OUT
    SLICE_X87Y123        LUT3 (Prop_lut3_I1_O)        0.124     4.056 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/DSP_i_26/O
                         net (fo=2, routed)           1.133     5.189    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP_3[14]
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.858    11.861    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X3Y49          DSP48E1                                      r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
                         clock pessimism              0.132    11.993    
                         clock uncertainty           -0.074    11.918    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -5.342     6.576    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_32_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP
  -------------------------------------------------------------------
                         required time                          6.576    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                  1.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_32_0/U0/INPUT_addr_1_read_reg_4569_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.480%)  route 0.246ns (63.520%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.609     0.611    design_IP_i/multiply_block_32_0/U0/ap_clk
    SLICE_X105Y91        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/INPUT_addr_1_read_reg_4569_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.141     0.752 r  design_IP_i/multiply_block_32_0/U0/INPUT_addr_1_read_reg_4569_reg[16]/Q
                         net (fo=1, routed)           0.246     0.997    design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/Q[16]
    RAMB36_X5Y19         RAMB36E1                                     r  design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.924     0.926    design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ap_clk
    RAMB36_X5Y19         RAMB36E1                                     r  design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.255     0.671    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     0.967    design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.233ns (56.945%)  route 0.176ns (43.055%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.640     0.642    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X107Y49        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y49        FDRE (Prop_fdre_C_Q)         0.128     0.770 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[43]/Q
                         net (fo=1, routed)           0.176     0.946    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[43]
    SLICE_X107Y50        LUT3 (Prop_lut3_I2_O)        0.105     1.051 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[43]_i_1/O
                         net (fo=1, routed)           0.000     1.051    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[43]
    SLICE_X107Y50        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.908     0.910    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X107Y50        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[43]/C
                         clock pessimism              0.000     0.910    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.107     1.017    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.607     0.609    design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/out
    SLICE_X95Y88         FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y88         FDRE (Prop_fdre_C_Q)         0.141     0.750 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.056     0.806    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/DIA0
    SLICE_X94Y88         RAMD32                                       r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.877     0.879    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/WCLK
    SLICE_X94Y88         RAMD32                                       r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA/CLK
                         clock pessimism             -0.257     0.622    
    SLICE_X94Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.769    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_48_53/RAMA
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.653ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.651     0.653    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X63Y123        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y123        FDRE (Prop_fdre_C_Q)         0.141     0.794 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[33]/Q
                         net (fo=1, routed)           0.056     0.850    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIA0
    SLICE_X62Y123        RAMD32                                       r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.921     0.923    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X62Y123        RAMD32                                       r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism             -0.257     0.666    
    SLICE_X62Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.813    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_32_0/U0/mA_load_2_reg_5073_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.254ns (52.853%)  route 0.227ns (47.147%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.611     0.613    design_IP_i/multiply_block_32_0/U0/ap_clk
    SLICE_X104Y99        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/mA_load_2_reg_5073_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y99        FDRE (Prop_fdre_C_Q)         0.164     0.777 r  design_IP_i/multiply_block_32_0/U0/mA_load_2_reg_5073_reg[4]/Q
                         net (fo=1, routed)           0.082     0.859    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1_reg[31]_2[4]
    SLICE_X105Y99        LUT5 (Prop_lut5_I4_O)        0.045     0.904 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1[4]_i_2/O
                         net (fo=1, routed)           0.144     1.048    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1[4]_i_2_n_8
    SLICE_X103Y100       LUT5 (Prop_lut5_I4_O)        0.045     1.093 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.093    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0[4]
    SLICE_X103Y100       FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.967     0.969    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/ap_clk
    SLICE_X103Y100       FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1_reg[4]/C
                         clock pessimism             -0.005     0.964    
    SLICE_X103Y100       FDRE (Hold_fdre_C_D)         0.092     1.056    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din0_buf1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.881%)  route 0.241ns (63.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.639     0.641    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X107Y45        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y45        FDRE (Prop_fdre_C_Q)         0.141     0.782 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[61]/Q
                         net (fo=2, routed)           0.241     1.023    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rdata[58]
    SLICE_X113Y50        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.911     0.913    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X113Y50        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[58]/C
                         clock pessimism              0.000     0.913    
    SLICE_X113Y50        FDRE (Hold_fdre_C_D)         0.072     0.985    design_IP_i/axi_interconnect_0/s07_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[58]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_32_0/U0/INPUT_addr_1_read_reg_4569_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.212%)  route 0.225ns (63.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.609     0.611    design_IP_i/multiply_block_32_0/U0/ap_clk
    SLICE_X105Y91        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/INPUT_addr_1_read_reg_4569_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y91        FDRE (Prop_fdre_C_Q)         0.128     0.739 r  design_IP_i/multiply_block_32_0/U0/INPUT_addr_1_read_reg_4569_reg[2]/Q
                         net (fo=1, routed)           0.225     0.964    design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/Q[2]
    RAMB36_X5Y19         RAMB36E1                                     r  design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.924     0.926    design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ap_clk
    RAMB36_X5Y19         RAMB36E1                                     r  design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.255     0.671    
    RAMB36_X5Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     0.914    design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.970ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.692     0.694    design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X105Y103       FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y103       FDRE (Prop_fdre_C_Q)         0.141     0.835 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.110     0.945    design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[7]
    SLICE_X104Y102       SRL16E                                       r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.968     0.970    design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X104Y102       SRL16E                                       r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.259     0.711    
    SLICE_X104Y102       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.894    design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_32_0/U0/reg_1855_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.271ns (54.199%)  route 0.229ns (45.801%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.639     0.641    design_IP_i/multiply_block_32_0/U0/ap_clk
    SLICE_X113Y99        FDRE                                         r  design_IP_i/multiply_block_32_0/U0/reg_1855_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128     0.769 r  design_IP_i/multiply_block_32_0/U0/reg_1855_reg[26]/Q
                         net (fo=1, routed)           0.086     0.854    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1_reg[31]_3[26]
    SLICE_X113Y99        LUT5 (Prop_lut5_I2_O)        0.098     0.952 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1[26]_i_2__2/O
                         net (fo=1, routed)           0.143     1.096    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1[26]_i_2__2_n_8
    SLICE_X113Y101       LUT6 (Prop_lut6_I5_O)        0.045     1.141 r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1[26]_i_1__2/O
                         net (fo=1, routed)           0.000     1.141    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1[26]_i_1__2_n_8
    SLICE_X113Y101       FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.997     0.999    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/ap_clk
    SLICE_X113Y101       FDRE                                         r  design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1_reg[26]/C
                         clock pessimism             -0.005     0.994    
    SLICE_X113Y101       FDRE (Hold_fdre_C_D)         0.092     1.086    design_IP_i/multiply_block_32_0/U0/multiply_block_32_fmul_32ns_32ns_32_4_max_dsp_1_U4/din1_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.247%)  route 0.259ns (64.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X106Y51        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y51        FDRE (Prop_fdre_C_Q)         0.141     0.781 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[32]/Q
                         net (fo=1, routed)           0.259     1.040    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_35
    SLICE_X107Y44        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X107Y44        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]/C
                         clock pessimism              0.000     0.912    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.070     0.982    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HLS_mul32_clk_design_IP_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y32     design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y32     design_IP_i/multiply_block_32_0/U0/multiply_block_32_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22     design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X5Y22     design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y48     design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y48     design_IP_i/multiply_block_32_0/U0/multiply_block_32_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y20     design_IP_i/multiply_block_32_0/U0/mA_U/multiply_block_32_mA_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y20     design_IP_i/multiply_block_32_0/U0/mA_U/multiply_block_32_mA_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y19     design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y19     design_IP_i/multiply_block_32_0/U0/mB_U/multiply_block_32_mA_ram_U/ram_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y86    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y88     design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y88     design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y80    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y88     design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y88     design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  To Clock:  HLS_mul64_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 1.517ns (15.879%)  route 8.037ns (84.121%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          8.037    10.208    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X82Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    10.712 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1_n_8
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1_n_8
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.946 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1_n_8
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.269 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.269    design_IP_i/multiply_block_64_0/U0/add_ln49_74_fu_4970_p2[29]
    SLICE_X82Y68         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.539    11.542    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X82Y68         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[29]/C
                         clock pessimism              0.114    11.656    
                         clock uncertainty           -0.074    11.582    
    SLICE_X82Y68         FDRE (Setup_fdre_C_D)        0.109    11.691    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[29]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.494ns  (logic 1.540ns (16.221%)  route 7.954ns (83.779%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          7.954    10.125    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.647 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1_n_8
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1_n_8
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]_i_1_n_8
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.209 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.209    design_IP_i/multiply_block_64_0/U0/add_ln49_78_fu_5098_p2[29]
    SLICE_X81Y72         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.534    11.537    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X81Y72         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[29]/C
                         clock pessimism              0.114    11.651    
                         clock uncertainty           -0.074    11.577    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.062    11.639    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[29]
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                         -11.209    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 1.540ns (16.363%)  route 7.871ns (83.637%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.546ns = ( 11.546 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          7.871    10.042    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X81Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.564 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.564    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[19]_i_1_n_8
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.678    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[23]_i_1_n_8
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.792 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.792    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[27]_i_1_n_8
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.126 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[29]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.126    design_IP_i/multiply_block_64_0/U0/add_ln49_67_fu_4746_p2[29]
    SLICE_X81Y63         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.543    11.546    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X81Y63         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[29]/C
                         clock pessimism              0.114    11.660    
                         clock uncertainty           -0.074    11.586    
    SLICE_X81Y63         FDRE (Setup_fdre_C_D)        0.062    11.648    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_5_reg_7592_reg[29]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.450ns  (logic 1.413ns (14.953%)  route 8.037ns (85.047%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 11.542 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          8.037    10.208    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X82Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    10.712 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1_n_8
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1_n_8
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.946 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.946    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1_n_8
    SLICE_X82Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.165 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.165    design_IP_i/multiply_block_64_0/U0/add_ln49_74_fu_4970_p2[28]
    SLICE_X82Y68         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.539    11.542    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X82Y68         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[28]/C
                         clock pessimism              0.114    11.656    
                         clock uncertainty           -0.074    11.582    
    SLICE_X82Y68         FDRE (Setup_fdre_C_D)        0.109    11.691    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[28]
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.429ns (15.230%)  route 7.954ns (84.770%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 11.537 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          7.954    10.125    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.647 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1_n_8
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1_n_8
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.875 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.875    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]_i_1_n_8
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.098 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.098    design_IP_i/multiply_block_64_0/U0/add_ln49_78_fu_5098_p2[28]
    SLICE_X81Y72         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.534    11.537    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X81Y72         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[28]/C
                         clock pessimism              0.114    11.651    
                         clock uncertainty           -0.074    11.577    
    SLICE_X81Y72         FDRE (Setup_fdre_C_D)        0.062    11.639    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[28]
  -------------------------------------------------------------------
                         required time                         11.639    
                         arrival time                         -11.098    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.437ns  (logic 1.400ns (14.836%)  route 8.037ns (85.164%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          8.037    10.208    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X82Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    10.712 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1_n_8
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1_n_8
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.152 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.152    design_IP_i/multiply_block_64_0/U0/add_ln49_74_fu_4970_p2[25]
    SLICE_X82Y67         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.541    11.544    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X82Y67         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[25]/C
                         clock pessimism              0.114    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X82Y67         FDRE (Setup_fdre_C_D)        0.109    11.693    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[25]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.380ns  (logic 1.426ns (15.203%)  route 7.954ns (84.797%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          7.954    10.125    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.647 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1_n_8
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1_n_8
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.095 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.095    design_IP_i/multiply_block_64_0/U0/add_ln49_78_fu_5098_p2[25]
    SLICE_X81Y71         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.536    11.539    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X81Y71         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[25]/C
                         clock pessimism              0.114    11.653    
                         clock uncertainty           -0.074    11.579    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)        0.062    11.641    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[25]
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 1.392ns (14.763%)  route 8.037ns (85.237%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          8.037    10.208    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X82Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    10.712 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1_n_8
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1_n_8
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.144 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.144    design_IP_i/multiply_block_64_0/U0/add_ln49_74_fu_4970_p2[27]
    SLICE_X82Y67         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.541    11.544    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X82Y67         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]/C
                         clock pessimism              0.114    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X82Y67         FDRE (Setup_fdre_C_D)        0.109    11.693    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.359ns  (logic 1.405ns (15.013%)  route 7.954ns (84.987%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 11.539 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          7.954    10.125    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X81Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    10.647 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.647    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[19]_i_1_n_8
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.761 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.761    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[23]_i_1_n_8
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.074 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.074    design_IP_i/multiply_block_64_0/U0/add_ln49_78_fu_5098_p2[27]
    SLICE_X81Y71         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.536    11.539    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X81Y71         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]/C
                         clock pessimism              0.114    11.653    
                         clock uncertainty           -0.074    11.579    
    SLICE_X81Y71         FDRE (Setup_fdre_C_D)        0.062    11.641    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_16_reg_7812_reg[27]
  -------------------------------------------------------------------
                         required time                         11.641    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 1.316ns (14.071%)  route 8.037ns (85.929%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 11.544 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.712     1.715    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X55Y90         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.456     2.171 r  design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723_reg[18]/Q
                         net (fo=65, routed)          8.037    10.208    design_IP_i/multiply_block_64_0/U0/p_cast162_reg_6723[18]
    SLICE_X82Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504    10.712 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.712    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[19]_i_1_n_8
    SLICE_X82Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.829 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.829    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[23]_i_1_n_8
    SLICE_X82Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.068 r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.068    design_IP_i/multiply_block_64_0/U0/add_ln49_74_fu_4970_p2[26]
    SLICE_X82Y67         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.541    11.544    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X82Y67         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[26]/C
                         clock pessimism              0.114    11.658    
                         clock uncertainty           -0.074    11.584    
    SLICE_X82Y67         FDRE (Setup_fdre_C_D)        0.109    11.693    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_12_reg_7732_reg[26]
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/add_ln49_12_reg_7747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/empty_55_reg_2365_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.793%)  route 0.232ns (62.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.610     0.612    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X93Y46         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/add_ln49_12_reg_7747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y46         FDRE (Prop_fdre_C_Q)         0.141     0.753 r  design_IP_i/multiply_block_64_0/U0/add_ln49_12_reg_7747_reg[3]/Q
                         net (fo=1, routed)           0.232     0.985    design_IP_i/multiply_block_64_0/U0/add_ln49_12_reg_7747[3]
    SLICE_X91Y51         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/empty_55_reg_2365_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.879     0.881    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X91Y51         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/empty_55_reg_2365_reg[3]/C
                         clock pessimism              0.000     0.881    
    SLICE_X91Y51         FDRE (Hold_fdre_C_D)         0.072     0.953    design_IP_i/multiply_block_64_0/U0/empty_55_reg_2365_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.958%)  route 0.212ns (60.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.554     0.556    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X53Y39         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.212     0.908    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_48
    SLICE_X47Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.825     0.827    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X47Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.047     0.869    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.230%)  route 0.218ns (60.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.554     0.556    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X53Y39         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[21]/Q
                         net (fo=1, routed)           0.218     0.915    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_46
    SLICE_X47Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.825     0.827    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X47Y38         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.047     0.869    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_64_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.104%)  route 0.226ns (57.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.552     0.554    design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/ap_clk
    SLICE_X50Y36         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/din0_buf1_reg[12]/Q
                         net (fo=4, routed)           0.226     0.943    design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_64_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[12]
    SLICE_X47Y39         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_64_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.825     0.827    design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_64_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X47Y39         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_64_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.075     0.897    design_IP_i/multiply_block_64_0/U0/multiply_block_64_fadd_32ns_32ns_32_5_full_dsp_1_U1/multiply_block_64_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.578     0.580    design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X56Y91         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y91         FDRE (Prop_fdre_C_Q)         0.141     0.721 r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/rs_rreq/data_p1_reg[15]/Q
                         net (fo=1, routed)           0.105     0.825    design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/q_reg[29]_0[15]
    SLICE_X58Y90         SRL16E                                       r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.848     0.850    design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X58Y90         SRL16E                                       r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5/CLK
                         clock pessimism             -0.254     0.596    
    SLICE_X58Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.779    design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_pp0_iter2_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.455%)  route 0.235ns (62.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.550     0.552    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X53Y32         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_reg[8]/Q
                         net (fo=1, routed)           0.235     0.928    design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452[8]
    SLICE_X42Y31         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_pp0_iter2_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.818     0.820    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X42Y31         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_pp0_iter2_reg_reg[8]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.063     0.878    design_IP_i/multiply_block_64_0/U0/tmp_112_3_reg_7452_pp0_iter2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_read_reg_6848_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.815%)  route 0.232ns (62.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.554     0.556    design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X47Y17         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[27]/Q
                         net (fo=1, routed)           0.232     0.928    design_IP_i/multiply_block_64_0/U0/OUTPUT_r_RDATA[27]
    SLICE_X51Y20         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_read_reg_6848_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.812     0.814    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X51Y20         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_read_reg_6848_reg[27]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.066     0.875    design_IP_i/multiply_block_64_0/U0/OUTPUT_addr_read_reg_6848_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/INPUT_addr_1_read_reg_6809_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/mB_U/multiply_block_64_mA_ram_U/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.345%)  route 0.253ns (60.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.584     0.586    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X22Y29         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/INPUT_addr_1_read_reg_6809_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  design_IP_i/multiply_block_64_0/U0/INPUT_addr_1_read_reg_6809_reg[20]/Q
                         net (fo=1, routed)           0.253     1.002    design_IP_i/multiply_block_64_0/U0/mB_U/multiply_block_64_mA_ram_U/ram_reg_3_0[20]
    RAMB36_X1Y7          RAMB36E1                                     r  design_IP_i/multiply_block_64_0/U0/mB_U/multiply_block_64_mA_ram_U/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.901     0.903    design_IP_i/multiply_block_64_0/U0/mB_U/multiply_block_64_mA_ram_U/ap_clk
    RAMB36_X1Y7          RAMB36E1                                     r  design_IP_i/multiply_block_64_0/U0/mB_U/multiply_block_64_mA_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism             -0.252     0.651    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.947    design_IP_i/multiply_block_64_0/U0/mB_U/multiply_block_64_mA_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.584     0.586    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X67Y47         FDRE                                         r  design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y47         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_reg[9]/Q
                         net (fo=1, routed)           0.116     0.843    design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177[9]
    SLICE_X66Y46         SRL16E                                       r  design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.851     0.853    design_IP_i/multiply_block_64_0/U0/ap_clk
    SLICE_X66Y46         SRL16E                                       r  design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2/CLK
                         clock pessimism             -0.252     0.601    
    SLICE_X66Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.784    design_IP_i/multiply_block_64_0/U0/mC_addr_4_reg_7177_pp0_iter2_reg_reg[9]_srl2
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.124%)  route 0.217ns (62.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.555     0.557    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X51Y40         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.217     0.901    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/dest_out
    SLICE_X47Y37         FDCE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.823     0.825    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X47Y37         FDCE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X47Y37         FDCE (Hold_fdce_C_D)         0.022     0.842    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HLS_mul64_clk_design_IP_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14     design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y14     design_IP_i/multiply_block_64_0/U0/multiply_block_64_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y10     design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y10     design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y24     design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y24     design_IP_i/multiply_block_64_0/U0/multiply_block_64_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6      design_IP_i/multiply_block_64_0/U0/mC_U/multiply_block_64_mC_ram_U/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y6      design_IP_i/multiply_block_64_0/U0/mC_U/multiply_block_64_mC_ram_U/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8      design_IP_i/multiply_block_64_0/U0/mC_U/multiply_block_64_mC_ram_U/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y8      design_IP_i/multiply_block_64_0/U0/mC_U/multiply_block_64_mC_ram_U/ram_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X66Y115    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y85    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X100Y85    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X82Y127    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y129    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X86Y129    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  HLS_pear_clk_design_IP_clk_wiz_1_0_1
  To Clock:  HLS_pear_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 1.707ns (18.119%)  route 7.714ns (81.881%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.724    11.219    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X85Y35         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X85Y35         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X85Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[10]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 1.707ns (18.119%)  route 7.714ns (81.881%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.724    11.219    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X85Y35         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X85Y35         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X85Y35         FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[29]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -11.219    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 1.707ns (18.128%)  route 7.709ns (81.872%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.719    11.214    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X88Y31         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.550    11.553    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X88Y31         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]/C
                         clock pessimism              0.115    11.668    
                         clock uncertainty           -0.074    11.594    
    SLICE_X88Y31         FDRE (Setup_fdre_C_CE)      -0.205    11.389    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[19]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 1.707ns (18.128%)  route 7.709ns (81.872%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.719    11.214    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X88Y31         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.550    11.553    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X88Y31         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]/C
                         clock pessimism              0.115    11.668    
                         clock uncertainty           -0.074    11.594    
    SLICE_X88Y31         FDRE (Setup_fdre_C_CE)      -0.205    11.389    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 1.707ns (18.128%)  route 7.709ns (81.872%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.719    11.214    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X88Y31         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.550    11.553    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X88Y31         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]/C
                         clock pessimism              0.115    11.668    
                         clock uncertainty           -0.074    11.594    
    SLICE_X88Y31         FDRE (Setup_fdre_C_CE)      -0.205    11.389    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.389    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 1.707ns (18.133%)  route 7.707ns (81.867%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.716    11.212    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X87Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X87Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[2]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X87Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 1.707ns (18.133%)  route 7.707ns (81.867%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.716    11.212    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X87Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X87Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X87Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[30]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 1.707ns (18.133%)  route 7.707ns (81.867%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.716    11.212    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X87Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X87Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X87Y34         FDRE (Setup_fdre_C_CE)      -0.205    11.393    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 1.707ns (18.091%)  route 7.729ns (81.909%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.738    11.234    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X86Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X86Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X86Y34         FDRE (Setup_fdre_C_CE)      -0.169    11.429    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[13]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 1.707ns (18.091%)  route 7.729ns (81.909%))
  Logic Levels:           9  (LUT4=4 LUT6=5)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.795     1.798    design_IP_i/pearson_0/U0/ap_clk
    SLICE_X99Y12         FDRE                                         r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y12         FDRE (Prop_fdre_C_Q)         0.419     2.217 r  design_IP_i/pearson_0/U0/ap_CS_fsm_reg[711]/Q
                         net (fo=2, routed)           0.964     3.181    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_14_0[229]
    SLICE_X96Y12         LUT4 (Prop_lut4_I2_O)        0.296     3.477 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44/O
                         net (fo=1, routed)           0.857     4.335    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_44_n_0
    SLICE_X96Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.459 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13/O
                         net (fo=1, routed)           0.815     5.274    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_13_n_0
    SLICE_X95Y13         LUT6 (Prop_lut6_I4_O)        0.124     5.398 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3/O
                         net (fo=1, routed)           0.964     6.362    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_3_n_0
    SLICE_X92Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.486 f  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fsqrt_32ns_32ns_32_12_1_U18/zext_ln71_1_reg_841[29]_i_2/O
                         net (fo=34, routed)          0.894     7.380    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/zext_ln71_1_reg_841[29]_i_8
    SLICE_X87Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.504 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_5_reg_1084[31]_i_1/O
                         net (fo=33, routed)          0.882     8.386    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/reg_3741
    SLICE_X87Y25         LUT4 (Prop_lut4_I0_O)        0.124     8.510 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0/O
                         net (fo=1, routed)           0.465     8.975    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_7__0_n_0
    SLICE_X87Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.099 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.687     9.787    design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/m_axi_mat_RREADY
    SLICE_X87Y29         LUT6 (Prop_lut6_I2_O)        0.124     9.911 r  design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/FSM_sequential_state[1]_i_2/O
                         net (fo=9, routed)           0.461    10.372    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/I_RREADY
    SLICE_X87Y30         LUT4 (Prop_lut4_I1_O)        0.124    10.496 r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.738    11.234    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/load_p1
    SLICE_X86Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.554    11.557    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X86Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]/C
                         clock pessimism              0.115    11.672    
                         clock uncertainty           -0.074    11.598    
    SLICE_X86Y34         FDRE (Setup_fdre_C_CE)      -0.169    11.429    design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/rs_rdata/data_p1_reg[15]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                         -11.234    
  -------------------------------------------------------------------
                         slack                                  0.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.296%)  route 0.209ns (59.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.555     0.557    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X49Y34         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=2, routed)           0.209     0.907    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/m_axis_result_tdata[8]
    SLICE_X51Y36         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.818     0.820    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ap_clk
    SLICE_X51Y36         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[8]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.070     0.885    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/rdata_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.931%)  route 0.275ns (66.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.586     0.588    design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X83Y99         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/rdata_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/rdata_data_reg[1]/Q
                         net (fo=1, routed)           0.275     1.003    design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[1]
    SLICE_X65Y100        FDRE                                         r  design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.937     0.939    design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X65Y100        FDRE                                         r  design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.047     0.981    design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.901%)  route 0.221ns (61.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.556     0.558    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X49Y37         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/Q
                         net (fo=2, routed)           0.221     0.920    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/m_axis_result_tdata[20]
    SLICE_X51Y36         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.818     0.820    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/ap_clk
    SLICE_X51Y36         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[20]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X51Y36         FDRE (Hold_fdre_C_D)         0.070     0.885    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/dout_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.636     0.638    design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/out
    SLICE_X47Y113        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y113        FDRE (Prop_fdre_C_Q)         0.141     0.779 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[27]/Q
                         net (fo=1, routed)           0.056     0.835    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/DIA0
    SLICE_X46Y113        RAMD32                                       r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.907     0.909    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X46Y113        RAMD32                                       r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.258     0.651    
    SLICE_X46Y113        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.798    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.049%)  route 0.115ns (44.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.669ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.667     0.669    design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/ap_clk
    SLICE_X85Y104        FDRE                                         r  design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y104        FDRE (Prop_fdre_C_Q)         0.141     0.810 r  design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.115     0.925    design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/q_reg[29]_0[7]
    SLICE_X86Y105        SRL16E                                       r  design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.941     0.943    design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/ap_clk
    SLICE_X86Y105        SRL16E                                       r  design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5/CLK
                         clock pessimism             -0.238     0.705    
    SLICE_X86Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.888    design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_pp0_iter3_reg_reg[23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.901ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.629     0.631    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_clk
    SLICE_X107Y28        FDRE                                         r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y28        FDRE (Prop_fdre_C_Q)         0.141     0.772 r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_reg[23]/Q
                         net (fo=1, routed)           0.100     0.872    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185[23]
    SLICE_X108Y29        SRL16E                                       r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_pp0_iter3_reg_reg[23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.899     0.901    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/ap_clk
    SLICE_X108Y29        SRL16E                                       r  design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_pp0_iter3_reg_reg[23]_srl2/CLK
                         clock pessimism             -0.255     0.646    
    SLICE_X108Y29        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.829    design_IP_i/pearson_0/U0/grp_ecartType_fu_100/tmp_5_16_reg_1185_pp0_iter3_reg_reg[23]_srl2
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/rdata_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.587%)  route 0.320ns (69.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.586     0.588    design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X83Y99         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/rdata_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y99         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  design_IP_i/pearson_0/U0/pearson_CONTROL_BUS_s_axi_U/rdata_data_reg[29]/Q
                         net (fo=1, routed)           0.320     1.049    design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_in[29]
    SLICE_X65Y100        FDRE                                         r  design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.937     0.939    design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_clk
    SLICE_X65Y100        FDRE                                         r  design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                         clock pessimism             -0.005     0.934    
    SLICE_X65Y100        FDRE (Hold_fdre_C_D)         0.071     1.005    design_IP_i/axi_interconnect_1/m02_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.227ns (56.304%)  route 0.176ns (43.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.588     0.590    design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X83Y49         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.176     0.894    design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X83Y50         LUT3 (Prop_lut3_I2_O)        0.099     0.993 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i[60]_i_1/O
                         net (fo=1, routed)           0.000     0.993    design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/skid_buffer[60]
    SLICE_X83Y50         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.855     0.857    design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/out
    SLICE_X83Y50         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[60]/C
                         clock pessimism              0.000     0.857    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.092     0.949    design_IP_i/axi_interconnect_0/s04_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.583%)  route 0.187ns (59.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.546     0.548    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/aclk
    SLICE_X51Y28         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y28         FDRE (Prop_fdre_C_Q)         0.128     0.676 r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=3, routed)           0.187     0.863    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/D[9]
    SLICE_X46Y28         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.815     0.817    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/aclk
    SLICE_X46Y28         FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.007     0.819    design_IP_i/pearson_0/U0/pearson_fdiv_32ns_32ns_32_16_1_U27/pearson_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/din1_buf1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.267%)  route 0.237ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.556     0.558    design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/ap_clk
    SLICE_X51Y3          FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/din1_buf1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/din1_buf1_reg[17]/Q
                         net (fo=4, routed)           0.237     0.936    design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/s_axis_b_tdata[17]
    SLICE_X44Y4          FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.827     0.829    design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X44Y4          FDRE                                         r  design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X44Y4          FDRE (Hold_fdre_C_D)         0.066     0.890    design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HLS_pear_clk_design_IP_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y20     design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X4Y20     design_IP_i/pearson_0/U0/pearson_INPUT_r_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22     design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y22     design_IP_i/pearson_0/U0/pearson_OUTPUT_r_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X2Y1       design_IP_i/pearson_0/U0/pearson_fsub_32ns_32ns_32_5_full_dsp_1_U25/pearson_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y8       design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U16/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X4Y0       design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8/pearson_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X4Y17      design_IP_i/pearson_0/U0/grp_moyenne_fu_111/pearson_fadd_32ns_32ns_32_5_full_dsp_1_U1/pearson_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X4Y5       design_IP_i/pearson_0/U0/grp_ecartType_fu_100/pearson_faddfsub_32ns_32ns_32_5_full_dsp_1_U14/pearson_ap_faddfsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.545         10.000      7.455      DSP48_X3Y2       design_IP_i/pearson_0/U0/grp_moyenneXY_fu_121/pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9/pearson_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X90Y80     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y73     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y73     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y79     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y74     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y74     design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_IP_clk_wiz_1_0_1
  To Clock:  clkfbout_design_IP_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_IP_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    design_IP_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  HLS_CLK_design_IP_clk_wiz_0_0
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.471ns  (logic 0.518ns (35.217%)  route 0.953ns (64.783%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y71                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X58Y71         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.953     1.471    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y70         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.105     8.100    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.685ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.240ns  (logic 0.419ns (33.780%)  route 0.821ns (66.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.821     1.240    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X47Y92         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X47Y92         FDRE (Setup_fdre_C_D)       -0.280     7.925    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                  6.685    

Slack (MET) :             6.708ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.232ns  (logic 0.478ns (38.784%)  route 0.754ns (61.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.754     1.232    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y65         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)       -0.265     7.940    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.940    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                  6.708    

Slack (MET) :             6.759ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.176ns  (logic 0.419ns (35.618%)  route 0.757ns (64.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.757     1.176    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X59Y50         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)       -0.270     7.935    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  6.759    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.262ns  (logic 0.518ns (41.038%)  route 0.744ns (58.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y149                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y149        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.744     1.262    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y149        FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X27Y149        FDRE (Setup_fdre_C_D)       -0.093     8.112    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.940%)  route 0.610ns (56.060%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y134                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X26Y134        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.610     1.088    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y131        FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X28Y131        FDRE (Setup_fdre_C_D)       -0.267     7.938    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.855ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.621%)  route 0.789ns (63.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y146                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X67Y146        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.789     1.245    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X64Y146        FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X64Y146        FDRE (Setup_fdre_C_D)       -0.105     8.100    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  6.855    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.056ns  (logic 0.478ns (45.256%)  route 0.578ns (54.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.578     1.056    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X35Y138        FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X35Y138        FDRE (Setup_fdre_C_D)       -0.270     7.935    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.935    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.879ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.059ns  (logic 0.478ns (45.142%)  route 0.581ns (54.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.581     1.059    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X37Y135        FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X37Y135        FDRE (Setup_fdre_C_D)       -0.267     7.938    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  6.879    

Slack (MET) :             6.895ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.205ns  (MaxDelay Path 8.205ns)
  Data Path Delay:        1.091ns  (logic 0.478ns (43.811%)  route 0.613ns (56.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.205ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y131        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.613     1.091    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X32Y132        FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.205     8.205    
    SLICE_X32Y132        FDRE (Setup_fdre_C_D)       -0.219     7.986    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                  6.895    





---------------------------------------------------------------------------------------------------
From Clock:  HLS_km_CLK_design_IP_clk_wiz_0_0
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.383ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.550ns  (logic 0.456ns (29.415%)  route 1.094ns (70.585%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y48                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y48         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.094     1.550    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X110Y47        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X110Y47        FDRE (Setup_fdre_C_D)       -0.095     9.933    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.479ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.456ns  (logic 0.456ns (31.322%)  route 1.000ns (68.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.000     1.456    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X89Y29         FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X89Y29         FDRE (Setup_fdre_C_D)       -0.093     9.935    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.935    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  8.479    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.285ns  (logic 0.456ns (35.488%)  route 0.829ns (64.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.829     1.285    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X40Y134        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X40Y134        FDRE (Setup_fdre_C_D)       -0.095     9.933    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.933    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.082ns  (logic 0.478ns (44.163%)  route 0.604ns (55.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y96         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.604     1.082    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X61Y99         FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X61Y99         FDRE (Setup_fdre_C_D)       -0.269     9.759    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -1.082    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.053ns  (logic 0.478ns (45.412%)  route 0.575ns (54.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.575     1.053    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X39Y148        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X39Y148        FDRE (Setup_fdre_C_D)       -0.269     9.759    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.759    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.710ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.050ns  (logic 0.419ns (39.920%)  route 0.631ns (60.080%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.631     1.050    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X80Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X80Y147        FDRE (Setup_fdre_C_D)       -0.268     9.760    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -1.050    
  -------------------------------------------------------------------
                         slack                                  8.710    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.043ns  (logic 0.419ns (40.155%)  route 0.624ns (59.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y137                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X41Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.624     1.043    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X41Y134        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X41Y134        FDRE (Setup_fdre_C_D)       -0.268     9.760    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -1.043    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.379%)  route 0.619ns (59.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X81Y148        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.619     1.038    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X80Y148        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X80Y148        FDRE (Setup_fdre_C_D)       -0.270     9.758    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.758    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  8.720    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.014ns  (logic 0.419ns (41.319%)  route 0.595ns (58.681%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y142                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X40Y142        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.595     1.014    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X37Y143        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X37Y143        FDRE (Setup_fdre_C_D)       -0.268     9.760    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.760    
                         arrival time                          -1.014    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.028ns  (MaxDelay Path 10.028ns)
  Data Path Delay:        1.016ns  (logic 0.419ns (41.251%)  route 0.597ns (58.749%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.028ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y93                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X88Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.597     1.016    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X83Y93         FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.028    10.028    
    SLICE_X83Y93         FDRE (Setup_fdre_C_D)       -0.266     9.762    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.762    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  8.746    





---------------------------------------------------------------------------------------------------
From Clock:  HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.355ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.365ns  (logic 0.419ns (30.698%)  route 0.946ns (69.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.946     1.365    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y128        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)       -0.280     9.720    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.461ns  (logic 0.518ns (35.454%)  route 0.943ns (64.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y94                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y94         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.943     1.461    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X92Y96         FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y96         FDRE (Setup_fdre_C_D)       -0.054     9.946    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.946    
                         arrival time                          -1.461    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.487ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.454%)  route 0.994ns (68.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y92                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X99Y92         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.994     1.450    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X104Y94        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X104Y94        FDRE (Setup_fdre_C_D)       -0.063     9.937    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.937    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                  8.487    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.363ns  (logic 0.518ns (37.994%)  route 0.845ns (62.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y141                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X82Y141        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.845     1.363    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X83Y141        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y141        FDRE (Setup_fdre_C_D)       -0.105     9.895    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.363    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.551ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.235ns  (logic 0.478ns (38.719%)  route 0.757ns (61.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.757     1.235    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X112Y59        FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)       -0.214     9.786    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                  8.551    

Slack (MET) :             8.578ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.156ns  (logic 0.419ns (36.237%)  route 0.737ns (63.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y128                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X84Y128        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.737     1.156    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y128        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X83Y128        FDRE (Setup_fdre_C_D)       -0.266     9.734    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.156    
  -------------------------------------------------------------------
                         slack                                  8.578    

Slack (MET) :             8.588ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.319ns  (logic 0.456ns (34.571%)  route 0.863ns (65.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y78                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X84Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.863     1.319    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X91Y77         FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y77         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                  8.588    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.137ns  (logic 0.478ns (42.022%)  route 0.659ns (57.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y56                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X108Y56        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.659     1.137    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X109Y57        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y57        FDRE (Setup_fdre_C_D)       -0.266     9.734    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.137    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.627ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.107ns  (logic 0.478ns (43.186%)  route 0.629ns (56.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y145                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y145        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.629     1.107    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y148        FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y148        FDRE (Setup_fdre_C_D)       -0.266     9.734    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.107    
  -------------------------------------------------------------------
                         slack                                  8.627    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.101ns  (logic 0.478ns (43.412%)  route 0.623ns (56.588%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y131                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X82Y131        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.623     1.101    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y134        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X81Y134        FDRE (Setup_fdre_C_D)       -0.269     9.731    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  8.630    





---------------------------------------------------------------------------------------------------
From Clock:  HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.214ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.516ns  (logic 0.419ns (27.631%)  route 1.097ns (72.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X51Y40         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.097     1.516    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y52         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)       -0.270     9.730    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  8.214    

Slack (MET) :             8.393ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.388ns  (logic 0.419ns (30.182%)  route 0.969ns (69.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.969     1.388    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y48         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y48         FDRE (Setup_fdre_C_D)       -0.219     9.781    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  8.393    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.506ns  (logic 0.456ns (30.277%)  route 1.050ns (69.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y39                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X47Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.050     1.506    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X60Y42         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y42         FDRE (Setup_fdre_C_D)       -0.093     9.907    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.506    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.466ns  (logic 0.456ns (31.110%)  route 1.010ns (68.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.010     1.466    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X62Y48         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y48         FDRE (Setup_fdre_C_D)       -0.043     9.957    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  8.491    

Slack (MET) :             8.558ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.349ns  (logic 0.456ns (33.796%)  route 0.893ns (66.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y133                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X59Y133        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.893     1.349    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X49Y134        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y134        FDRE (Setup_fdre_C_D)       -0.093     9.907    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.349    
  -------------------------------------------------------------------
                         slack                                  8.558    

Slack (MET) :             8.619ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.161ns  (logic 0.419ns (36.087%)  route 0.742ns (63.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y132                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X63Y132        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.742     1.161    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X62Y134        FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y134        FDRE (Setup_fdre_C_D)       -0.220     9.780    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  8.619    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.145ns  (logic 0.478ns (41.740%)  route 0.667ns (58.260%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y94                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X96Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.667     1.145    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X92Y96         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y96         FDRE (Setup_fdre_C_D)       -0.217     9.783    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.052ns  (logic 0.478ns (45.453%)  route 0.574ns (54.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y45                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X66Y45         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.574     1.052    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X65Y48         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.717ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.016ns  (logic 0.478ns (47.054%)  route 0.538ns (52.946%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y94                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.538     1.016    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X88Y95         FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y95         FDRE (Setup_fdre_C_D)       -0.267     9.733    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  8.717    

Slack (MET) :             8.720ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.612%)  route 0.639ns (60.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.639     1.058    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X66Y98         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y98         FDRE (Setup_fdre_C_D)       -0.222     9.778    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  8.720    





---------------------------------------------------------------------------------------------------
From Clock:  HLS_pear_clk_design_IP_clk_wiz_1_0_1
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.678ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.275ns  (logic 0.518ns (22.773%)  route 1.757ns (77.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.757     2.275    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X98Y76         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y76         FDRE (Setup_fdre_C_D)       -0.047     9.953    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -2.275    
  -------------------------------------------------------------------
                         slack                                  7.678    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.980ns  (logic 0.478ns (24.147%)  route 1.502ns (75.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y47                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y47         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.502     1.980    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X98Y76         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y76         FDRE (Setup_fdre_C_D)       -0.214     9.786    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.980    
  -------------------------------------------------------------------
                         slack                                  7.806    

Slack (MET) :             8.156ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.752ns  (logic 0.456ns (26.025%)  route 1.296ns (73.975%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y108                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X80Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.296     1.752    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X56Y130        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y130        FDRE (Setup_fdre_C_D)       -0.092     9.908    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                  8.156    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.586ns  (logic 0.478ns (30.146%)  route 1.108ns (69.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y148                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X96Y148        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.108     1.586    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X92Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y147        FDRE (Setup_fdre_C_D)       -0.228     9.772    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -1.586    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.576ns  (logic 0.456ns (28.932%)  route 1.120ns (71.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y83                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X97Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.120     1.576    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X95Y93         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X95Y93         FDRE (Setup_fdre_C_D)       -0.103     9.897    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.369ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.417ns  (logic 0.478ns (33.722%)  route 0.939ns (66.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y143                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X82Y143        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.939     1.417    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X66Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X66Y145        FDRE (Setup_fdre_C_D)       -0.214     9.786    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                  8.369    

Slack (MET) :             8.434ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.296ns  (logic 0.419ns (32.335%)  route 0.877ns (67.665%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y142                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X59Y142        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.877     1.296    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X45Y142        FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y142        FDRE (Setup_fdre_C_D)       -0.270     9.730    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  8.434    

Slack (MET) :             8.457ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.276ns  (logic 0.478ns (37.473%)  route 0.798ns (62.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y133                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y133        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.798     1.276    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y130        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y130        FDRE (Setup_fdre_C_D)       -0.267     9.733    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  8.457    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.241ns  (logic 0.419ns (33.766%)  route 0.822ns (66.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.822     1.241    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X91Y96         FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X91Y96         FDRE (Setup_fdre_C_D)       -0.278     9.722    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  8.481    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             AXI_clk_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.212%)  route 0.741ns (60.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y137        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.741     1.219    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y139        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X61Y139        FDRE (Setup_fdre_C_D)       -0.267     9.733    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  8.514    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  HLS_CLK_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.819ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.462ns  (logic 0.478ns (32.685%)  route 0.984ns (67.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.984     1.462    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X51Y71         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)       -0.266     8.281    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.331ns  (logic 0.419ns (31.476%)  route 0.912ns (68.524%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.912     1.331    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y42         FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X52Y42         FDRE (Setup_fdre_C_D)       -0.270     8.277    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -1.331    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.322ns  (logic 0.419ns (31.701%)  route 0.903ns (68.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.903     1.322    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y59         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)       -0.270     8.277    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -1.322    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.999ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.774%)  route 0.972ns (65.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.972     1.490    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y68         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X54Y68         FDRE (Setup_fdre_C_D)       -0.058     8.489    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  6.999    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.202ns  (logic 0.419ns (34.862%)  route 0.783ns (65.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y142                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y142        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.783     1.202    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X30Y143        FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X30Y143        FDRE (Setup_fdre_C_D)       -0.222     8.325    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.325    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.142ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.310ns  (logic 0.456ns (34.808%)  route 0.854ns (65.192%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.854     1.310    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X60Y64         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.310    
  -------------------------------------------------------------------
                         slack                                  7.142    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.109ns  (logic 0.419ns (37.788%)  route 0.690ns (62.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.690     1.109    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X60Y59         FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X60Y59         FDRE (Setup_fdre_C_D)       -0.266     8.281    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.116ns  (logic 0.478ns (42.833%)  route 0.638ns (57.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y139        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.638     1.116    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X38Y139        FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X38Y139        FDRE (Setup_fdre_C_D)       -0.214     8.333    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -1.116    
  -------------------------------------------------------------------
                         slack                                  7.217    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.729%)  route 0.636ns (60.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y149                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X67Y149        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.636     1.055    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X80Y149        FDRE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X80Y149        FDRE (Setup_fdre_C_D)       -0.270     8.277    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             HLS_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.265ns  (logic 0.518ns (40.954%)  route 0.747ns (59.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y132                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y132        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.747     1.265    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X26Y135        FDRE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X26Y135        FDRE (Setup_fdre_C_D)       -0.045     8.502    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                  7.237    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  HLS_km_CLK_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.021ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.262ns  (logic 0.478ns (37.890%)  route 0.784ns (62.110%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.784     1.262    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X59Y100        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)       -0.264     8.283    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -1.262    
  -------------------------------------------------------------------
                         slack                                  7.021    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.236ns  (logic 0.419ns (33.910%)  route 0.817ns (66.090%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y142                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X41Y142        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.817     1.236    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X39Y141        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X39Y141        FDRE (Setup_fdre_C_D)       -0.280     8.267    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -1.236    
  -------------------------------------------------------------------
                         slack                                  7.031    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.244ns  (logic 0.478ns (38.418%)  route 0.766ns (61.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y145                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X66Y145        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.766     1.244    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X81Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X81Y147        FDRE (Setup_fdre_C_D)       -0.264     8.283    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.203ns  (logic 0.478ns (39.743%)  route 0.725ns (60.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.725     1.203    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y87        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.264     8.283    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.283    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.396ns  (logic 0.456ns (32.660%)  route 0.940ns (67.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y139                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X41Y139        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.940     1.396    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X46Y139        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X46Y139        FDRE (Setup_fdre_C_D)       -0.056     8.491    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -1.396    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.200ns  (logic 0.478ns (39.817%)  route 0.722ns (60.183%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y140                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X46Y140        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.722     1.200    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X46Y139        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X46Y139        FDRE (Setup_fdre_C_D)       -0.215     8.332    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.132ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.136ns  (logic 0.478ns (42.060%)  route 0.658ns (57.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y145        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.658     1.136    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X37Y145        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X37Y145        FDRE (Setup_fdre_C_D)       -0.279     8.268    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -1.136    
  -------------------------------------------------------------------
                         slack                                  7.132    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.291ns  (logic 0.518ns (40.133%)  route 0.773ns (59.867%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y87        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.773     1.291    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y87        FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X111Y87        FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.140ns  (logic 0.478ns (41.926%)  route 0.662ns (58.074%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y93                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y93         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.662     1.140    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X88Y93         FDRE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)       -0.243     8.304    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.304    
                         arrival time                          -1.140    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.168ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             HLS_km_CLK_design_IP_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.284ns  (logic 0.518ns (40.353%)  route 0.766ns (59.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y98                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X58Y98         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.766     1.284    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X59Y100        FDRE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X59Y100        FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  7.168    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  HLS_mul32_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.005ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        2.495ns  (logic 0.456ns (18.275%)  route 2.039ns (81.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y104                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X67Y104        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           2.039     2.495    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X90Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X90Y147        FDRE (Setup_fdre_C_D)       -0.047     8.500    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.316ns  (logic 0.419ns (31.841%)  route 0.897ns (68.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y125                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y125        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.897     1.316    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y126        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X60Y126        FDRE (Setup_fdre_C_D)       -0.268     8.279    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.121ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.185%)  route 0.683ns (58.815%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y149                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y149        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.683     1.161    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X89Y147        FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X89Y147        FDRE (Setup_fdre_C_D)       -0.265     8.282    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  7.121    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.168ns  (logic 0.419ns (35.889%)  route 0.749ns (64.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y62        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.749     1.168    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X112Y61        FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)       -0.218     8.329    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.168    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.105ns  (logic 0.478ns (43.277%)  route 0.627ns (56.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y54                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y54        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.627     1.105    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X113Y53        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X113Y53        FDRE (Setup_fdre_C_D)       -0.269     8.278    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -1.105    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.252ns  (logic 0.518ns (41.372%)  route 0.734ns (58.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.734     1.252    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y61        FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X111Y61        FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.252    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.080ns  (logic 0.478ns (44.268%)  route 0.602ns (55.732%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X112Y52        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.602     1.080    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y53        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X113Y53        FDRE (Setup_fdre_C_D)       -0.267     8.280    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -1.080    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.222ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.230ns  (logic 0.518ns (42.115%)  route 0.712ns (57.885%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y94                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X104Y94        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.712     1.230    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X106Y94        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X106Y94        FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  7.222    

Slack (MET) :             7.223ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.055ns  (logic 0.478ns (45.303%)  route 0.577ns (54.697%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y92                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X98Y92         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.577     1.055    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X99Y95         FDRE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X99Y95         FDRE (Setup_fdre_C_D)       -0.269     8.278    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.278    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                  7.223    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.631%)  route 0.638ns (60.369%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y130                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X67Y130        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.638     1.057    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y129        FDRE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)       -0.266     8.281    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  7.224    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  HLS_mul64_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.799ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.480ns  (logic 0.419ns (28.306%)  route 1.061ns (71.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.061     1.480    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X64Y43         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)       -0.268     8.279    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.920ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.397ns  (logic 0.419ns (30.001%)  route 0.978ns (69.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.978     1.397    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y135        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X58Y135        FDRE (Setup_fdre_C_D)       -0.230     8.317    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.317    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                  6.920    

Slack (MET) :             7.033ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.247ns  (logic 0.478ns (38.330%)  route 0.769ns (61.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y48                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y48         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.769     1.247    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X63Y47         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)       -0.267     8.280    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.280    
                         arrival time                          -1.247    
  -------------------------------------------------------------------
                         slack                                  7.033    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.220ns  (logic 0.419ns (34.357%)  route 0.801ns (65.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.801     1.220    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X61Y131        FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X61Y131        FDRE (Setup_fdre_C_D)       -0.280     8.267    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -1.220    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.172ns  (logic 0.419ns (35.751%)  route 0.753ns (64.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y135                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X56Y135        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.753     1.172    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X57Y136        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X57Y136        FDRE (Setup_fdre_C_D)       -0.278     8.269    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.154ns  (logic 0.419ns (36.304%)  route 0.735ns (63.696%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y137                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y137        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.735     1.154    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X67Y137        FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X67Y137        FDRE (Setup_fdre_C_D)       -0.270     8.277    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  7.123    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.152ns  (logic 0.419ns (36.386%)  route 0.733ns (63.614%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y148                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y148        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.733     1.152    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X53Y148        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X53Y148        FDRE (Setup_fdre_C_D)       -0.270     8.277    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.277    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.141ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.301ns  (logic 0.456ns (35.040%)  route 0.845ns (64.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y135                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X81Y135        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.845     1.301    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X80Y135        FDRE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X80Y135        FDRE (Setup_fdre_C_D)       -0.105     8.442    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  7.141    

Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.177ns  (logic 0.419ns (35.595%)  route 0.758ns (64.405%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.758     1.177    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y135        FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X58Y135        FDRE (Setup_fdre_C_D)       -0.218     8.329    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  7.152    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.300ns  (logic 0.456ns (35.077%)  route 0.844ns (64.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.844     1.300    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X61Y43         FDRE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X61Y43         FDRE (Setup_fdre_C_D)       -0.093     8.454    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  7.154    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  HLS_pear_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.773ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.773ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.669ns  (logic 0.518ns (31.037%)  route 1.151ns (68.963%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y141        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.151     1.669    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X59Y142        FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X59Y142        FDRE (Setup_fdre_C_D)       -0.105     8.442    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.442    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  6.773    

Slack (MET) :             6.905ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.364ns  (logic 0.419ns (30.726%)  route 0.945ns (69.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y145                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X81Y145        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.945     1.364    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X80Y142        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X80Y142        FDRE (Setup_fdre_C_D)       -0.278     8.269    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.269    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  6.905    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.502ns  (logic 0.456ns (30.353%)  route 1.046ns (69.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           1.046     1.502    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X95Y89         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.987ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.292ns  (logic 0.419ns (32.424%)  route 0.873ns (67.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.873     1.292    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X95Y90         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)       -0.268     8.279    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.279    
                         arrival time                          -1.292    
  -------------------------------------------------------------------
                         slack                                  6.987    

Slack (MET) :             6.993ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.459ns  (logic 0.456ns (31.250%)  route 1.003ns (68.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.003     1.459    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X95Y90         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X95Y90         FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  6.993    

Slack (MET) :             7.024ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.428ns  (logic 0.456ns (31.939%)  route 0.972ns (68.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y45        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.972     1.428    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X111Y56        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X111Y56        FDRE (Setup_fdre_C_D)       -0.095     8.452    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.452    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                  7.024    

Slack (MET) :             7.059ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.273ns  (logic 0.478ns (37.558%)  route 0.795ns (62.442%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y141        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.795     1.273    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X62Y137        FDRE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X62Y137        FDRE (Setup_fdre_C_D)       -0.215     8.332    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  7.059    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.176ns  (logic 0.419ns (35.627%)  route 0.757ns (64.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y47                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X110Y47        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.757     1.176    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y46        FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X111Y46        FDRE (Setup_fdre_C_D)       -0.266     8.281    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.314ns  (logic 0.456ns (34.695%)  route 0.858ns (65.305%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y77                                      0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X91Y77         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.858     1.314    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X95Y89         FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X95Y89         FDRE (Setup_fdre_C_D)       -0.093     8.454    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -1.314    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             HLS_pear_clk_design_IP_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.547ns  (MaxDelay Path 8.547ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.125%)  route 0.630ns (56.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.547ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y141                                     0.000     0.000 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y141        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.630     1.108    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X60Y143        FDRE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.547     8.547    
    SLICE_X60Y143        FDRE (Setup_fdre_C_D)       -0.266     8.281    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.281    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  7.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AXI_clk_design_IP_clk_wiz_0_0
  To Clock:  AXI_clk_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.400ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 0.518ns (14.504%)  route 3.053ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 10.090 - 8.547 ) 
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.769     1.772    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X94Y76         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y76         FDPE (Prop_fdpe_C_Q)         0.518     2.290 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          3.053     5.343    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X63Y88         FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.540    10.090    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X63Y88         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.114    10.204    
                         clock uncertainty           -0.102    10.102    
    SLICE_X63Y88         FDPE (Recov_fdpe_C_PRE)     -0.359     9.743    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -5.343    
  -------------------------------------------------------------------
                         slack                                  4.400    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.518ns (16.732%)  route 2.578ns (83.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 10.092 - 8.547 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.868     1.871    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X112Y94        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y94        FDPE (Prop_fdpe_C_Q)         0.518     2.389 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.578     4.967    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y90         FDPE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.542    10.092    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y90         FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.114    10.206    
                         clock uncertainty           -0.102    10.104    
    SLICE_X66Y90         FDPE (Recov_fdpe_C_PRE)     -0.361     9.743    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.743    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.985ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 0.456ns (15.375%)  route 2.510ns (84.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 10.091 - 8.547 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.788     1.791    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X103Y95        FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y95        FDPE (Prop_fdpe_C_Q)         0.456     2.247 f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.510     4.757    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X66Y88         FDPE                                         f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.541    10.091    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X66Y88         FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.114    10.205    
                         clock uncertainty           -0.102    10.103    
    SLICE_X66Y88         FDPE (Recov_fdpe_C_PRE)     -0.361     9.742    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.742    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  4.985    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.419ns (16.100%)  route 2.183ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 10.087 - 8.547 ) 
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.869     1.872    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X111Y52        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y52        FDPE (Prop_fdpe_C_Q)         0.419     2.291 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           2.183     4.474    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X83Y71         FDPE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.537    10.087    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X83Y71         FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.114    10.201    
                         clock uncertainty           -0.102    10.099    
    SLICE_X83Y71         FDPE (Recov_fdpe_C_PRE)     -0.534     9.565    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.565    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.456ns (15.851%)  route 2.421ns (84.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 10.206 - 8.547 ) 
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.847     1.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X40Y147        FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y147        FDPE (Prop_fdpe_C_Q)         0.456     2.306 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.421     4.727    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X46Y147        FDPE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.656    10.206    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X46Y147        FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.132    10.338    
                         clock uncertainty           -0.102    10.236    
    SLICE_X46Y147        FDPE (Recov_fdpe_C_PRE)     -0.361     9.875    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.875    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.279%)  route 2.345ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 10.235 - 8.547 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.867     1.870    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X109Y52        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDPE (Prop_fdpe_C_Q)         0.456     2.326 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.345     4.671    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y57        FDCE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.685    10.235    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X108Y57        FDCE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.155    10.390    
                         clock uncertainty           -0.102    10.288    
    SLICE_X108Y57        FDCE (Recov_fdce_C_CLR)     -0.361     9.927    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.279%)  route 2.345ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 10.235 - 8.547 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.867     1.870    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X109Y52        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDPE (Prop_fdpe_C_Q)         0.456     2.326 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.345     4.671    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y57        FDCE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.685    10.235    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X108Y57        FDCE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.155    10.390    
                         clock uncertainty           -0.102    10.288    
    SLICE_X108Y57        FDCE (Recov_fdce_C_CLR)     -0.361     9.927    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.279%)  route 2.345ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 10.235 - 8.547 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.867     1.870    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X109Y52        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDPE (Prop_fdpe_C_Q)         0.456     2.326 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.345     4.671    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y57        FDPE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.685    10.235    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X108Y57        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.155    10.390    
                         clock uncertainty           -0.102    10.288    
    SLICE_X108Y57        FDPE (Recov_fdpe_C_PRE)     -0.361     9.927    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.279%)  route 2.345ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 10.235 - 8.547 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.867     1.870    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X109Y52        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDPE (Prop_fdpe_C_Q)         0.456     2.326 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.345     4.671    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y57        FDPE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.685    10.235    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X108Y57        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.155    10.390    
                         clock uncertainty           -0.102    10.288    
    SLICE_X108Y57        FDPE (Recov_fdpe_C_PRE)     -0.319     9.969    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.547ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@8.547ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.456ns (16.279%)  route 2.345ns (83.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 10.235 - 8.547 ) 
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.867     1.870    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X109Y52        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDPE (Prop_fdpe_C_Q)         0.456     2.326 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          2.345     4.671    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y57        FDCE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      8.547     8.547 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.547 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    10.117    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     6.768 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     8.459    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.550 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       1.685    10.235    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X108Y57        FDCE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.155    10.390    
                         clock uncertainty           -0.102    10.288    
    SLICE_X108Y57        FDCE (Recov_fdce_C_CLR)     -0.319     9.969    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -4.671    
  -------------------------------------------------------------------
                         slack                                  5.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.817    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.817    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.817    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.817    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.817    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.817    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.817    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.063%)  route 0.328ns (69.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.884ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.609     0.611    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X91Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDPE (Prop_fdpe_C_Q)         0.141     0.752 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.328     1.080    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y49         FDPE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.882     0.884    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X94Y49         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.000     0.884    
    SLICE_X94Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     0.813    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.609%)  route 0.320ns (69.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.558     0.560    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X44Y93         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.701 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.320     1.020    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y92         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.821     0.823    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X53Y92         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.726    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.609%)  route 0.320ns (69.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.558     0.560    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X44Y93         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.701 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.320     1.020    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y92         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.821     0.823    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X53Y92         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.726    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock AXI_clk_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.274ns period=8.547ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns - AXI_clk_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.609%)  route 0.320ns (69.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.558     0.560    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X44Y93         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDPE (Prop_fdpe_C_Q)         0.141     0.701 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.320     1.020    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y92         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AXI_clk_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/AXI_clk_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=12305, routed)       0.821     0.823    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X53Y92         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X53Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.726    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HLS_CLK_design_IP_clk_wiz_0_0
  To Clock:  HLS_CLK_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.868ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDCE (Recov_fdce_C_CLR)     -0.405     9.181    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.181    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.677ns  (logic 0.456ns (17.034%)  route 2.221ns (82.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.688 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.221     4.313    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X53Y44         FDPE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.479     9.688    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X53Y44         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.000     9.688    
                         clock uncertainty           -0.101     9.586    
    SLICE_X53Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     9.227    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -4.313    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.456ns (18.609%)  route 1.994ns (81.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.677 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.994     4.086    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X53Y54         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.469     9.677    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X53Y54         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.148     9.825    
                         clock uncertainty           -0.101     9.724    
    SLICE_X53Y54         FDCE (Recov_fdce_C_CLR)     -0.405     9.319    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -4.086    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.205ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@8.205ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.456ns (19.686%)  route 1.860ns (80.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 9.677 - 8.205 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.633     1.636    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X53Y67         FDPE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDPE (Prop_fdpe_C_Q)         0.456     2.092 f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.860     3.952    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X52Y53         FDCE                                         f  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      8.205     8.205 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.205 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570     9.776    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     6.426 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     8.117    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.208 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        1.469     9.677    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X52Y53         FDCE                                         r  design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.148     9.825    
                         clock uncertainty           -0.101     9.724    
    SLICE_X52Y53         FDCE (Recov_fdce_C_CLR)     -0.405     9.319    design_IP_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.319    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                  5.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.742    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDPE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.739    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.694%)  route 0.368ns (72.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.553     0.555    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X49Y63         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.696 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.368     1.064    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X55Y69         FDPE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.837     0.839    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X55Y69         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.005     0.834    
    SLICE_X55Y69         FDPE (Remov_fdpe_C_PRE)     -0.095     0.739    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.815%)  route 0.427ns (75.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.552     0.554    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X48Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.427     1.122    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y68         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.840     0.842    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X57Y68         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.005     0.837    
    SLICE_X57Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.745    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Destination:            design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock HLS_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@4.103ns period=8.205ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.141ns (24.815%)  route 0.427ns (75.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.552     0.554    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X48Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDPE (Prop_fdpe_C_Q)         0.141     0.695 f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.427     1.122    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y68         FDCE                                         f  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9945, routed)        0.840     0.842    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X57Y68         FDCE                                         r  design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.005     0.837    
    SLICE_X57Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.745    design_IP_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.377    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HLS_km_CLK_design_IP_clk_wiz_0_0
  To Clock:  HLS_km_CLK_design_IP_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.613%)  route 2.133ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.639 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.133     4.447    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y88        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.608    11.639    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y88        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.114    11.753    
                         clock uncertainty           -0.104    11.650    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    11.245    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.798ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.613%)  route 2.133ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.639 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.133     4.447    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y88        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.608    11.639    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y88        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.114    11.753    
                         clock uncertainty           -0.104    11.650    
    SLICE_X101Y88        FDCE (Recov_fdce_C_CLR)     -0.405    11.245    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.798    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.613%)  route 2.133ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.639 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.133     4.447    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y88        FDPE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.608    11.639    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y88        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.114    11.753    
                         clock uncertainty           -0.104    11.650    
    SLICE_X101Y88        FDPE (Recov_fdpe_C_PRE)     -0.359    11.291    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.613%)  route 2.133ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.639 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.133     4.447    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y88        FDPE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.608    11.639    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y88        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.114    11.753    
                         clock uncertainty           -0.104    11.650    
    SLICE_X101Y88        FDPE (Recov_fdpe_C_PRE)     -0.359    11.291    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             6.844ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 0.456ns (17.613%)  route 2.133ns (82.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.639 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.133     4.447    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y88        FDPE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.608    11.639    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y88        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.114    11.753    
                         clock uncertainty           -0.104    11.650    
    SLICE_X101Y88        FDPE (Recov_fdpe_C_PRE)     -0.359    11.291    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  6.844    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.825%)  route 1.966ns (81.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.654 - 10.028 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.724     1.727    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y53         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.183 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.966     4.149    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y44        FDPE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.622    11.654    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y44        FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.104    11.550    
    SLICE_X101Y44        FDPE (Recov_fdpe_C_PRE)     -0.359    11.191    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.825%)  route 1.966ns (81.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.654 - 10.028 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.724     1.727    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y53         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.183 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.966     4.149    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y44        FDPE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.622    11.654    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y44        FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.104    11.550    
    SLICE_X101Y44        FDPE (Recov_fdpe_C_PRE)     -0.359    11.191    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.456ns (18.825%)  route 1.966ns (81.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.654 - 10.028 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.724     1.727    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y53         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDPE (Prop_fdpe_C_Q)         0.456     2.183 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.966     4.149    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X101Y44        FDPE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.622    11.654    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X101Y44        FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000    11.654    
                         clock uncertainty           -0.104    11.550    
    SLICE_X101Y44        FDPE (Recov_fdpe_C_PRE)     -0.359    11.191    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.191    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.173ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.187%)  route 1.803ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.640 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.803     4.117    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X102Y88        FDPE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.609    11.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X102Y88        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.114    11.754    
                         clock uncertainty           -0.104    11.651    
    SLICE_X102Y88        FDPE (Recov_fdpe_C_PRE)     -0.361    11.290    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.290    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.173    

Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.028ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@10.028ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.259ns  (logic 0.456ns (20.187%)  route 1.803ns (79.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.640 - 10.028 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.762     1.762    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.715    -1.953 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -0.098    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.855     1.858    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X113Y70        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y70        FDPE (Prop_fdpe_C_Q)         0.456     2.314 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.803     4.117    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X102Y88        FDPE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                     10.028    10.028 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.028 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.570    11.599    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.349     8.249 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     9.940    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    10.031 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        1.609    11.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X102Y88        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.114    11.754    
                         clock uncertainty           -0.104    11.651    
    SLICE_X102Y88        FDPE (Recov_fdpe_C_PRE)     -0.319    11.332    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.332    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  7.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.128ns (23.848%)  route 0.409ns (76.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.939ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.556     0.558    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X48Y92         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDPE (Prop_fdpe_C_Q)         0.128     0.686 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.409     1.094    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X61Y100        FDPE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.937     0.939    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X61Y100        FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.005     0.934    
    SLICE_X61Y100        FDPE (Remov_fdpe_C_PRE)     -0.149     0.785    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.661%)  route 0.319ns (71.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.584     0.586    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X81Y37         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDPE (Prop_fdpe_C_Q)         0.128     0.714 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.319     1.032    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X84Y53         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y53         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.000     0.856    
    SLICE_X84Y53         FDCE (Remov_fdce_C_CLR)     -0.146     0.710    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.661%)  route 0.319ns (71.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.584     0.586    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X81Y37         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDPE (Prop_fdpe_C_Q)         0.128     0.714 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.319     1.032    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X84Y53         FDCE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y53         FDCE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.000     0.856    
    SLICE_X84Y53         FDCE (Remov_fdce_C_CLR)     -0.146     0.710    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.661%)  route 0.319ns (71.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.584     0.586    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X81Y37         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y37         FDPE (Prop_fdpe_C_Q)         0.128     0.714 f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.319     1.032    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X84Y53         FDPE                                         f  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y53         FDPE                                         r  design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.000     0.856    
    SLICE_X84Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     0.707    design_IP_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y139        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.150     0.931    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y138        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y138        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X45Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.564    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y139        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.150     0.931    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y138        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y138        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X45Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.564    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y139        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.150     0.931    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y138        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y138        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X45Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.564    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y139        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.150     0.931    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y138        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y138        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X45Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.564    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y139        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.150     0.931    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y138        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y138        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X45Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.564    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Destination:            design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock HLS_km_CLK_design_IP_clk_wiz_0_0  {rise@0.000ns fall@5.014ns period=10.028ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns - HLS_km_CLK_design_IP_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.500%)  route 0.150ns (51.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.580     0.580    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.122    -0.542 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -0.024    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.638     0.640    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X45Y139        FDPE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y139        FDPE (Prop_fdpe_C_Q)         0.141     0.781 f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.150     0.931    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X45Y138        FDCE                                         f  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_km_CLK_design_IP_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.846     0.846    design_IP_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.437    -0.591 r  design_IP_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -0.027    design_IP_i/clk_wiz_0/inst/HLS_km_CLK_design_IP_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=6970, routed)        0.910     0.912    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X45Y138        FDCE                                         r  design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.256     0.656    
    SLICE_X45Y138        FDCE (Remov_fdce_C_CLR)     -0.092     0.564    design_IP_i/axi_interconnect_0/s03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HLS_mul32_clk_design_IP_clk_wiz_1_0_1
  To Clock:  HLS_mul32_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.381ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.861%)  route 1.840ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.786     1.789    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y60        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.456     2.245 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.085    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X110Y64        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.684    11.687    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X110Y64        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.114    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X110Y64        FDCE (Recov_fdce_C_CLR)     -0.405    11.322    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.861%)  route 1.840ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.786     1.789    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y60        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.456     2.245 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.085    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X110Y64        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.684    11.687    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X110Y64        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.114    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X110Y64        FDCE (Recov_fdce_C_CLR)     -0.405    11.322    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.861%)  route 1.840ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.786     1.789    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y60        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.456     2.245 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.085    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X110Y64        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.684    11.687    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X110Y64        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.114    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X110Y64        FDCE (Recov_fdce_C_CLR)     -0.405    11.322    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.861%)  route 1.840ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.786     1.789    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y60        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.456     2.245 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.085    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X110Y64        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.684    11.687    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X110Y64        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.114    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X110Y64        FDCE (Recov_fdce_C_CLR)     -0.405    11.322    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.861%)  route 1.840ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.786     1.789    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y60        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.456     2.245 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.085    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X110Y64        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.684    11.687    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X110Y64        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.114    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X110Y64        FDCE (Recov_fdce_C_CLR)     -0.405    11.322    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.456ns (19.861%)  route 1.840ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.786     1.789    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X105Y60        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDPE (Prop_fdpe_C_Q)         0.456     2.245 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.840     4.085    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X110Y64        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.684    11.687    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X110Y64        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.114    11.801    
                         clock uncertainty           -0.074    11.727    
    SLICE_X110Y64        FDCE (Recov_fdce_C_CLR)     -0.405    11.322    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.322    
                         arrival time                          -4.085    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.456ns (20.890%)  route 1.727ns (79.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.915     1.918    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y141        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.727     4.101    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y144        FDCE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.718    11.721    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X65Y144        FDCE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.132    11.853    
                         clock uncertainty           -0.074    11.779    
    SLICE_X65Y144        FDCE (Recov_fdce_C_CLR)     -0.405    11.374    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.456ns (20.890%)  route 1.727ns (79.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.915     1.918    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y141        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.727     4.101    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y144        FDCE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.718    11.721    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X65Y144        FDCE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.132    11.853    
                         clock uncertainty           -0.074    11.779    
    SLICE_X65Y144        FDCE (Recov_fdce_C_CLR)     -0.405    11.374    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.273ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.456ns (20.890%)  route 1.727ns (79.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.915     1.918    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y141        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.727     4.101    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y144        FDCE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.718    11.721    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X65Y144        FDCE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.132    11.853    
                         clock uncertainty           -0.074    11.779    
    SLICE_X65Y144        FDCE (Recov_fdce_C_CLR)     -0.405    11.374    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  7.273    

Slack (MET) :             7.319ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.456ns (20.890%)  route 1.727ns (79.110%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.721ns = ( 11.721 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.915     1.918    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y141        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y141        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.727     4.101    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X65Y144        FDPE                                         f  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        1.718    11.721    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X65Y144        FDPE                                         r  design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.132    11.853    
                         clock uncertainty           -0.074    11.779    
    SLICE_X65Y144        FDPE (Recov_fdpe_C_PRE)     -0.359    11.420    design_IP_i/axi_interconnect_0/s07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.420    
                         arrival time                          -4.101    
  -------------------------------------------------------------------
                         slack                                  7.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (53.935%)  route 0.126ns (46.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.608     0.610    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X98Y89         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.148     0.758 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.126     0.884    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y90         FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.879     0.881    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X98Y90         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.254     0.627    
    SLICE_X98Y90         FDPE (Remov_fdpe_C_PRE)     -0.124     0.503    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (53.935%)  route 0.126ns (46.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.608     0.610    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X98Y89         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.148     0.758 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.126     0.884    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y90         FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.879     0.881    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X98Y90         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.254     0.627    
    SLICE_X98Y90         FDPE (Remov_fdpe_C_PRE)     -0.124     0.503    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (53.935%)  route 0.126ns (46.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.608     0.610    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X98Y89         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.148     0.758 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.126     0.884    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y90         FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.879     0.881    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X98Y90         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.254     0.627    
    SLICE_X98Y90         FDPE (Remov_fdpe_C_PRE)     -0.124     0.503    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (53.935%)  route 0.126ns (46.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.608     0.610    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X98Y89         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.148     0.758 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.126     0.884    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y90         FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.879     0.881    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X98Y90         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.254     0.627    
    SLICE_X98Y90         FDPE (Remov_fdpe_C_PRE)     -0.124     0.503    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.148ns (53.935%)  route 0.126ns (46.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.608     0.610    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X98Y89         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDPE (Prop_fdpe_C_Q)         0.148     0.758 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.126     0.884    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X98Y90         FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.879     0.881    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X98Y90         FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.254     0.627    
    SLICE_X98Y90         FDPE (Remov_fdpe_C_PRE)     -0.124     0.503    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.657     0.659    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y128        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDPE (Prop_fdpe_C_Q)         0.128     0.787 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     0.916    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y129        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.929     0.931    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y129        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.257     0.674    
    SLICE_X81Y129        FDCE (Remov_fdce_C_CLR)     -0.146     0.528    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.657     0.659    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y128        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDPE (Prop_fdpe_C_Q)         0.128     0.787 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     0.916    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y129        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.929     0.931    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y129        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.257     0.674    
    SLICE_X81Y129        FDCE (Remov_fdce_C_CLR)     -0.146     0.528    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.657     0.659    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y128        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDPE (Prop_fdpe_C_Q)         0.128     0.787 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     0.916    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y129        FDCE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.929     0.931    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y129        FDCE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.257     0.674    
    SLICE_X81Y129        FDCE (Remov_fdce_C_CLR)     -0.146     0.528    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.657     0.659    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y128        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDPE (Prop_fdpe_C_Q)         0.128     0.787 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     0.916    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y129        FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.929     0.931    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y129        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.257     0.674    
    SLICE_X81Y129        FDPE (Remov_fdpe_C_PRE)     -0.149     0.525    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.799%)  route 0.129ns (50.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.659ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.657     0.659    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y128        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDPE (Prop_fdpe_C_Q)         0.128     0.787 f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.129     0.916    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y129        FDPE                                         f  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul32_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul32_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=8262, routed)        0.929     0.931    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y129        FDPE                                         r  design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.257     0.674    
    SLICE_X81Y129        FDPE (Remov_fdpe_C_PRE)     -0.149     0.525    design_IP_i/axi_interconnect_0/s06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.391    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HLS_mul64_clk_design_IP_clk_wiz_1_0_1
  To Clock:  HLS_mul64_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.518ns (20.122%)  route 2.056ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.056     4.223    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y46         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.551    11.554    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X57Y46         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.074    11.480    
    SLICE_X57Y46         FDCE (Recov_fdce_C_CLR)     -0.405    11.075    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.075    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  6.852    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.518ns (20.122%)  route 2.056ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.056     4.223    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y46         FDPE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.551    11.554    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X57Y46         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.074    11.480    
    SLICE_X57Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    11.121    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.518ns (20.122%)  route 2.056ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.056     4.223    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X57Y46         FDPE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.551    11.554    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X57Y46         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.074    11.480    
    SLICE_X57Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    11.121    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.518ns (20.122%)  route 2.056ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.056     4.223    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X57Y46         FDPE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.551    11.554    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X57Y46         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.074    11.480    
    SLICE_X57Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    11.121    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             6.898ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.518ns (20.122%)  route 2.056ns (79.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 11.554 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.056     4.223    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X57Y46         FDPE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.551    11.554    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X57Y46         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000    11.554    
                         clock uncertainty           -0.074    11.480    
    SLICE_X57Y46         FDPE (Recov_fdpe_C_PRE)     -0.359    11.121    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  6.898    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.518ns (21.403%)  route 1.902ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.902     4.069    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X57Y48         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.552    11.555    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X57Y48         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.074    11.481    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.076    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.518ns (21.403%)  route 1.902ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.902     4.069    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X57Y48         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.552    11.555    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X57Y48         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.074    11.481    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.076    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.518ns (21.403%)  route 1.902ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.902     4.069    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X57Y48         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.552    11.555    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X57Y48         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.074    11.481    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.076    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.518ns (21.403%)  route 1.902ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.902     4.069    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X57Y48         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.552    11.555    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X57Y48         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.074    11.481    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.076    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  7.007    

Slack (MET) :             7.007ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.518ns (21.403%)  route 1.902ns (78.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.646     1.649    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDPE (Prop_fdpe_C_Q)         0.518     2.167 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.902     4.069    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X57Y48         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        1.552    11.555    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X57Y48         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.074    11.481    
    SLICE_X57Y48         FDCE (Recov_fdce_C_CLR)     -0.405    11.076    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.076    
                         arrival time                          -4.069    
  -------------------------------------------------------------------
                         slack                                  7.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.074%)  route 0.382ns (74.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.541     0.543    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X52Y75         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.671 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.382     1.053    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X46Y66         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.819     0.821    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.121     0.695    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.074%)  route 0.382ns (74.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.541     0.543    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X52Y75         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.671 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.382     1.053    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X46Y66         FDCE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.819     0.821    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDCE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X46Y66         FDCE (Remov_fdce_C_CLR)     -0.121     0.695    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.128ns (25.074%)  route 0.382ns (74.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.541     0.543    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X52Y75         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y75         FDPE (Prop_fdpe_C_Q)         0.128     0.671 f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.382     1.053    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X46Y66         FDPE                                         f  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.819     0.821    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X46Y66         FDPE                                         r  design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.005     0.816    
    SLICE_X46Y66         FDPE (Remov_fdpe_C_PRE)     -0.125     0.691    design_IP_i/axi_interconnect_0/s08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDCE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDCE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDCE (Remov_fdce_C_CLR)     -0.146     0.457    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDCE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDCE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDCE (Remov_fdce_C_CLR)     -0.146     0.457    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDCE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDCE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDCE (Remov_fdce_C_CLR)     -0.146     0.457    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.457    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDPE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     0.454    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDPE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     0.454    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDPE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     0.454    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.672%)  route 0.135ns (51.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.585     0.587    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X81Y95         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y95         FDPE (Prop_fdpe_C_Q)         0.128     0.715 f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.135     0.850    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y96         FDPE                                         f  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_mul64_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_mul64_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9949, routed)        0.854     0.856    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X81Y96         FDPE                                         r  design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.253     0.603    
    SLICE_X81Y96         FDPE (Remov_fdpe_C_PRE)     -0.149     0.454    design_IP_i/axi_interconnect_0/s09_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.454    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  HLS_pear_clk_design_IP_clk_wiz_1_0_1
  To Clock:  HLS_pear_clk_design_IP_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.311ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.456ns (18.139%)  route 2.058ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 11.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.915     1.918    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          2.058     4.432    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y148       FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.787    11.790    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X104Y148       FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.132    11.922    
                         clock uncertainty           -0.074    11.848    
    SLICE_X104Y148       FDCE (Recov_fdce_C_CLR)     -0.319    11.529    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.456ns (18.139%)  route 2.058ns (81.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.790ns = ( 11.790 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.915     1.918    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          2.058     4.432    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X104Y148       FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.787    11.790    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X104Y148       FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.132    11.922    
                         clock uncertainty           -0.074    11.848    
    SLICE_X104Y148       FDCE (Recov_fdce_C_CLR)     -0.319    11.529    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.529    
                         arrival time                          -4.432    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.329%)  route 1.611ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.868     1.871    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.518     2.389 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.611     4.000    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y46        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.622    11.625    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y46        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X101Y46        FDCE (Recov_fdce_C_CLR)     -0.405    11.146    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.146    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  7.146    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.518ns (23.048%)  route 1.730ns (76.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.868     1.871    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.518     2.389 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.730     4.119    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X98Y59         FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.609    11.612    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X98Y59         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.114    11.726    
                         clock uncertainty           -0.074    11.652    
    SLICE_X98Y59         FDPE (Recov_fdpe_C_PRE)     -0.361    11.291    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.172ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.518ns (23.048%)  route 1.730ns (76.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.868     1.871    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.518     2.389 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.730     4.119    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X98Y59         FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.609    11.612    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X98Y59         FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.114    11.726    
                         clock uncertainty           -0.074    11.652    
    SLICE_X98Y59         FDPE (Recov_fdpe_C_PRE)     -0.361    11.291    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -4.119    
  -------------------------------------------------------------------
                         slack                                  7.172    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.329%)  route 1.611ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.868     1.871    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.518     2.389 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.611     4.000    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y46        FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.622    11.625    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y46        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X101Y46        FDPE (Recov_fdpe_C_PRE)     -0.359    11.192    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.518ns (24.329%)  route 1.611ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.868     1.871    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.518     2.389 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.611     4.000    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X101Y46        FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.622    11.625    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X101Y46        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.000    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X101Y46        FDPE (Recov_fdpe_C_PRE)     -0.359    11.192    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -4.000    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.518ns (21.850%)  route 1.853ns (78.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 11.692 - 10.000 ) 
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.788     1.791    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X96Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y52         FDPE (Prop_fdpe_C_Q)         0.518     2.309 f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.853     4.162    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X113Y55        FDPE                                         f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.689    11.692    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X113Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.114    11.806    
                         clock uncertainty           -0.074    11.732    
    SLICE_X113Y55        FDPE (Recov_fdpe_C_PRE)     -0.359    11.373    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                          -4.162    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.456ns (20.824%)  route 1.734ns (79.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.789 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.915     1.918    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.734     4.108    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X99Y148        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.786    11.789    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X99Y148        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.132    11.921    
                         clock uncertainty           -0.074    11.847    
    SLICE_X99Y148        FDCE (Recov_fdce_C_CLR)     -0.405    11.442    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@10.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.456ns (20.824%)  route 1.734ns (79.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.789ns = ( 11.789 - 10.000 ) 
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.806     1.806    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.915     1.918    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X84Y142        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDPE (Prop_fdpe_C_Q)         0.456     2.374 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=20, routed)          1.734     4.108    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X99Y148        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    10.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.612    11.612    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       1.786    11.789    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X99Y148        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.132    11.921    
                         clock uncertainty           -0.074    11.847    
    SLICE_X99Y148        FDCE (Recov_fdce_C_CLR)     -0.405    11.442    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.442    
                         arrival time                          -4.108    
  -------------------------------------------------------------------
                         slack                                  7.334    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.907%)  route 0.331ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.612     0.614    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y44         FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDPE (Prop_fdpe_C_Q)         0.128     0.742 f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.331     1.072    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X96Y52         FDCE                                         f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.880     0.882    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X96Y52         FDCE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.000     0.882    
    SLICE_X96Y52         FDCE (Remov_fdce_C_CLR)     -0.121     0.761    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.907%)  route 0.331ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.612     0.614    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y44         FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDPE (Prop_fdpe_C_Q)         0.128     0.742 f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.331     1.072    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X96Y52         FDCE                                         f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.880     0.882    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X96Y52         FDCE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.000     0.882    
    SLICE_X96Y52         FDCE (Remov_fdce_C_CLR)     -0.121     0.761    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.128ns (27.907%)  route 0.331ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.612     0.614    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X99Y44         FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y44         FDPE (Prop_fdpe_C_Q)         0.128     0.742 f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.331     1.072    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X96Y52         FDPE                                         f  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.880     0.882    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X96Y52         FDPE                                         r  design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.000     0.882    
    SLICE_X96Y52         FDPE (Remov_fdpe_C_PRE)     -0.125     0.757    design_IP_i/axi_interconnect_0/s05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y48        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X112Y48        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.000     0.914    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y48        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X112Y48        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.000     0.914    
    SLICE_X112Y48        FDCE (Remov_fdce_C_CLR)     -0.067     0.847    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X112Y48        FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X112Y48        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.000     0.914    
    SLICE_X112Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     0.843    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X112Y48        FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X112Y48        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000     0.914    
    SLICE_X112Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     0.843    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X112Y48        FDPE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X112Y48        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000     0.914    
    SLICE_X112Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     0.843    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X113Y48        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X113Y48        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.000     0.914    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.092     0.822    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock HLS_pear_clk_design_IP_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns - HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.164ns (28.543%)  route 0.411ns (71.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.597     0.597    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.638     0.640    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X112Y55        FDPE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y55        FDPE (Prop_fdpe_C_Q)         0.164     0.804 f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.411     1.214    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]_1
    SLICE_X113Y48        FDCE                                         f  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock HLS_pear_clk_design_IP_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  design_IP_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.864     0.864    design_IP_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  design_IP_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    design_IP_i/clk_wiz_1/inst/HLS_pear_clk_design_IP_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_IP_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=14783, routed)       0.912     0.914    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X113Y48        FDCE                                         r  design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     0.914    
    SLICE_X113Y48        FDCE (Remov_fdce_C_CLR)     -0.092     0.822    design_IP_i/axi_interconnect_0/s04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.392    





