// Seed: 885294645
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [7:0] id_3 = id_3;
  wire id_4;
  assign id_3[1] = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_6 = 32'd3
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire _id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [id_2 : id_6] id_10;
  ;
  wire id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_11,
      id_3
  );
endmodule
