\hypertarget{group__adc__api}{}\doxysection{Adc\+\_\+api}
\label{group__adc__api}\index{Adc\_api@{Adc\_api}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__adc__api_gaf3f24a91c845be4d568771d22b1a1fdb}{ADC\+\_\+\+SEQ}}~(\mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga6bf20ca12f40b48fe847932afbe2c417}{ADC\+\_\+\+SEQ\+\_\+\+STEP}}~(\mbox{\hyperlink{hw__adc_8h_a351cd7b7ebcf1480a2b03c5503d7d644}{ADC\+\_\+\+O\+\_\+\+SSMUX1}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga7d06bdf27ba8b99129350b07dcf2694c}{ADC\+\_\+\+SSMUX}}~(\mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga5be2eaa026320566ad0bbb68e3bf144d}{ADC\+\_\+\+SSEMUX}}~(\mbox{\hyperlink{hw__adc_8h_a6fab9d7a4319ae3ad970c2e239286f77}{ADC\+\_\+\+O\+\_\+\+SSEMUX0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga9cc94e756a2141847edd28f2c8858ffa}{ADC\+\_\+\+SSCTL}}~(\mbox{\hyperlink{hw__adc_8h_a1080695ff2aa9d0f38a7047436359f51}{ADC\+\_\+\+O\+\_\+\+SSCTL0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga81c641a3a818165db8055e9339113d20}{ADC\+\_\+\+SSFIFO}}~(\mbox{\hyperlink{hw__adc_8h_a15df5ead4a5691a8910511509f2ad16f}{ADC\+\_\+\+O\+\_\+\+SSFIFO0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga3729a10252cbb3489d9672e306cf2ad5}{ADC\+\_\+\+SSFSTAT}}~(\mbox{\hyperlink{hw__adc_8h_aa2ea3e5d9668cd20e5f1b30af8e769b4}{ADC\+\_\+\+O\+\_\+\+SSFSTAT0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga2834172319e2ab27bfb106236f94fccb}{ADC\+\_\+\+SSOP}}~(\mbox{\hyperlink{hw__adc_8h_ae2b564bac2a3457b60f533b98795a7d2}{ADC\+\_\+\+O\+\_\+\+SSOP0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_gae2c07f95552cf4ce651adbda11235aa6}{ADC\+\_\+\+SSDC}}~(\mbox{\hyperlink{hw__adc_8h_a2143f7941bd760815903aadf822b0bf8}{ADC\+\_\+\+O\+\_\+\+SSDC0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\item 
\#define \mbox{\hyperlink{group__adc__api_ga8d3bd84747df84c38aee549fd6eea3a5}{ADC\+\_\+\+SSTSH}}~(\mbox{\hyperlink{hw__adc_8h_aea84313f50ce7c600c02a1cc5bd3df7d}{ADC\+\_\+\+O\+\_\+\+SSTSH0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__adc__api_gaf1483d72bc3c85d239b21eaa07d41e93}{ADCInt\+Register}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, void($\ast$pfn\+Handler)(void))
\item 
void \mbox{\hyperlink{group__adc__api_ga0f763fe2999d69377cbf61fb1a0c7d1f}{ADCInt\+Unregister}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_ga41d1a3386f32ee18f34f04cc6f5c547d}{ADCInt\+Disable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_ga2ce4cfdfe4e47c998872215490121973}{ADCInt\+Enable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__adc__api_ga10cececc7f912630401a2f0f6f90446f}{ADCInt\+Status}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, bool b\+Masked)
\item 
void \mbox{\hyperlink{group__adc__api_ga207d2cf2a807efe846f15200462166b0}{ADCInt\+Clear}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_ga3d9afeb0aeb2726e1713b936229bb412}{ADCSequence\+Enable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_gafe10a7ac89541fa4824b923b1a1ae770}{ADCSequence\+Disable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_gad8ad8b940627697b2efddbf01f771d76}{ADCSequence\+Configure}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, uint32\+\_\+t ui32\+Trigger, uint32\+\_\+t ui32\+Priority)
\item 
void \mbox{\hyperlink{group__adc__api_ga1771f99a5228971b923b336d1bdbb4cd}{ADCSequence\+Step\+Configure}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, uint32\+\_\+t ui32\+Step, uint32\+\_\+t ui32\+Config)
\item 
int32\+\_\+t \mbox{\hyperlink{group__adc__api_ga6a0a728833f89630c53b9c9a193b2e12}{ADCSequence\+Overflow}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_gab350a6022880cd35f0cd497f5b247901}{ADCSequence\+Overflow\+Clear}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
int32\+\_\+t \mbox{\hyperlink{group__adc__api_ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4}{ADCSequence\+Underflow}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_ga8a91676fd05e51b6fae497607497eb75}{ADCSequence\+Underflow\+Clear}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
int32\+\_\+t \mbox{\hyperlink{group__adc__api_gab6fb9d66d42093d8cf3a9ab58419fa38}{ADCSequence\+Data\+Get}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, uint32\+\_\+t $\ast$pui32\+Buffer)
\item 
void \mbox{\hyperlink{group__adc__api_ga440fa9e04a1f5ebb18233e317159652d}{ADCProcessor\+Trigger}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_gaca21bc3d5b266e21b7e38aa1b7323c1d}{ADCSoftware\+Oversample\+Configure}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, uint32\+\_\+t ui32\+Factor)
\item 
void \mbox{\hyperlink{group__adc__api_gaa378d39edf95fa4aafdf1f280224dfdd}{ADCSoftware\+Oversample\+Step\+Configure}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, uint32\+\_\+t ui32\+Step, uint32\+\_\+t ui32\+Config)
\item 
void \mbox{\hyperlink{group__adc__api_ga2e26835fda7e53535d8104c683e259a4}{ADCSoftware\+Oversample\+Data\+Get}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num, uint32\+\_\+t $\ast$pui32\+Buffer, uint32\+\_\+t ui32\+Count)
\item 
void \mbox{\hyperlink{group__adc__api_gaaf4ccf4c4e4b5e5aab77e81653d96f96}{ADCHardware\+Oversample\+Configure}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Factor)
\item 
void \mbox{\hyperlink{group__adc__api_ga2f6fd06e684c972624d070b1e080eb10}{ADCComparator\+Configure}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Comp, uint32\+\_\+t ui32\+Config)
\item 
void \mbox{\hyperlink{group__adc__api_ga43e38c9bf57f833cd17c5ae0a0392bdd}{ADCComparator\+Region\+Set}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Comp, uint32\+\_\+t ui32\+Low\+Ref, uint32\+\_\+t ui32\+High\+Ref)
\item 
void \mbox{\hyperlink{group__adc__api_gab0d357766b25a044a384e7d0360475b3}{ADCComparator\+Reset}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Comp, bool b\+Trigger, bool b\+Interrupt)
\item 
void \mbox{\hyperlink{group__adc__api_ga01e7e020ab577fbee6e315ecdda2b0ac}{ADCComparator\+Int\+Disable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_gaa23c7794e50ff9c2980d50a4561d1372}{ADCComparator\+Int\+Enable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__adc__api_ga04bd11c27418d95e5dc4ef7c0374e68f}{ADCComparator\+Int\+Status}} (uint32\+\_\+t ui32\+Base)
\item 
void \mbox{\hyperlink{group__adc__api_ga33418393b43cacaa1ff2d5a21a7f236d}{ADCComparator\+Int\+Clear}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Status)
\item 
void \mbox{\hyperlink{group__adc__api_ga4e7f620717917c47e4c67eb77572fa6d}{ADCInt\+Disable\+Ex}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Int\+Flags)
\item 
void \mbox{\hyperlink{group__adc__api_gae1acb71806ec0cec55290c938fa8cc02}{ADCInt\+Enable\+Ex}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Int\+Flags)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__adc__api_ga5b4057750e87ecd70611a0f4d1892656}{ADCInt\+Status\+Ex}} (uint32\+\_\+t ui32\+Base, bool b\+Masked)
\item 
void \mbox{\hyperlink{group__adc__api_gacafeb1539ec33c4ae4b31f6bab21044c}{ADCInt\+Clear\+Ex}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Int\+Flags)
\item 
void \mbox{\hyperlink{group__adc__api_ga810a79075c912e3079a0eadfcffa9446}{ADCReference\+Set}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Ref)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__adc__api_gadfa7722bfa1c34b88125b1c4dafc2005}{ADCReference\+Get}} (uint32\+\_\+t ui32\+Base)
\item 
void \mbox{\hyperlink{group__adc__api_ga70e282b63591b311c8a756590e71f5cc}{ADCPhase\+Delay\+Set}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Phase)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__adc__api_ga09a690a1a0c4b67a2e7c7875fa0134b8}{ADCPhase\+Delay\+Get}} (uint32\+\_\+t ui32\+Base)
\item 
void \mbox{\hyperlink{group__adc__api_gaf9fefd2005b4676008669198da627873}{ADCSequence\+DMAEnable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
void \mbox{\hyperlink{group__adc__api_ga24631384a7a5f00bc8640170e7ed863b}{ADCSequence\+DMADisable}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Sequence\+Num)
\item 
bool \mbox{\hyperlink{group__adc__api_ga9c7ff2c4d4d112374ed39a6464451240}{ADCBusy}} (uint32\+\_\+t ui32\+Base)
\item 
void \mbox{\hyperlink{group__adc__api_ga9615239967e64b961e1b0ded7a0ebc6e}{ADCClock\+Config\+Set}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t ui32\+Config, uint32\+\_\+t ui32\+Clock\+Div)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__adc__api_ga52bcf35ea820b40649c08823305917b6}{ADCClock\+Config\+Get}} (uint32\+\_\+t ui32\+Base, uint32\+\_\+t $\ast$pui32\+Clock\+Div)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__adc__api_gaf3f24a91c845be4d568771d22b1a1fdb}\label{group__adc__api_gaf3f24a91c845be4d568771d22b1a1fdb}} 
\index{Adc\_api@{Adc\_api}!ADC\_SEQ@{ADC\_SEQ}}
\index{ADC\_SEQ@{ADC\_SEQ}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SEQ}{ADC\_SEQ}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SEQ~(\mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga6bf20ca12f40b48fe847932afbe2c417}\label{group__adc__api_ga6bf20ca12f40b48fe847932afbe2c417}} 
\index{Adc\_api@{Adc\_api}!ADC\_SEQ\_STEP@{ADC\_SEQ\_STEP}}
\index{ADC\_SEQ\_STEP@{ADC\_SEQ\_STEP}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SEQ\_STEP}{ADC\_SEQ\_STEP}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SEQ\+\_\+\+STEP~(\mbox{\hyperlink{hw__adc_8h_a351cd7b7ebcf1480a2b03c5503d7d644}{ADC\+\_\+\+O\+\_\+\+SSMUX1}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga9cc94e756a2141847edd28f2c8858ffa}\label{group__adc__api_ga9cc94e756a2141847edd28f2c8858ffa}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSCTL@{ADC\_SSCTL}}
\index{ADC\_SSCTL@{ADC\_SSCTL}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSCTL}{ADC\_SSCTL}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSCTL~(\mbox{\hyperlink{hw__adc_8h_a1080695ff2aa9d0f38a7047436359f51}{ADC\+\_\+\+O\+\_\+\+SSCTL0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_gae2c07f95552cf4ce651adbda11235aa6}\label{group__adc__api_gae2c07f95552cf4ce651adbda11235aa6}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSDC@{ADC\_SSDC}}
\index{ADC\_SSDC@{ADC\_SSDC}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSDC}{ADC\_SSDC}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSDC~(\mbox{\hyperlink{hw__adc_8h_a2143f7941bd760815903aadf822b0bf8}{ADC\+\_\+\+O\+\_\+\+SSDC0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga5be2eaa026320566ad0bbb68e3bf144d}\label{group__adc__api_ga5be2eaa026320566ad0bbb68e3bf144d}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSEMUX@{ADC\_SSEMUX}}
\index{ADC\_SSEMUX@{ADC\_SSEMUX}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSEMUX}{ADC\_SSEMUX}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSEMUX~(\mbox{\hyperlink{hw__adc_8h_a6fab9d7a4319ae3ad970c2e239286f77}{ADC\+\_\+\+O\+\_\+\+SSEMUX0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga81c641a3a818165db8055e9339113d20}\label{group__adc__api_ga81c641a3a818165db8055e9339113d20}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSFIFO@{ADC\_SSFIFO}}
\index{ADC\_SSFIFO@{ADC\_SSFIFO}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSFIFO}{ADC\_SSFIFO}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSFIFO~(\mbox{\hyperlink{hw__adc_8h_a15df5ead4a5691a8910511509f2ad16f}{ADC\+\_\+\+O\+\_\+\+SSFIFO0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga3729a10252cbb3489d9672e306cf2ad5}\label{group__adc__api_ga3729a10252cbb3489d9672e306cf2ad5}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSFSTAT@{ADC\_SSFSTAT}}
\index{ADC\_SSFSTAT@{ADC\_SSFSTAT}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSFSTAT}{ADC\_SSFSTAT}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSFSTAT~(\mbox{\hyperlink{hw__adc_8h_aa2ea3e5d9668cd20e5f1b30af8e769b4}{ADC\+\_\+\+O\+\_\+\+SSFSTAT0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga7d06bdf27ba8b99129350b07dcf2694c}\label{group__adc__api_ga7d06bdf27ba8b99129350b07dcf2694c}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSMUX@{ADC\_SSMUX}}
\index{ADC\_SSMUX@{ADC\_SSMUX}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSMUX}{ADC\_SSMUX}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSMUX~(\mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga2834172319e2ab27bfb106236f94fccb}\label{group__adc__api_ga2834172319e2ab27bfb106236f94fccb}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSOP@{ADC\_SSOP}}
\index{ADC\_SSOP@{ADC\_SSOP}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSOP}{ADC\_SSOP}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSOP~(\mbox{\hyperlink{hw__adc_8h_ae2b564bac2a3457b60f533b98795a7d2}{ADC\+\_\+\+O\+\_\+\+SSOP0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}

\mbox{\Hypertarget{group__adc__api_ga8d3bd84747df84c38aee549fd6eea3a5}\label{group__adc__api_ga8d3bd84747df84c38aee549fd6eea3a5}} 
\index{Adc\_api@{Adc\_api}!ADC\_SSTSH@{ADC\_SSTSH}}
\index{ADC\_SSTSH@{ADC\_SSTSH}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADC\_SSTSH}{ADC\_SSTSH}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+SSTSH~(\mbox{\hyperlink{hw__adc_8h_aea84313f50ce7c600c02a1cc5bd3df7d}{ADC\+\_\+\+O\+\_\+\+SSTSH0}} -\/ \mbox{\hyperlink{hw__adc_8h_ad24cdbd8b42dbf0403dcf6dc35db912a}{ADC\+\_\+\+O\+\_\+\+SSMUX0}})}



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group__adc__api_ga9c7ff2c4d4d112374ed39a6464451240}\label{group__adc__api_ga9c7ff2c4d4d112374ed39a6464451240}} 
\index{Adc\_api@{Adc\_api}!ADCBusy@{ADCBusy}}
\index{ADCBusy@{ADCBusy}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCBusy()}{ADCBusy()}}
{\footnotesize\ttfamily bool ADCBusy (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base }\end{DoxyParamCaption})}

Determines whether the ADC is busy or not.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC.\\
\hline
\end{DoxyParams}
This function allows the caller to determine whether or not the ADC is currently sampling . If {\bfseries{false}} is returned, then the ADC is not sampling data.

Use this function to detect that the ADC is finished sampling data before putting the device into deep sleep. Before using this function, it is highly recommended that the event trigger is changed to {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+NEVER}} on all enabled sequencers to prevent the ADC from starting after checking the busy status.

\begin{DoxyReturn}{Returns}
Returns {\bfseries{true}} if the ADC is sampling or {\bfseries{false}} if all samples are complete. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga52bcf35ea820b40649c08823305917b6}\label{group__adc__api_ga52bcf35ea820b40649c08823305917b6}} 
\index{Adc\_api@{Adc\_api}!ADCClockConfigGet@{ADCClockConfigGet}}
\index{ADCClockConfigGet@{ADCClockConfigGet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCClockConfigGet()}{ADCClockConfigGet()}}
{\footnotesize\ttfamily uint32\+\_\+t ADCClock\+Config\+Get (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t $\ast$}]{pui32\+Clock\+Div }\end{DoxyParamCaption})}

Returns the clock configuration for the ADC.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC to configure, which must always be {\bfseries{ADC0\+\_\+\+BASE}}. \\
\hline
{\em pui32\+Clock\+Div} & is a pointer to the input clock divider for the clock selected by the {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC}} in use by the ADCs.\\
\hline
\end{DoxyParams}
This function returns the ADC clock configuration and the clock divider for the ADCs.

{\bfseries{Example\+:}} Read the current ADC clock configuration.

\begin{DoxyVerb}//! uint32_t ui32Config, ui32ClockDiv;
//!
//! //
//! // Read the current ADC clock configuration.
//! //
//! ui32Config = ADCClockConfigGet(ADC0_BASE, &ui32ClockDiv);
//! \end{DoxyVerb}
 \begin{DoxyVerb}\return The current clock configuration of the ADC defined as a combination
of one of \b ADC_CLOCK_SRC_PLL, \b ADC_CLOCK_SRC_PIOSC,
\b ADC_CLOCK_SRC_MOSC, or \b ADC_CLOCK_SRC_ALTCLK logical ORed with one of
\b ADC_CLOCK_RATE_FULL, \b ADC_CLOCK_RATE_HALF, \b ADC_CLOCK_RATE_QUARTER,
or \b ADC_CLOCK_RATE_EIGHTH.  See ADCClockConfigSet() for more information
on these values. 
\end{DoxyVerb}
 \mbox{\Hypertarget{group__adc__api_ga9615239967e64b961e1b0ded7a0ebc6e}\label{group__adc__api_ga9615239967e64b961e1b0ded7a0ebc6e}} 
\index{Adc\_api@{Adc\_api}!ADCClockConfigSet@{ADCClockConfigSet}}
\index{ADCClockConfigSet@{ADCClockConfigSet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCClockConfigSet()}{ADCClockConfigSet()}}
{\footnotesize\ttfamily void ADCClock\+Config\+Set (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Config,  }\item[{uint32\+\_\+t}]{ui32\+Clock\+Div }\end{DoxyParamCaption})}

Sets the clock configuration for the ADC.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC to configure, which must always be {\bfseries{ADC0\+\_\+\+BASE}}. \\
\hline
{\em ui32\+Config} & is a combination of the {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+}} and {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE\+\_\+$\ast$}} values used to configure the ADC clock input. \\
\hline
{\em ui32\+Clock\+Div} & is the input clock divider for the clock selected by the {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC}} value.\\
\hline
\end{DoxyParams}
This function is used to configure the input clock to the ADC modules. The clock configuration is shared across ADC units so {\itshape ui32\+Base} must always be {\bfseries{ADC0\+\_\+\+BASE}}. The {\itshape ui32\+Config} value is logical OR of one of the {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE\+\_\+}} and one of the {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+}} values defined below. The {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+$\ast$}} values determine the input clock for the ADC. Not all values are available on all devices so check the device data sheet to determine value configuration options. Regardless of the source, the final frequency for TM4\+C123x devices must be 16 MHz and for TM4\+C129x parts after dividing must be between 16 and 32 MHz.

\begin{DoxyNote}{Note}
For TM4\+C123x devices, if the PLL is enabled, the PLL/25 is used as the ADC clock unless ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+PIOSC is specified. If the PLL is disabled, the MOSC is used as the clock source unless ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+PIOSC is specified.
\end{DoxyNote}

\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+PLL}} -\/ The main PLL output (TM4x129 class only).
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+PIOSC}} -\/ The internal PIOSC at 16 MHz.
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+ALTCLK}} -\/ The output of the ALTCLK in the system control module (TM4x129 class only).
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+MOSC}} -\/ The external MOSC (TM4x129 class only).
\end{DoxyItemize}

{\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE}} values control how often samples are provided back to the application. The values are the following\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE\+\_\+\+FULL}} -\/ All samples.
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE\+\_\+\+HALF}} -\/ Every other sample.
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE\+\_\+\+QUARTER}} -\/ Every fourth sample.
\item {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+RATE\+\_\+\+EIGHTH}} -\/ Every either sample.
\end{DoxyItemize}

The {\itshape ui32\+Clock\+Div} parameter allows for dividing a higher frequency down into the valid range for the ADCs. This parameter is typically only used {\bfseries{ADC\+\_\+\+CLOCK\+\_\+\+SRC\+\_\+\+PLL}} option because it is the only clock value that can be with the in the correct range to use the divider. The actual value ranges from 1 to 64.

{\bfseries{Example\+:}} ADC Clock Configurations

\begin{DoxyVerb}//!
//! //
//! // Configure the ADC to use PIOSC divided by one (16 MHz) and sample at
//! // half the rate.
//! //
//! ADCClockConfigSet(ADC0_BASE, ADC_CLOCK_SRC_PIOSC | ADC_CLOCK_RATE_HALF, 1);
//!
//! ...
//!
//! //
//! // Configure the ADC to use PLL at 480 MHz divided by 24 to get an ADC
//! // clock of 20 MHz.
//! //
//! ADCClockConfigSet(ADC0_BASE, ADC_CLOCK_SRC_PLL | ADC_CLOCK_RATE_FULL, 24);
//! \end{DoxyVerb}
 \begin{DoxyVerb}\return None. 
\end{DoxyVerb}
 \mbox{\Hypertarget{group__adc__api_ga2f6fd06e684c972624d070b1e080eb10}\label{group__adc__api_ga2f6fd06e684c972624d070b1e080eb10}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorConfigure@{ADCComparatorConfigure}}
\index{ADCComparatorConfigure@{ADCComparatorConfigure}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorConfigure()}{ADCComparatorConfigure()}}
{\footnotesize\ttfamily void ADCComparator\+Configure (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Comp,  }\item[{uint32\+\_\+t}]{ui32\+Config }\end{DoxyParamCaption})}

Configures an ADC digital comparator.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Comp} & is the index of the comparator to configure. \\
\hline
{\em ui32\+Config} & is the configuration of the comparator.\\
\hline
\end{DoxyParams}
This function configures a comparator. The {\itshape ui32\+Config} parameter is the result of a logical OR operation between the {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+xxx}}, and {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+xxx}} values.

The {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+xxx}} term can take on the following values\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+NONE}} to never trigger PWM fault condition.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+LOW\+\_\+\+ALWAYS}} to always trigger PWM fault condition when ADC output is in the low-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+LOW\+\_\+\+ONCE}} to trigger PWM fault condition once when ADC output transitions into the low-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+LOW\+\_\+\+HALWAYS}} to always trigger PWM fault condition when ADC output is in the low-\/band only if ADC output has been in the high-\/band since the last trigger output.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+LOW\+\_\+\+HONCE}} to trigger PWM fault condition once when ADC output transitions into low-\/band only if ADC output has been in the high-\/band since the last trigger output.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+MID\+\_\+\+ALWAYS}} to always trigger PWM fault condition when ADC output is in the mid-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+MID\+\_\+\+ONCE}} to trigger PWM fault condition once when ADC output transitions into the mid-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+HIGH\+\_\+\+ALWAYS}} to always trigger PWM fault condition when ADC output is in the high-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+HIGH\+\_\+\+ONCE}} to trigger PWM fault condition once when ADC output transitions into the high-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+HIGH\+\_\+\+HALWAYS}} to always trigger PWM fault condition when ADC output is in the high-\/band only if ADC output has been in the low-\/band since the last trigger output.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+TRIG\+\_\+\+HIGH\+\_\+\+HONCE}} to trigger PWM fault condition once when ADC output transitions into high-\/band only if ADC output has been in the low-\/band since the last trigger output.
\end{DoxyItemize}

The {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+xxx}} term can take on the following values\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+NONE}} to never generate ADC interrupt.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+LOW\+\_\+\+ALWAYS}} to always generate ADC interrupt when ADC output is in the low-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+LOW\+\_\+\+ONCE}} to generate ADC interrupt once when ADC output transitions into the low-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+LOW\+\_\+\+HALWAYS}} to always generate ADC interrupt when ADC output is in the low-\/band only if ADC output has been in the high-\/band since the last trigger output.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+LOW\+\_\+\+HONCE}} to generate ADC interrupt once when ADC output transitions into low-\/band only if ADC output has been in the high-\/band since the last trigger output.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+MID\+\_\+\+ALWAYS}} to always generate ADC interrupt when ADC output is in the mid-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+MID\+\_\+\+ONCE}} to generate ADC interrupt once when ADC output transitions into the mid-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+HIGH\+\_\+\+ALWAYS}} to always generate ADC interrupt when ADC output is in the high-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+HIGH\+\_\+\+ONCE}} to generate ADC interrupt once when ADC output transitions into the high-\/band.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+HIGH\+\_\+\+HALWAYS}} to always generate ADC interrupt when ADC output is in the high-\/band only if ADC output has been in the low-\/band since the last trigger output.
\item {\bfseries{ADC\+\_\+\+COMP\+\_\+\+INT\+\_\+\+HIGH\+\_\+\+HONCE}} to generate ADC interrupt once when ADC output transitions into high-\/band only if ADC output has been in the low-\/band since the last trigger output.
\end{DoxyItemize}

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga33418393b43cacaa1ff2d5a21a7f236d}\label{group__adc__api_ga33418393b43cacaa1ff2d5a21a7f236d}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorIntClear@{ADCComparatorIntClear}}
\index{ADCComparatorIntClear@{ADCComparatorIntClear}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorIntClear()}{ADCComparatorIntClear()}}
{\footnotesize\ttfamily void ADCComparator\+Int\+Clear (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Status }\end{DoxyParamCaption})}

Clears sample sequence comparator interrupt source.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Status} & is the bit-\/mapped interrupts status to clear.\\
\hline
\end{DoxyParams}
The specified interrupt status is cleared.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga01e7e020ab577fbee6e315ecdda2b0ac}\label{group__adc__api_ga01e7e020ab577fbee6e315ecdda2b0ac}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorIntDisable@{ADCComparatorIntDisable}}
\index{ADCComparatorIntDisable@{ADCComparatorIntDisable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorIntDisable()}{ADCComparatorIntDisable()}}
{\footnotesize\ttfamily void ADCComparator\+Int\+Disable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Disables a sample sequence comparator interrupt.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function disables the requested sample sequence comparator interrupt.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gaa23c7794e50ff9c2980d50a4561d1372}\label{group__adc__api_gaa23c7794e50ff9c2980d50a4561d1372}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorIntEnable@{ADCComparatorIntEnable}}
\index{ADCComparatorIntEnable@{ADCComparatorIntEnable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorIntEnable()}{ADCComparatorIntEnable()}}
{\footnotesize\ttfamily void ADCComparator\+Int\+Enable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Enables a sample sequence comparator interrupt.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function enables the requested sample sequence comparator interrupt.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga04bd11c27418d95e5dc4ef7c0374e68f}\label{group__adc__api_ga04bd11c27418d95e5dc4ef7c0374e68f}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorIntStatus@{ADCComparatorIntStatus}}
\index{ADCComparatorIntStatus@{ADCComparatorIntStatus}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorIntStatus()}{ADCComparatorIntStatus()}}
{\footnotesize\ttfamily uint32\+\_\+t ADCComparator\+Int\+Status (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base }\end{DoxyParamCaption})}

Gets the current comparator interrupt status.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module.\\
\hline
\end{DoxyParams}
This function returns the digital comparator interrupt status bits. This status is sequence agnostic.

\begin{DoxyReturn}{Returns}
The current comparator interrupt status. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga43e38c9bf57f833cd17c5ae0a0392bdd}\label{group__adc__api_ga43e38c9bf57f833cd17c5ae0a0392bdd}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorRegionSet@{ADCComparatorRegionSet}}
\index{ADCComparatorRegionSet@{ADCComparatorRegionSet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorRegionSet()}{ADCComparatorRegionSet()}}
{\footnotesize\ttfamily void ADCComparator\+Region\+Set (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Comp,  }\item[{uint32\+\_\+t}]{ui32\+Low\+Ref,  }\item[{uint32\+\_\+t}]{ui32\+High\+Ref }\end{DoxyParamCaption})}

Defines the ADC digital comparator regions.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Comp} & is the index of the comparator to configure. \\
\hline
{\em ui32\+Low\+Ref} & is the reference point for the low/mid band threshold. \\
\hline
{\em ui32\+High\+Ref} & is the reference point for the mid/high band threshold.\\
\hline
\end{DoxyParams}
The ADC digital comparator operation is based on three ADC value regions\+:
\begin{DoxyItemize}
\item {\bfseries{low-\/band}} is defined as any ADC value less than or equal to the {\itshape ui32\+Low\+Ref} value.
\item {\bfseries{mid-\/band}} is defined as any ADC value greater than the {\itshape ui32\+Low\+Ref} value but less than or equal to the {\itshape ui32\+High\+Ref} value.
\item {\bfseries{high-\/band}} is defined as any ADC value greater than the {\itshape ui32\+High\+Ref} value.
\end{DoxyItemize}

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gab0d357766b25a044a384e7d0360475b3}\label{group__adc__api_gab0d357766b25a044a384e7d0360475b3}} 
\index{Adc\_api@{Adc\_api}!ADCComparatorReset@{ADCComparatorReset}}
\index{ADCComparatorReset@{ADCComparatorReset}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCComparatorReset()}{ADCComparatorReset()}}
{\footnotesize\ttfamily void ADCComparator\+Reset (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Comp,  }\item[{bool}]{b\+Trigger,  }\item[{bool}]{b\+Interrupt }\end{DoxyParamCaption})}

Resets the current ADC digital comparator conditions.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Comp} & is the index of the comparator. \\
\hline
{\em b\+Trigger} & is the flag to indicate reset of Trigger conditions. \\
\hline
{\em b\+Interrupt} & is the flag to indicate reset of Interrupt conditions.\\
\hline
\end{DoxyParams}
Because the digital comparator uses current and previous ADC values, this function allows the comparator to be reset to its initial value to prevent stale data from being used when a sequence is enabled.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gaaf4ccf4c4e4b5e5aab77e81653d96f96}\label{group__adc__api_gaaf4ccf4c4e4b5e5aab77e81653d96f96}} 
\index{Adc\_api@{Adc\_api}!ADCHardwareOversampleConfigure@{ADCHardwareOversampleConfigure}}
\index{ADCHardwareOversampleConfigure@{ADCHardwareOversampleConfigure}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCHardwareOversampleConfigure()}{ADCHardwareOversampleConfigure()}}
{\footnotesize\ttfamily void ADCHardware\+Oversample\+Configure (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Factor }\end{DoxyParamCaption})}

Configures the hardware oversampling factor of the ADC.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Factor} & is the number of samples to be averaged.\\
\hline
\end{DoxyParams}
This function configures the hardware oversampling for the ADC, which can be used to provide better resolution on the sampled data. Oversampling is accomplished by averaging multiple samples from the same analog input. Six different oversampling rates are supported; 2x, 4x, 8x, 16x, 32x, and 64x. Specifying an oversampling factor of zero disables hardware oversampling.

Hardware oversampling applies uniformly to all sample sequencers. It does not reduce the depth of the sample sequencers like the software oversampling APIs; each sample written into the sample sequencer FIFO is a fully oversampled analog input reading.

Enabling hardware averaging increases the precision of the ADC at the cost of throughput. For example, enabling 4x oversampling reduces the throughput of a 250 k samples/second ADC to 62.\+5 k samples/second.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga207d2cf2a807efe846f15200462166b0}\label{group__adc__api_ga207d2cf2a807efe846f15200462166b0}} 
\index{Adc\_api@{Adc\_api}!ADCIntClear@{ADCIntClear}}
\index{ADCIntClear@{ADCIntClear}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntClear()}{ADCIntClear()}}
{\footnotesize\ttfamily void ADCInt\+Clear (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Clears sample sequence interrupt source.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
The specified sample sequence interrupt is cleared, so that it no longer asserts. This function must be called in the interrupt handler to keep the interrupt from being triggered again immediately upon exit.

\begin{DoxyNote}{Note}
Because there is a write buffer in the Cortex-\/M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gacafeb1539ec33c4ae4b31f6bab21044c}\label{group__adc__api_gacafeb1539ec33c4ae4b31f6bab21044c}} 
\index{Adc\_api@{Adc\_api}!ADCIntClearEx@{ADCIntClearEx}}
\index{ADCIntClearEx@{ADCIntClearEx}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntClearEx()}{ADCIntClearEx()}}
{\footnotesize\ttfamily void ADCInt\+Clear\+Ex (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Int\+Flags }\end{DoxyParamCaption})}

Clears the specified ADC interrupt sources.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC port. \\
\hline
{\em ui32\+Int\+Flags} & is the bit mask of the interrupt sources to disable.\\
\hline
\end{DoxyParams}
Clears the interrupt for the specified interrupt source(s).

The {\itshape ui32\+Int\+Flags} parameter is the logical OR of the {\bfseries{ADC\+\_\+\+INT\+\_\+$\ast$}} values. See the \mbox{\hyperlink{group__adc__api_gae1acb71806ec0cec55290c938fa8cc02}{ADCInt\+Enable\+Ex()}} function for the list of possible {\bfseries{ADC\+\_\+\+INT$\ast$}} values.

\begin{DoxyNote}{Note}
Because there is a write buffer in the Cortex-\/M processor, it may take several clock cycles before the interrupt source is actually cleared. Therefore, it is recommended that the interrupt source be cleared early in the interrupt handler (as opposed to the very last action) to avoid returning from the interrupt handler before the interrupt source is actually cleared. Failure to do so may result in the interrupt handler being immediately reentered (because the interrupt controller still sees the interrupt source asserted).
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga41d1a3386f32ee18f34f04cc6f5c547d}\label{group__adc__api_ga41d1a3386f32ee18f34f04cc6f5c547d}} 
\index{Adc\_api@{Adc\_api}!ADCIntDisable@{ADCIntDisable}}
\index{ADCIntDisable@{ADCIntDisable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntDisable()}{ADCIntDisable()}}
{\footnotesize\ttfamily void ADCInt\+Disable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Disables a sample sequence interrupt.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function disables the requested sample sequence interrupt.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga4e7f620717917c47e4c67eb77572fa6d}\label{group__adc__api_ga4e7f620717917c47e4c67eb77572fa6d}} 
\index{Adc\_api@{Adc\_api}!ADCIntDisableEx@{ADCIntDisableEx}}
\index{ADCIntDisableEx@{ADCIntDisableEx}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntDisableEx()}{ADCIntDisableEx()}}
{\footnotesize\ttfamily void ADCInt\+Disable\+Ex (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Int\+Flags }\end{DoxyParamCaption})}

Disables ADC interrupt sources.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Int\+Flags} & is the bit mask of the interrupt sources to disable.\\
\hline
\end{DoxyParams}
This function disables the indicated ADC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The {\itshape ui32\+Int\+Flags} parameter is the logical OR of any of the following\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS0}} -\/ interrupt due to ADC sample sequence 0.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS1}} -\/ interrupt due to ADC sample sequence 1.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS2}} -\/ interrupt due to ADC sample sequence 2.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS3}} -\/ interrupt due to ADC sample sequence 3.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS0}} -\/ interrupt due to DMA on ADC sample sequence 0.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS1}} -\/ interrupt due to DMA on ADC sample sequence 1.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS2}} -\/ interrupt due to DMA on ADC sample sequence 2.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS3}} -\/ interrupt due to DMA on ADC sample sequence 3.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS0}} -\/ interrupt due to digital comparator on ADC sample sequence 0.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS1}} -\/ interrupt due to digital comparator on ADC sample sequence 1.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS2}} -\/ interrupt due to digital comparator on ADC sample sequence 2.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS3}} -\/ interrupt due to digital comparator on ADC sample sequence 3.
\end{DoxyItemize}

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga2ce4cfdfe4e47c998872215490121973}\label{group__adc__api_ga2ce4cfdfe4e47c998872215490121973}} 
\index{Adc\_api@{Adc\_api}!ADCIntEnable@{ADCIntEnable}}
\index{ADCIntEnable@{ADCIntEnable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntEnable()}{ADCIntEnable()}}
{\footnotesize\ttfamily void ADCInt\+Enable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Enables a sample sequence interrupt.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function enables the requested sample sequence interrupt. Any outstanding interrupts are cleared before enabling the sample sequence interrupt.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gae1acb71806ec0cec55290c938fa8cc02}\label{group__adc__api_gae1acb71806ec0cec55290c938fa8cc02}} 
\index{Adc\_api@{Adc\_api}!ADCIntEnableEx@{ADCIntEnableEx}}
\index{ADCIntEnableEx@{ADCIntEnableEx}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntEnableEx()}{ADCIntEnableEx()}}
{\footnotesize\ttfamily void ADCInt\+Enable\+Ex (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Int\+Flags }\end{DoxyParamCaption})}

Enables ADC interrupt sources.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Int\+Flags} & is the bit mask of the interrupt sources to disable.\\
\hline
\end{DoxyParams}
This function enables the indicated ADC interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.

The {\itshape ui32\+Int\+Flags} parameter is the logical OR of any of the following\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS0}} -\/ interrupt due to ADC sample sequence 0.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS1}} -\/ interrupt due to ADC sample sequence 1.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS2}} -\/ interrupt due to ADC sample sequence 2.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+SS3}} -\/ interrupt due to ADC sample sequence 3.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS0}} -\/ interrupt due to DMA on ADC sample sequence 0.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS1}} -\/ interrupt due to DMA on ADC sample sequence 1.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS2}} -\/ interrupt due to DMA on ADC sample sequence 2.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DMA\+\_\+\+SS3}} -\/ interrupt due to DMA on ADC sample sequence 3.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS0}} -\/ interrupt due to digital comparator on ADC sample sequence 0.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS1}} -\/ interrupt due to digital comparator on ADC sample sequence 1.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS2}} -\/ interrupt due to digital comparator on ADC sample sequence 2.
\item {\bfseries{ADC\+\_\+\+INT\+\_\+\+DCON\+\_\+\+SS3}} -\/ interrupt due to digital comparator on ADC sample sequence 3.
\end{DoxyItemize}

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gaf1483d72bc3c85d239b21eaa07d41e93}\label{group__adc__api_gaf1483d72bc3c85d239b21eaa07d41e93}} 
\index{Adc\_api@{Adc\_api}!ADCIntRegister@{ADCIntRegister}}
\index{ADCIntRegister@{ADCIntRegister}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntRegister()}{ADCIntRegister()}}
{\footnotesize\ttfamily void ADCInt\+Register (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{void($\ast$)(void)}]{pfn\+Handler }\end{DoxyParamCaption})}

Registers an interrupt handler for an ADC interrupt.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em pfn\+Handler} & is a pointer to the function to be called when the ADC sample sequence interrupt occurs.\\
\hline
\end{DoxyParams}
This function sets the handler to be called when a sample sequence interrupt occurs. This function enables the global interrupt in the interrupt controller; the sequence interrupt must be enabled with \mbox{\hyperlink{group__adc__api_ga2ce4cfdfe4e47c998872215490121973}{ADCInt\+Enable()}}. It is the interrupt handler\textquotesingle{}s responsibility to clear the interrupt source via \mbox{\hyperlink{group__adc__api_ga207d2cf2a807efe846f15200462166b0}{ADCInt\+Clear()}}.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group__interrupt__api_ga0a32aafea7f4904d2a64ee18b45f96c9}{Int\+Register()}} for important information about registering interrupt handlers.
\end{DoxySeeAlso}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga10cececc7f912630401a2f0f6f90446f}\label{group__adc__api_ga10cececc7f912630401a2f0f6f90446f}} 
\index{Adc\_api@{Adc\_api}!ADCIntStatus@{ADCIntStatus}}
\index{ADCIntStatus@{ADCIntStatus}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntStatus()}{ADCIntStatus()}}
{\footnotesize\ttfamily uint32\+\_\+t ADCInt\+Status (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{bool}]{b\+Masked }\end{DoxyParamCaption})}

Gets the current interrupt status.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em b\+Masked} & is false if the raw interrupt status is required and true if the masked interrupt status is required.\\
\hline
\end{DoxyParams}
This function returns the interrupt status for the specified sample sequence. Either the raw interrupt status or the status of interrupts that are allowed to reflect to the processor can be returned.

\begin{DoxyReturn}{Returns}
The current raw or masked interrupt status. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga5b4057750e87ecd70611a0f4d1892656}\label{group__adc__api_ga5b4057750e87ecd70611a0f4d1892656}} 
\index{Adc\_api@{Adc\_api}!ADCIntStatusEx@{ADCIntStatusEx}}
\index{ADCIntStatusEx@{ADCIntStatusEx}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntStatusEx()}{ADCIntStatusEx()}}
{\footnotesize\ttfamily uint32\+\_\+t ADCInt\+Status\+Ex (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{bool}]{b\+Masked }\end{DoxyParamCaption})}

Gets interrupt status for the specified ADC module.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em b\+Masked} & specifies whether masked or raw interrupt status is returned.\\
\hline
\end{DoxyParams}
If {\itshape b\+Masked} is set as {\bfseries{true}}, then the masked interrupt status is returned; otherwise, the raw interrupt status is returned.

\begin{DoxyReturn}{Returns}
Returns the current interrupt status for the specified ADC module. The value returned is the logical OR of the {\bfseries{ADC\+\_\+\+INT\+\_\+$\ast$}} values that are currently active. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga0f763fe2999d69377cbf61fb1a0c7d1f}\label{group__adc__api_ga0f763fe2999d69377cbf61fb1a0c7d1f}} 
\index{Adc\_api@{Adc\_api}!ADCIntUnregister@{ADCIntUnregister}}
\index{ADCIntUnregister@{ADCIntUnregister}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCIntUnregister()}{ADCIntUnregister()}}
{\footnotesize\ttfamily void ADCInt\+Unregister (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Unregisters the interrupt handler for an ADC interrupt.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function unregisters the interrupt handler. This function disables the global interrupt in the interrupt controller; the sequence interrupt must be disabled via \mbox{\hyperlink{group__adc__api_ga41d1a3386f32ee18f34f04cc6f5c547d}{ADCInt\+Disable()}}.

\begin{DoxySeeAlso}{See also}
\mbox{\hyperlink{group__interrupt__api_ga0a32aafea7f4904d2a64ee18b45f96c9}{Int\+Register()}} for important information about registering interrupt handlers.
\end{DoxySeeAlso}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga09a690a1a0c4b67a2e7c7875fa0134b8}\label{group__adc__api_ga09a690a1a0c4b67a2e7c7875fa0134b8}} 
\index{Adc\_api@{Adc\_api}!ADCPhaseDelayGet@{ADCPhaseDelayGet}}
\index{ADCPhaseDelayGet@{ADCPhaseDelayGet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCPhaseDelayGet()}{ADCPhaseDelayGet()}}
{\footnotesize\ttfamily uint32\+\_\+t ADCPhase\+Delay\+Get (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base }\end{DoxyParamCaption})}

Gets the phase delay between a trigger and the start of a sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module.\\
\hline
\end{DoxyParams}
This function gets the current phase delay between the detection of an ADC trigger event and the start of the sample sequence.

\begin{DoxyReturn}{Returns}
Returns the phase delay, specified as one of {\bfseries{ADC\+\_\+\+PHASE\+\_\+0}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+22\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+45}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+67\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+90}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+112\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+135}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+157\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+180}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+202\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+225}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+247\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+270}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+292\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+315}}, or {\bfseries{ADC\+\_\+\+PHASE\+\_\+337\+\_\+5}}. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga70e282b63591b311c8a756590e71f5cc}\label{group__adc__api_ga70e282b63591b311c8a756590e71f5cc}} 
\index{Adc\_api@{Adc\_api}!ADCPhaseDelaySet@{ADCPhaseDelaySet}}
\index{ADCPhaseDelaySet@{ADCPhaseDelaySet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCPhaseDelaySet()}{ADCPhaseDelaySet()}}
{\footnotesize\ttfamily void ADCPhase\+Delay\+Set (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Phase }\end{DoxyParamCaption})}

Sets the phase delay between a trigger and the start of a sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Phase} & is the phase delay, specified as one of {\bfseries{ADC\+\_\+\+PHASE\+\_\+0}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+22\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+45}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+67\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+90}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+112\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+135}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+157\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+180}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+202\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+225}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+247\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+270}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+292\+\_\+5}}, {\bfseries{ADC\+\_\+\+PHASE\+\_\+315}}, or {\bfseries{ADC\+\_\+\+PHASE\+\_\+337\+\_\+5}}.\\
\hline
\end{DoxyParams}
This function sets the phase delay between the detection of an ADC trigger event and the start of the sample sequence. By selecting a different phase delay for a pair of ADC modules (such as {\bfseries{ADC\+\_\+\+PHASE\+\_\+0}} and {\bfseries{ADC\+\_\+\+PHASE\+\_\+180}}) and having each ADC module sample the same analog input, it is possible to increase the sampling rate of the analog input (with samples N, N+2, N+4, and so on, coming from the first ADC and samples N+1, N+3, N+5, and so on, coming from the second ADC). The ADC module has a single phase delay that is applied to all sample sequences within that module.

\begin{DoxyNote}{Note}
This capability is not available on all parts.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga440fa9e04a1f5ebb18233e317159652d}\label{group__adc__api_ga440fa9e04a1f5ebb18233e317159652d}} 
\index{Adc\_api@{Adc\_api}!ADCProcessorTrigger@{ADCProcessorTrigger}}
\index{ADCProcessorTrigger@{ADCProcessorTrigger}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCProcessorTrigger()}{ADCProcessorTrigger()}}
{\footnotesize\ttfamily void ADCProcessor\+Trigger (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Causes a processor trigger for a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number, with {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+WAIT}} or {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+SIGNAL}} optionally ORed into it.\\
\hline
\end{DoxyParams}
This function triggers a processor-\/initiated sample sequence if the sample sequence trigger is configured to {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PROCESSOR}}. If {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+WAIT}} is ORed into the sequence number, the processor-\/initiated trigger is delayed until a later processor-\/initiated trigger to a different ADC module that specifies {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+SIGNAL}}, allowing multiple ADCs to start from a processor-\/initiated trigger in a synchronous manner.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gadfa7722bfa1c34b88125b1c4dafc2005}\label{group__adc__api_gadfa7722bfa1c34b88125b1c4dafc2005}} 
\index{Adc\_api@{Adc\_api}!ADCReferenceGet@{ADCReferenceGet}}
\index{ADCReferenceGet@{ADCReferenceGet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCReferenceGet()}{ADCReferenceGet()}}
{\footnotesize\ttfamily uint32\+\_\+t ADCReference\+Get (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base }\end{DoxyParamCaption})}

Returns the current setting of the ADC reference.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module.\\
\hline
\end{DoxyParams}
Returns the value of the ADC reference setting. The returned value is one of {\bfseries{ADC\+\_\+\+REF\+\_\+\+INT}}, {\bfseries{ADC\+\_\+\+REF\+\_\+\+EXT\+\_\+3V}}, or {\bfseries{ADC\+\_\+\+REF\+\_\+\+EXT\+\_\+1V}}.

\begin{DoxyNote}{Note}
The value returned by this function is only meaningful if used on a part that is capable of using an external reference. Consult the data sheet for your part to determine if it has an external reference input.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
The current setting of the ADC reference. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga810a79075c912e3079a0eadfcffa9446}\label{group__adc__api_ga810a79075c912e3079a0eadfcffa9446}} 
\index{Adc\_api@{Adc\_api}!ADCReferenceSet@{ADCReferenceSet}}
\index{ADCReferenceSet@{ADCReferenceSet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCReferenceSet()}{ADCReferenceSet()}}
{\footnotesize\ttfamily void ADCReference\+Set (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Ref }\end{DoxyParamCaption})}

Selects the ADC reference.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Ref} & is the reference to use.\\
\hline
\end{DoxyParams}
The ADC reference is set as specified by {\itshape ui32\+Ref}. It must be one of {\bfseries{ADC\+\_\+\+REF\+\_\+\+INT}}, {\bfseries{ADC\+\_\+\+REF\+\_\+\+EXT\+\_\+3V}}, or {\bfseries{ADC\+\_\+\+REF\+\_\+\+EXT\+\_\+1V}} for internal or external reference. If {\bfseries{ADC\+\_\+\+REF\+\_\+\+INT}} is chosen, then an internal 3V reference is used and no external reference is needed. If {\bfseries{ADC\+\_\+\+REF\+\_\+\+EXT\+\_\+3V}} is chosen, then a 3V reference must be supplied to the AVREF pin. If {\bfseries{ADC\+\_\+\+REF\+\_\+\+EXT\+\_\+1V}} is chosen, then a 1V external reference must be supplied to the AVREF pin.

\begin{DoxyNote}{Note}
The ADC reference can only be selected on parts that have an external reference. Consult the data sheet for your part to determine if there is an external reference.
\end{DoxyNote}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gad8ad8b940627697b2efddbf01f771d76}\label{group__adc__api_gad8ad8b940627697b2efddbf01f771d76}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceConfigure@{ADCSequenceConfigure}}
\index{ADCSequenceConfigure@{ADCSequenceConfigure}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceConfigure()}{ADCSequenceConfigure()}}
{\footnotesize\ttfamily void ADCSequence\+Configure (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{uint32\+\_\+t}]{ui32\+Trigger,  }\item[{uint32\+\_\+t}]{ui32\+Priority }\end{DoxyParamCaption})}

Configures the trigger source and priority of a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em ui32\+Trigger} & is the trigger source that initiates the sample sequence; must be one of the {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+$\ast$}} values. \\
\hline
{\em ui32\+Priority} & is the relative priority of the sample sequence with respect to the other sample sequences.\\
\hline
\end{DoxyParams}
This function configures the initiation criteria for a sample sequence. Valid sample sequencers range from zero to three; sequencer zero captures up to eight samples, sequencers one and two capture up to four samples, and sequencer three captures a single sample. The trigger condition and priority (with respect to other sample sequencer execution) are set.

The {\itshape ui32\+Trigger} parameter can take on the following values\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PROCESSOR}} -\/ A trigger generated by the processor, via the \mbox{\hyperlink{group__adc__api_ga440fa9e04a1f5ebb18233e317159652d}{ADCProcessor\+Trigger()}} function.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+COMP0}} -\/ A trigger generated by the first analog comparator; configured with \mbox{\hyperlink{group__comp__api_ga7d606e823968bd64476ff5af4616870d}{Comparator\+Configure()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+COMP1}} -\/ A trigger generated by the second analog comparator; configured with \mbox{\hyperlink{group__comp__api_ga7d606e823968bd64476ff5af4616870d}{Comparator\+Configure()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+COMP2}} -\/ A trigger generated by the third analog comparator; configured with \mbox{\hyperlink{group__comp__api_ga7d606e823968bd64476ff5af4616870d}{Comparator\+Configure()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+EXTERNAL}} -\/ A trigger generated by an input from the Port B4 pin. Note that some microcontrollers can select from any GPIO using the \mbox{\hyperlink{group__gpio__api_ga990d3aab52cf311c90b9966cc4e0ca9b}{GPIOADCTrigger\+Enable()}} function.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+TIMER}} -\/ A trigger generated by a timer; configured with \mbox{\hyperlink{group__timer__api_gaf4ae82873e7e2940b136302d4f6404bb}{Timer\+Control\+Trigger()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM0}} -\/ A trigger generated by the first PWM generator; configured with \mbox{\hyperlink{group__pwm__api_ga31055ec13555e774fa6702e35b774518}{PWMGen\+Int\+Trig\+Enable()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM1}} -\/ A trigger generated by the second PWM generator; configured with \mbox{\hyperlink{group__pwm__api_ga31055ec13555e774fa6702e35b774518}{PWMGen\+Int\+Trig\+Enable()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM2}} -\/ A trigger generated by the third PWM generator; configured with \mbox{\hyperlink{group__pwm__api_ga31055ec13555e774fa6702e35b774518}{PWMGen\+Int\+Trig\+Enable()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM3}} -\/ A trigger generated by the fourth PWM generator; configured with \mbox{\hyperlink{group__pwm__api_ga31055ec13555e774fa6702e35b774518}{PWMGen\+Int\+Trig\+Enable()}}.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+ALWAYS}} -\/ A trigger that is always asserted, causing the sample sequence to capture repeatedly (so long as there is not a higher priority source active).
\end{DoxyItemize}

When {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM0}}, {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM1}}, {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM2}} or {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM3}} is specified, one of the following should be ORed into {\itshape ui32\+Trigger} to select the PWM module from which the triggers will be routed for this sequence\+:


\begin{DoxyItemize}
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM\+\_\+\+MOD0}} -\/ Selects PWM module 0 as the source of the PWM0 to PWM3 triggers for this sequence.
\item {\bfseries{ADC\+\_\+\+TRIGGER\+\_\+\+PWM\+\_\+\+MOD1}} -\/ Selects PWM module 1 as the source of the PWM0 to PWM3 triggers for this sequence.
\end{DoxyItemize}

Note that not all trigger sources are available on all Tiva family members; consult the data sheet for the device in question to determine the availability of triggers.

The {\itshape ui32\+Priority} parameter is a value between 0 and 3, where 0 represents the highest priority and 3 the lowest. Note that when programming the priority among a set of sample sequences, each must have unique priority; it is up to the caller to guarantee the uniqueness of the priorities.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gab6fb9d66d42093d8cf3a9ab58419fa38}\label{group__adc__api_gab6fb9d66d42093d8cf3a9ab58419fa38}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceDataGet@{ADCSequenceDataGet}}
\index{ADCSequenceDataGet@{ADCSequenceDataGet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceDataGet()}{ADCSequenceDataGet()}}
{\footnotesize\ttfamily int32\+\_\+t ADCSequence\+Data\+Get (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{uint32\+\_\+t $\ast$}]{pui32\+Buffer }\end{DoxyParamCaption})}

Gets the captured data for a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em pui32\+Buffer} & is the address where the data is stored.\\
\hline
\end{DoxyParams}
This function copies data from the specified sample sequencer output FIFO to a memory resident buffer. The number of samples available in the hardware FIFO are copied into the buffer, which is assumed to be large enough to hold that many samples. This function only returns the samples that are presently available, which may not be the entire sample sequence if it is in the process of being executed.

\begin{DoxyReturn}{Returns}
Returns the number of samples copied to the buffer. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gafe10a7ac89541fa4824b923b1a1ae770}\label{group__adc__api_gafe10a7ac89541fa4824b923b1a1ae770}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceDisable@{ADCSequenceDisable}}
\index{ADCSequenceDisable@{ADCSequenceDisable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceDisable()}{ADCSequenceDisable()}}
{\footnotesize\ttfamily void ADCSequence\+Disable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Disables a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
Prevents the specified sample sequence from being captured when its trigger is detected. A sample sequence must be disabled before it is configured.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga24631384a7a5f00bc8640170e7ed863b}\label{group__adc__api_ga24631384a7a5f00bc8640170e7ed863b}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceDMADisable@{ADCSequenceDMADisable}}
\index{ADCSequenceDMADisable@{ADCSequenceDMADisable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceDMADisable()}{ADCSequenceDMADisable()}}
{\footnotesize\ttfamily void ADCSequence\+DMADisable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Disables DMA for sample sequencers.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
Prevents the specified sample sequencer from generating DMA requests.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gaf9fefd2005b4676008669198da627873}\label{group__adc__api_gaf9fefd2005b4676008669198da627873}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceDMAEnable@{ADCSequenceDMAEnable}}
\index{ADCSequenceDMAEnable@{ADCSequenceDMAEnable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceDMAEnable()}{ADCSequenceDMAEnable()}}
{\footnotesize\ttfamily void ADCSequence\+DMAEnable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Enables DMA for sample sequencers.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
Allows DMA requests to be generated based on the FIFO level of the sample sequencer.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga3d9afeb0aeb2726e1713b936229bb412}\label{group__adc__api_ga3d9afeb0aeb2726e1713b936229bb412}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceEnable@{ADCSequenceEnable}}
\index{ADCSequenceEnable@{ADCSequenceEnable}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceEnable()}{ADCSequenceEnable()}}
{\footnotesize\ttfamily void ADCSequence\+Enable (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Enables a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
Allows the specified sample sequence to be captured when its trigger is detected. A sample sequence must be configured before it is enabled.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga6a0a728833f89630c53b9c9a193b2e12}\label{group__adc__api_ga6a0a728833f89630c53b9c9a193b2e12}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceOverflow@{ADCSequenceOverflow}}
\index{ADCSequenceOverflow@{ADCSequenceOverflow}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceOverflow()}{ADCSequenceOverflow()}}
{\footnotesize\ttfamily int32\+\_\+t ADCSequence\+Overflow (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Determines if a sample sequence overflow occurred.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function determines if a sample sequence overflow has occurred. Overflow happens if the captured samples are not read from the FIFO before the next trigger occurs.

\begin{DoxyReturn}{Returns}
Returns zero if there was not an overflow, and non-\/zero if there was. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gab350a6022880cd35f0cd497f5b247901}\label{group__adc__api_gab350a6022880cd35f0cd497f5b247901}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceOverflowClear@{ADCSequenceOverflowClear}}
\index{ADCSequenceOverflowClear@{ADCSequenceOverflowClear}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceOverflowClear()}{ADCSequenceOverflowClear()}}
{\footnotesize\ttfamily void ADCSequence\+Overflow\+Clear (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Clears the overflow condition on a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function clears an overflow condition on one of the sample sequences. The overflow condition must be cleared in order to detect a subsequent overflow condition (it otherwise causes no harm).

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga1771f99a5228971b923b336d1bdbb4cd}\label{group__adc__api_ga1771f99a5228971b923b336d1bdbb4cd}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceStepConfigure@{ADCSequenceStepConfigure}}
\index{ADCSequenceStepConfigure@{ADCSequenceStepConfigure}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceStepConfigure()}{ADCSequenceStepConfigure()}}
{\footnotesize\ttfamily void ADCSequence\+Step\+Configure (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{uint32\+\_\+t}]{ui32\+Step,  }\item[{uint32\+\_\+t}]{ui32\+Config }\end{DoxyParamCaption})}

Configure a step of the sample sequencer.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em ui32\+Step} & is the step to be configured. \\
\hline
{\em ui32\+Config} & is the configuration of this step; must be a logical OR of {\bfseries{ADC\+\_\+\+CTL\+\_\+\+TS}}, {\bfseries{ADC\+\_\+\+CTL\+\_\+\+IE}}, {\bfseries{ADC\+\_\+\+CTL\+\_\+\+END}}, {\bfseries{ADC\+\_\+\+CTL\+\_\+D}}, one of the input channel selects ({\bfseries{ADC\+\_\+\+CTL\+\_\+\+CH0}} through {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CH23}}), and one of the digital comparator selects ({\bfseries{ADC\+\_\+\+CTL\+\_\+\+CMP0}} through {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CMP7}}).\\
\hline
\end{DoxyParams}
This function configures the ADC for one step of a sample sequence. The ADC can be configured for single-\/ended or differential operation (the {\bfseries{ADC\+\_\+\+CTL\+\_\+D}} bit selects differential operation when set), the channel to be sampled can be chosen (the {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CH0}} through {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CH23}} values), and the internal temperature sensor can be selected (the {\bfseries{ADC\+\_\+\+CTL\+\_\+\+TS}} bit). Additionally, this step can be defined as the last in the sequence (the {\bfseries{ADC\+\_\+\+CTL\+\_\+\+END}} bit) and it can be configured to cause an interrupt when the step is complete (the {\bfseries{ADC\+\_\+\+CTL\+\_\+\+IE}} bit). If the digital comparators are present on the device, this step may also be configured to send the ADC sample to the selected comparator using {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CMP0}} through {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CMP7}}. The configuration is used by the ADC at the appropriate time when the trigger for this sequence occurs.

\begin{DoxyNote}{Note}
If the Digital Comparator is present and enabled using the {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CMP0}} through {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CMP7}} selects, the ADC sample is NOT written into the ADC sequence data FIFO.
\end{DoxyNote}
The {\itshape ui32\+Step} parameter determines the order in which the samples are captured by the ADC when the trigger occurs. It can range from zero to seven for the first sample sequencer, from zero to three for the second and third sample sequencer, and can only be zero for the fourth sample sequencer.

Differential mode only works with adjacent channel pairs (for example, 0 and 1). The channel select must be the number of the channel pair to sample (for example, {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CH0}} for 0 and 1, or {\bfseries{ADC\+\_\+\+CTL\+\_\+\+CH1}} for 2 and 3) or undefined results are returned by the ADC. Additionally, if differential mode is selected when the temperature sensor is being sampled, undefined results are returned by the ADC.

It is the responsibility of the caller to ensure that a valid configuration is specified; this function does not check the validity of the specified configuration.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4}\label{group__adc__api_ga3fb7cdd1111bdd1bedf58cd1f2b2f4e4}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceUnderflow@{ADCSequenceUnderflow}}
\index{ADCSequenceUnderflow@{ADCSequenceUnderflow}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceUnderflow()}{ADCSequenceUnderflow()}}
{\footnotesize\ttfamily int32\+\_\+t ADCSequence\+Underflow (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Determines if a sample sequence underflow occurred.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function determines if a sample sequence underflow has occurred. Underflow happens if too many samples are read from the FIFO.

\begin{DoxyReturn}{Returns}
Returns zero if there was not an underflow, and non-\/zero if there was. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga8a91676fd05e51b6fae497607497eb75}\label{group__adc__api_ga8a91676fd05e51b6fae497607497eb75}} 
\index{Adc\_api@{Adc\_api}!ADCSequenceUnderflowClear@{ADCSequenceUnderflowClear}}
\index{ADCSequenceUnderflowClear@{ADCSequenceUnderflowClear}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSequenceUnderflowClear()}{ADCSequenceUnderflowClear()}}
{\footnotesize\ttfamily void ADCSequence\+Underflow\+Clear (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num }\end{DoxyParamCaption})}

Clears the underflow condition on a sample sequence.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number.\\
\hline
\end{DoxyParams}
This function clears an underflow condition on one of the sample sequencers. The underflow condition must be cleared in order to detect a subsequent underflow condition (it otherwise causes no harm).

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gaca21bc3d5b266e21b7e38aa1b7323c1d}\label{group__adc__api_gaca21bc3d5b266e21b7e38aa1b7323c1d}} 
\index{Adc\_api@{Adc\_api}!ADCSoftwareOversampleConfigure@{ADCSoftwareOversampleConfigure}}
\index{ADCSoftwareOversampleConfigure@{ADCSoftwareOversampleConfigure}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSoftwareOversampleConfigure()}{ADCSoftwareOversampleConfigure()}}
{\footnotesize\ttfamily void ADCSoftware\+Oversample\+Configure (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{uint32\+\_\+t}]{ui32\+Factor }\end{DoxyParamCaption})}

Configures the software oversampling factor of the ADC.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em ui32\+Factor} & is the number of samples to be averaged.\\
\hline
\end{DoxyParams}
This function configures the software oversampling for the ADC, which can be used to provide better resolution on the sampled data. Oversampling is accomplished by averaging multiple samples from the same analog input. Three different oversampling rates are supported; 2x, 4x, and 8x.

Oversampling is only supported on the sample sequencers that are more than one sample in depth (that is, the fourth sample sequencer is not supported). Oversampling by 2x (for example) divides the depth of the sample sequencer by two; so 2x oversampling on the first sample sequencer can only provide four samples per trigger. This also means that 8x oversampling is only available on the first sample sequencer.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_ga2e26835fda7e53535d8104c683e259a4}\label{group__adc__api_ga2e26835fda7e53535d8104c683e259a4}} 
\index{Adc\_api@{Adc\_api}!ADCSoftwareOversampleDataGet@{ADCSoftwareOversampleDataGet}}
\index{ADCSoftwareOversampleDataGet@{ADCSoftwareOversampleDataGet}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSoftwareOversampleDataGet()}{ADCSoftwareOversampleDataGet()}}
{\footnotesize\ttfamily void ADCSoftware\+Oversample\+Data\+Get (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{uint32\+\_\+t $\ast$}]{pui32\+Buffer,  }\item[{uint32\+\_\+t}]{ui32\+Count }\end{DoxyParamCaption})}

Gets the captured data for a sample sequence using software oversampling.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em pui32\+Buffer} & is the address where the data is stored. \\
\hline
{\em ui32\+Count} & is the number of samples to be read.\\
\hline
\end{DoxyParams}
This function copies data from the specified sample sequence output FIFO to a memory resident buffer with software oversampling applied. The requested number of samples are copied into the data buffer; if there are not enough samples in the hardware FIFO to satisfy this many oversampled data items, then incorrect results are returned. It is the caller\textquotesingle{}s responsibility to read only the samples that are available and wait until enough data is available, for example as a result of receiving an interrupt.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__adc__api_gaa378d39edf95fa4aafdf1f280224dfdd}\label{group__adc__api_gaa378d39edf95fa4aafdf1f280224dfdd}} 
\index{Adc\_api@{Adc\_api}!ADCSoftwareOversampleStepConfigure@{ADCSoftwareOversampleStepConfigure}}
\index{ADCSoftwareOversampleStepConfigure@{ADCSoftwareOversampleStepConfigure}!Adc\_api@{Adc\_api}}
\doxysubsubsection{\texorpdfstring{ADCSoftwareOversampleStepConfigure()}{ADCSoftwareOversampleStepConfigure()}}
{\footnotesize\ttfamily void ADCSoftware\+Oversample\+Step\+Configure (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{ui32\+Base,  }\item[{uint32\+\_\+t}]{ui32\+Sequence\+Num,  }\item[{uint32\+\_\+t}]{ui32\+Step,  }\item[{uint32\+\_\+t}]{ui32\+Config }\end{DoxyParamCaption})}

Configures a step of the software oversampled sequencer.


\begin{DoxyParams}{Parameters}
{\em ui32\+Base} & is the base address of the ADC module. \\
\hline
{\em ui32\+Sequence\+Num} & is the sample sequence number. \\
\hline
{\em ui32\+Step} & is the step to be configured. \\
\hline
{\em ui32\+Config} & is the configuration of this step.\\
\hline
\end{DoxyParams}
This function configures a step of the sample sequencer when using the software oversampling feature. The number of steps available depends on the oversampling factor set by \mbox{\hyperlink{group__adc__api_gaca21bc3d5b266e21b7e38aa1b7323c1d}{ADCSoftware\+Oversample\+Configure()}}. The value of {\itshape ui32\+Config} is the same as defined for \mbox{\hyperlink{group__adc__api_ga1771f99a5228971b923b336d1bdbb4cd}{ADCSequence\+Step\+Configure()}}.

\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
