Classic Timing Analyzer report for main
Mon May 26 23:47:54 2008
Quartus II Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'
  6. Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Type                                                 ; Slack    ; Required Time                    ; Actual Time                      ; From                                          ; To                                                 ; From Clock                            ; To Clock                              ; Failed Paths ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------------------+---------------------------------------+---------------------------------------+--------------+
; Worst-case tsu                                       ; 0.160 ns ; 2.200 ns                         ; 2.040 ns                         ; rama_d[13]                                    ; sram_ctrl:sram_ctrl|mem_readdata[29]               ; --                                    ; clk                                   ; 0            ;
; Worst-case tco                                       ; 0.737 ns ; 3.000 ns                         ; 2.263 ns                         ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1    ; ramb_a[0]                                          ; clk                                   ; --                                    ; 0            ;
; Worst-case th                                        ; N/A      ; None                             ; -1.445 ns                        ; ramb_d[3]                                     ; sram_ctrl:sram_ctrl|mem_readdata[3]                ; --                                    ; clk                                   ; 0            ;
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0' ; 0.316 ns ; 58.00 MHz ( period = 17.241 ns ) ; 59.08 MHz ( period = 16.925 ns ) ; yari:yari_inst|stage_M:stM|m_address[1]       ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'  ; 0.822 ns ; 58.00 MHz ( period = 17.241 ns ) ; N/A                              ; yari:yari_inst|stage_I:stI|pending_synci_a[0] ; yari:yari_inst|stage_I:stI|pending_synci_a[0]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                         ;          ;                                  ;                                  ;                                               ;                                                    ;                                       ;                                       ; 0            ;
+------------------------------------------------------+----------+----------------------------------+----------------------------------+-----------------------------------------------+----------------------------------------------------+---------------------------------------+---------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                            ;
+----------------------------------------------------------------+--------------------+------+----------+-------------+
; Option                                                         ; Setting            ; From ; To       ; Entity Name ;
+----------------------------------------------------------------+--------------------+------+----------+-------------+
; Device Name                                                    ; EP1C12Q240C8       ;      ;          ;             ;
; Timing Models                                                  ; Final              ;      ;          ;             ;
; Default hold multicycle                                        ; Same as Multicycle ;      ;          ;             ;
; Cut paths between unrelated clock domains                      ; On                 ;      ;          ;             ;
; Cut off read during write signal paths                         ; On                 ;      ;          ;             ;
; Cut off feedback from I/O pins                                 ; On                 ;      ;          ;             ;
; Report Combined Fast/Slow Timing                               ; Off                ;      ;          ;             ;
; tsu Requirement                                                ; 5 ns               ;      ;          ;             ;
; tco Requirement                                                ; 10 ns              ;      ;          ;             ;
; Ignore Clock Settings                                          ; On                 ;      ;          ;             ;
; Analyze latches as synchronous elements                        ; On                 ;      ;          ;             ;
; Enable Recovery/Removal analysis                               ; Off                ;      ;          ;             ;
; Enable Clock Latency                                           ; On                 ;      ;          ;             ;
; Use TimeQuest Timing Analyzer                                  ; Off                ;      ;          ;             ;
; Number of source nodes to report per destination node          ; 10                 ;      ;          ;             ;
; Number of destination nodes to report                          ; 10                 ;      ;          ;             ;
; Number of paths to report                                      ; 200                ;      ;          ;             ;
; Report Minimum Timing Checks                                   ; Off                ;      ;          ;             ;
; Use Fast Timing Models                                         ; Off                ;      ;          ;             ;
; Report IO Paths Separately                                     ; Off                ;      ;          ;             ;
; Perform Multicorner Analysis                                   ; Off                ;      ;          ;             ;
; Reports the worst-case path for each clock domain and analysis ; Off                ;      ;          ;             ;
; tsu Requirement                                                ; 2.2 ns             ;      ; ram*_d   ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_a   ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_d   ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_n*b ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_ncs ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_noe ;             ;
; tco Requirement                                                ; 3 ns               ;      ; ram*_nwe ;             ;
+----------------------------------------------------------------+--------------------+------+----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                     ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name                       ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; pll:pll|altpll:altpll_component|_clk0 ;                    ; PLL output ; 58.0 MHz         ; -2.054 ns     ; -2.054 ns    ; clk      ; 29                    ; 10                  ; AUTO   ;              ;
; clk                                   ;                    ; User Pin   ; 20.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+---------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                            ; To                                                                                                                                              ; From Clock                            ; To Clock                              ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+
; 0.316 ns                                ; 59.08 MHz ( period = 16.925 ns )                    ; yari:yari_inst|stage_M:stM|m_address[1]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.623 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.415 ns                                ; 59.43 MHz ( period = 16.826 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.232 ns               ;
; 0.434 ns                                ; 59.50 MHz ( period = 16.807 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.505 ns               ;
; 0.488 ns                                ; 59.69 MHz ( period = 16.753 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[3]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.492 ns               ;
; 0.559 ns                                ; 59.94 MHz ( period = 16.682 ns )                    ; yari:yari_inst|stage_M:stM|m_load~_Duplicate_16                                                                                                 ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.380 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[17]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[18]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[19]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[16]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[23]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[24]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[25]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[20]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[21]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.566 ns                                ; 59.97 MHz ( period = 16.675 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_3uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[22]                                                                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 16.081 ns               ;
; 0.567 ns                                ; 59.97 MHz ( period = 16.674 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.980 ns               ;
; 0.567 ns                                ; 59.97 MHz ( period = 16.674 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.980 ns               ;
; 0.567 ns                                ; 59.97 MHz ( period = 16.674 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.980 ns               ;
; 0.567 ns                                ; 59.97 MHz ( period = 16.674 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.980 ns               ;
; 0.567 ns                                ; 59.97 MHz ( period = 16.674 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.980 ns               ;
; 0.587 ns                                ; 60.05 MHz ( period = 16.654 ns )                    ; yari:yari_inst|stage_M:stM|m_wbr[0]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.393 ns               ;
; 0.591 ns                                ; 60.06 MHz ( period = 16.650 ns )                    ; yari:yari_inst|stage_M:stM|m_load~_Duplicate_16                                                                                                 ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.348 ns               ;
; 0.599 ns                                ; 60.09 MHz ( period = 16.642 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.948 ns               ;
; 0.599 ns                                ; 60.09 MHz ( period = 16.642 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.948 ns               ;
; 0.599 ns                                ; 60.09 MHz ( period = 16.642 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.948 ns               ;
; 0.599 ns                                ; 60.09 MHz ( period = 16.642 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.948 ns               ;
; 0.599 ns                                ; 60.09 MHz ( period = 16.642 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.948 ns               ;
; 0.612 ns                                ; 60.14 MHz ( period = 16.629 ns )                    ; yari:yari_inst|stage_M:stM|m_address[1]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1258                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.327 ns               ;
; 0.620 ns                                ; 60.16 MHz ( period = 16.621 ns )                    ; yari:yari_inst|stage_D:stD|d_rt[1]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.360 ns               ;
; 0.631 ns                                ; 60.20 MHz ( period = 16.610 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.317 ns               ;
; 0.642 ns                                ; 60.24 MHz ( period = 16.599 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.905 ns               ;
; 0.642 ns                                ; 60.24 MHz ( period = 16.599 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.905 ns               ;
; 0.642 ns                                ; 60.24 MHz ( period = 16.599 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.905 ns               ;
; 0.642 ns                                ; 60.24 MHz ( period = 16.599 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.905 ns               ;
; 0.642 ns                                ; 60.24 MHz ( period = 16.599 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_A_rtl_0|altsyncram_fhi1:auto_generated|ram_block1a31~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.905 ns               ;
; 0.643 ns                                ; 60.25 MHz ( period = 16.598 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.305 ns               ;
; 0.649 ns                                ; 60.27 MHz ( period = 16.592 ns )                    ; yari:yari_inst|stage_M:stM|m_restart                                                                                                            ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.331 ns               ;
; 0.659 ns                                ; 60.31 MHz ( period = 16.582 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.321 ns               ;
; 0.665 ns                                ; 60.33 MHz ( period = 16.576 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg6 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.283 ns               ;
; 0.671 ns                                ; 60.35 MHz ( period = 16.570 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.309 ns               ;
; 0.673 ns                                ; 60.36 MHz ( period = 16.568 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_81p1:auto_generated|ram_block1a16~portb_address_reg6 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.275 ns               ;
; 0.673 ns                                ; 60.36 MHz ( period = 16.568 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg3 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.275 ns               ;
; 0.677 ns                                ; 60.37 MHz ( period = 16.564 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg6 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.271 ns               ;
; 0.679 ns                                ; 60.38 MHz ( period = 16.562 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.301 ns               ;
; 0.681 ns                                ; 60.39 MHz ( period = 16.560 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg4 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.267 ns               ;
; 0.685 ns                                ; 60.40 MHz ( period = 16.556 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_81p1:auto_generated|ram_block1a16~portb_address_reg6 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.263 ns               ;
; 0.685 ns                                ; 60.40 MHz ( period = 16.556 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg3 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.263 ns               ;
; 0.687 ns                                ; 60.41 MHz ( period = 16.554 ns )                    ; yari:yari_inst|stage_M:stM|m_address[1]                                                                                                         ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.252 ns               ;
; 0.691 ns                                ; 60.42 MHz ( period = 16.550 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.289 ns               ;
; 0.693 ns                                ; 60.43 MHz ( period = 16.548 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg4 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.255 ns               ;
; 0.699 ns                                ; 60.45 MHz ( period = 16.542 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_81p1:auto_generated|ram_block1a16~portb_address_reg3 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.249 ns               ;
; 0.711 ns                                ; 60.50 MHz ( period = 16.530 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.228 ns               ;
; 0.711 ns                                ; 60.50 MHz ( period = 16.530 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag2_ram|altsyncram:altsyncram_component|altsyncram_81p1:auto_generated|ram_block1a16~portb_address_reg3 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.237 ns               ;
; 0.753 ns                                ; 60.65 MHz ( period = 16.488 ns )                    ; yari:yari_inst|stage_M:stM|m_wbr[0]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[19]~1560_RTM180_RTM1319                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.227 ns               ;
; 0.757 ns                                ; 60.66 MHz ( period = 16.484 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.790 ns               ;
; 0.757 ns                                ; 60.66 MHz ( period = 16.484 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.790 ns               ;
; 0.757 ns                                ; 60.66 MHz ( period = 16.484 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.790 ns               ;
; 0.757 ns                                ; 60.66 MHz ( period = 16.484 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.790 ns               ;
; 0.757 ns                                ; 60.66 MHz ( period = 16.484 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.790 ns               ;
; 0.757 ns                                ; 60.66 MHz ( period = 16.484 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[4]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg2 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.191 ns               ;
; 0.761 ns                                ; 60.68 MHz ( period = 16.480 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[1]                                                                                                              ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg5 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.187 ns               ;
; 0.766 ns                                ; 60.70 MHz ( period = 16.475 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg4                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.781 ns               ;
; 0.766 ns                                ; 60.70 MHz ( period = 16.475 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg3                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.781 ns               ;
; 0.766 ns                                ; 60.70 MHz ( period = 16.475 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg2                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.781 ns               ;
; 0.766 ns                                ; 60.70 MHz ( period = 16.475 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg1                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.781 ns               ;
; 0.766 ns                                ; 60.70 MHz ( period = 16.475 ns )                    ; yari:yari_inst|stage_D:stD|altsyncram:regs_B_rtl_1|altsyncram_fhi1:auto_generated|ram_block1a28~portb_address_reg0                              ; yari:yari_inst|stage_X:stX|x_res[10]~1555_RTM164_RTM1255                                                                                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.547 ns                 ; 15.781 ns               ;
; 0.772 ns                                ; 60.72 MHz ( period = 16.469 ns )                    ; yari:yari_inst|stage_M:stM|m_load                                                                                                               ; yari:yari_inst|stage_X:stX|x_res[9]~1551_RTM167_RTM1257                                                                                         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.939 ns                 ; 16.167 ns               ;
; 0.773 ns                                ; 60.72 MHz ( period = 16.468 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[0]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg5 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.175 ns               ;
; 0.784 ns                                ; 60.76 MHz ( period = 16.457 ns )                    ; yari:yari_inst|stage_D:stD|d_rs[3]                                                                                                              ; yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1258                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.196 ns               ;
; 0.785 ns                                ; 60.77 MHz ( period = 16.456 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[4]                                                                                                             ; yari:yari_inst|stage_X:stX|x_res[4]_RTM141_RTM1234                                                                                              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.980 ns                 ; 16.195 ns               ;
; 0.791 ns                                ; 60.79 MHz ( period = 16.450 ns )                    ; yari:yari_inst|stage_X:stX|x_wbr[4]                                                                                                             ; yari:yari_inst|stage_M:stM|simpledpram:tag1_ram|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated|ram_block1a16~portb_address_reg6 ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.948 ns                 ; 16.157 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[4]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[2]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[3]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[1]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg6 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg5 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg4 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg3 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg2 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg1 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; 0.794 ns                                ; 60.80 MHz ( period = 16.447 ns )                    ; yari:yari_inst|stage_I:stI|simpledpram:tag3_ram|altsyncram:altsyncram_component|altsyncram_5uo1:auto_generated|ram_block1a16~portb_address_reg0 ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[5]                                                                                            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 17.241 ns                   ; 16.647 ns                 ; 15.853 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                 ;                                                                                                                                                 ;                                       ;                                       ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pll:pll|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                      ; To                                                        ; From Clock                            ; To Clock                              ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[0]             ; yari:yari_inst|stage_I:stI|pending_synci_a[0]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[1]             ; yari:yari_inst|stage_I:stI|pending_synci_a[1]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[3]             ; yari:yari_inst|stage_I:stI|pending_synci_a[3]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[2]             ; yari:yari_inst|stage_I:stI|pending_synci_a[2]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[30]            ; yari:yari_inst|stage_I:stI|pending_synci_a[30]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[14]            ; yari:yari_inst|stage_I:stI|pending_synci_a[14]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[20]            ; yari:yari_inst|stage_I:stI|pending_synci_a[20]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[31]            ; yari:yari_inst|stage_I:stI|pending_synci_a[31]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[24]            ; yari:yari_inst|stage_I:stI|pending_synci_a[24]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[23]            ; yari:yari_inst|stage_I:stI|pending_synci_a[23]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[12]            ; yari:yari_inst|stage_I:stI|pending_synci_a[12]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[18]            ; yari:yari_inst|stage_I:stI|pending_synci_a[18]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[28]            ; yari:yari_inst|stage_I:stI|pending_synci_a[28]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[26]            ; yari:yari_inst|stage_I:stI|pending_synci_a[26]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[16]            ; yari:yari_inst|stage_I:stI|pending_synci_a[16]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[11]            ; yari:yari_inst|stage_I:stI|pending_synci_a[11]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[22]            ; yari:yari_inst|stage_I:stI|pending_synci_a[22]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[19]            ; yari:yari_inst|stage_I:stI|pending_synci_a[19]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[13]            ; yari:yari_inst|stage_I:stI|pending_synci_a[13]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[15]            ; yari:yari_inst|stage_I:stI|pending_synci_a[15]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[29]            ; yari:yari_inst|stage_I:stI|pending_synci_a[29]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[17]            ; yari:yari_inst|stage_I:stI|pending_synci_a[17]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[21]            ; yari:yari_inst|stage_I:stI|pending_synci_a[21]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[27]            ; yari:yari_inst|stage_I:stI|pending_synci_a[27]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.822 ns                                ; yari:yari_inst|stage_I:stI|pending_synci_a[25]            ; yari:yari_inst|stage_I:stI|pending_synci_a[25]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.613 ns                 ;
; 0.860 ns                                ; yari:yari_inst|stage_D:stD|d_pc[31]                       ; yari:yari_inst|stage_X:stX|x_pc[31]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.651 ns                 ;
; 0.861 ns                                ; yari:yari_inst|stage_I:stI|lfsr[8]                        ; yari:yari_inst|stage_I:stI|lfsr[9]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; yari:yari_inst|stage_I:stI|lfsr[13]                       ; yari:yari_inst|stage_I:stI|lfsr[14]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; yari:yari_inst|stage_I:stI|lfsr[3]                        ; yari:yari_inst|stage_I:stI|lfsr[4]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; yari:yari_inst|stage_I:stI|lfsr[22]                       ; yari:yari_inst|stage_I:stI|lfsr[23]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; yari:yari_inst|stage_I:stI|lfsr[25]                       ; yari:yari_inst|stage_I:stI|lfsr[26]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.863 ns                                ; yari:yari_inst|stage_I:stI|lfsr[9]                        ; yari:yari_inst|stage_I:stI|lfsr[10]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.864 ns                                ; yari:yari_inst|stage_I:stI|lfsr[28]                       ; yari:yari_inst|stage_I:stI|lfsr[29]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.655 ns                 ;
; 0.866 ns                                ; yari:yari_inst|initialized[5]                             ; yari:yari_inst|initialized[6]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.867 ns                                ; yari:yari_inst|stage_I:stI|lfsr[4]                        ; yari:yari_inst|stage_I:stI|lfsr[5]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; yari:yari_inst|stage_I:stI|lfsr[24]                       ; yari:yari_inst|stage_I:stI|lfsr[25]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; yari:yari_inst|initialized[1]                             ; yari:yari_inst|initialized[2]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; yari:yari_inst|stage_D:stD|d_pc[2]                        ; yari:yari_inst|stage_X:stX|x_pc[2]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.868 ns                                ; yari:yari_inst|initialized[2]                             ; yari:yari_inst|initialized[3]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; yari:yari_inst|initialized[3]                             ; yari:yari_inst|initialized[4]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.868 ns                                ; yari:yari_inst|stage_D:stD|d_pc[28]                       ; yari:yari_inst|stage_X:stX|x_pc[28]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.869 ns                                ; yari:yari_inst|stage_I:stI|lfsr[6]                        ; yari:yari_inst|stage_I:stI|lfsr[7]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; yari:yari_inst|stage_D:stD|d_pc[11]                       ; yari:yari_inst|stage_X:stX|x_pc[11]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; yari:yari_inst|stage_D:stD|d_pc[16]                       ; yari:yari_inst|stage_X:stX|x_pc[16]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.869 ns                                ; yari:yari_inst|stage_D:stD|d_pc[25]                       ; yari:yari_inst|stage_X:stX|x_pc[25]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 0.871 ns                                ; yari:yari_inst|stage_I:stI|lfsr[12]                       ; yari:yari_inst|stage_I:stI|lfsr[13]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; rs232in:rs232in_inst|shift_in[3]                          ; rs232in:rs232in_inst|received_data[2]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; yari:yari_inst|stage_I:stI|lfsr[18]                       ; yari:yari_inst|stage_I:stI|lfsr[19]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; yari:yari_inst|stage_I:stI|lfsr[31]                       ; yari:yari_inst|stage_I:stI|lfsr[32]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; yari:yari_inst|stage_D:stD|d_pc[24]                       ; yari:yari_inst|stage_X:stX|x_pc[24]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.871 ns                                ; yari:yari_inst|stage_X:stX|div_hi[6]                      ; yari:yari_inst|stage_X:stX|div_hi[6]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.662 ns                 ;
; 0.872 ns                                ; yari:yari_inst|stage_I:stI|lfsr[20]                       ; yari:yari_inst|stage_I:stI|lfsr[21]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; yari:yari_inst|stage_I:stI|lfsr[17]                       ; yari:yari_inst|stage_I:stI|lfsr[18]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.872 ns                                ; yari:yari_inst|stage_D:stD|d_pc[17]                       ; yari:yari_inst|stage_D:stD|d_restart_pc[17]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.663 ns                 ;
; 0.873 ns                                ; yari:yari_inst|stage_I:stI|lfsr[21]                       ; yari:yari_inst|stage_I:stI|lfsr[22]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; rs232in:rs232in_inst|shift_in[5]                          ; rs232in:rs232in_inst|received_data[4]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; rs232in:rs232in_inst|shift_in[5]                          ; rs232in:rs232in_inst|shift_in[4]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; rs232in:rs232in_inst|shift_in[1]                          ; rs232in:rs232in_inst|received_data[0]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.873 ns                                ; yari:yari_inst|stage_X:stX|div_hi[29]                     ; yari:yari_inst|stage_X:stX|div_hi[29]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.664 ns                 ;
; 0.874 ns                                ; yari:yari_inst|stage_X:stX|div_hi[20]                     ; yari:yari_inst|stage_X:stX|div_hi[20]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.665 ns                 ;
; 0.875 ns                                ; rs232in:rs232in_inst|shift_in[3]                          ; rs232in:rs232in_inst|shift_in[2]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.875 ns                                ; yari:yari_inst|stage_X:stX|div_hi[30]                     ; yari:yari_inst|stage_X:stX|div_hi[30]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.666 ns                 ;
; 0.877 ns                                ; yari:yari_inst|stage_X:stX|div_hi[5]                      ; yari:yari_inst|stage_X:stX|div_hi[5]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.668 ns                 ;
; 0.878 ns                                ; yari:yari_inst|stage_X:stX|div_hi[26]                     ; yari:yari_inst|stage_X:stX|div_hi[26]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.669 ns                 ;
; 0.879 ns                                ; yari:yari_inst|stage_X:stX|div_hi[9]                      ; yari:yari_inst|stage_X:stX|div_hi[9]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.670 ns                 ;
; 0.880 ns                                ; yari:yari_inst|stage_X:stX|div_hi[22]                     ; yari:yari_inst|stage_X:stX|div_hi[22]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.671 ns                 ;
; 0.880 ns                                ; yari:yari_inst|stage_I:stI|i2_pc[26]                      ; yari:yari_inst|stage_D:stD|d_pc[26]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.671 ns                 ;
; 0.881 ns                                ; yari:yari_inst|stage_M:stM|lfsr[1]                        ; yari:yari_inst|stage_M:stM|fill_set[1]                    ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.672 ns                 ;
; 0.881 ns                                ; yari:yari_inst|stage_X:stX|div_hi[15]                     ; yari:yari_inst|stage_X:stX|div_hi[15]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.672 ns                 ;
; 0.883 ns                                ; yari:yari_inst|stage_X:stX|div_hi[25]                     ; yari:yari_inst|stage_X:stX|div_hi[25]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.674 ns                 ;
; 0.883 ns                                ; yari:yari_inst|stage_X:stX|div_hi[28]                     ; yari:yari_inst|stage_X:stX|div_hi[28]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.674 ns                 ;
; 0.884 ns                                ; yari:yari_inst|stage_D:stD|d_pc[10]                       ; yari:yari_inst|stage_X:stX|x_restart_pc[10]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.675 ns                 ;
; 0.885 ns                                ; yari:yari_inst|stage_X:stX|div_hi[7]                      ; yari:yari_inst|stage_X:stX|div_hi[7]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.676 ns                 ;
; 0.888 ns                                ; yari:yari_inst|stage_X:stX|div_hi[11]                     ; yari:yari_inst|stage_X:stX|div_hi[11]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.679 ns                 ;
; 0.888 ns                                ; yari:yari_inst|stage_X:stX|div_hi[27]                     ; yari:yari_inst|stage_X:stX|div_hi[27]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.679 ns                 ;
; 0.888 ns                                ; yari:yari_inst|stage_X:stX|div_hi[21]                     ; yari:yari_inst|stage_X:stX|div_hi[21]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.679 ns                 ;
; 0.889 ns                                ; yari:yari_inst|stage_X:stX|div_hi[13]                     ; yari:yari_inst|stage_X:stX|div_hi[13]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.680 ns                 ;
; 0.889 ns                                ; yari:yari_inst|stage_X:stX|div_hi[24]                     ; yari:yari_inst|stage_X:stX|div_hi[24]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.680 ns                 ;
; 0.890 ns                                ; rs232out:rs232out_inst|count[4]                           ; rs232out:rs232out_inst|count[4]                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.681 ns                 ;
; 0.891 ns                                ; yari:yari_inst|stage_X:stX|div_hi[0]                      ; yari:yari_inst|stage_X:stX|div_hi[0]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.682 ns                 ;
; 0.894 ns                                ; rs232in:rs232in_inst|count[3]                             ; rs232in:rs232in_inst|count[3]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.685 ns                 ;
; 0.900 ns                                ; sram_ctrl:sram_ctrl|state.S_WRITE1                        ; sram_ctrl:sram_ctrl|state.S_WRITE2                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.691 ns                 ;
; 1.031 ns                                ; yari:yari_inst|stage_I:stI|lfsr[10]                       ; yari:yari_inst|stage_I:stI|lfsr[11]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; yari:yari_inst|stage_I:stI|lfsr[26]                       ; yari:yari_inst|stage_I:stI|lfsr[27]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; rs232out:rs232out_inst|ttyclk[0]                          ; rs232out:rs232out_inst|ttyclk[0]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[0]      ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[0]      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.032 ns                                ; yari:yari_inst|stage_D:stD|d_pc[0]                        ; yari:yari_inst|stage_X:stX|x_pc[0]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; yari:yari_inst|stage_D:stD|d_pc[1]                        ; yari:yari_inst|stage_X:stX|x_pc[1]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[13]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[13]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.033 ns                                ; yari:yari_inst|stage_I:stI|lfsr[5]                        ; yari:yari_inst|stage_I:stI|lfsr[6]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; yari:yari_inst|stage_I:stI|lfsr[27]                       ; yari:yari_inst|stage_I:stI|lfsr[28]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; yari:yari_inst|initialized[4]                             ; yari:yari_inst|initialized[5]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; yari:yari_inst|stage_X:stX|div_hi[8]                      ; yari:yari_inst|stage_X:stX|div_hi[9]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.035 ns                                ; rs232in:rs232in_inst|shift_in[2]                          ; rs232in:rs232in_inst|shift_in[1]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.826 ns                 ;
; 1.036 ns                                ; yari:yari_inst|stage_I:stI|lfsr[16]                       ; yari:yari_inst|stage_I:stI|lfsr[17]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; rs232out:rs232out_inst|shift_out[6]                       ; rs232out:rs232out_inst|shift_out[5]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; yari:yari_inst|stage_D:stD|d_pc[27]                       ; yari:yari_inst|stage_X:stX|x_pc[27]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.037 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[16]            ; yari:yari_inst|stage_X:stX|perf_div_hazard[16]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.828 ns                 ;
; 1.038 ns                                ; yari:yari_inst|stage_I:stI|lfsr[15]                       ; yari:yari_inst|stage_I:stI|lfsr[16]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; rs232in:rs232in_inst|shift_in[6]                          ; rs232in:rs232in_inst|shift_in[5]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; yari:yari_inst|stage_X:stX|mult_b[31]_RTM16               ; yari:yari_inst|stage_X:stX|mult_b[31]_RTM16               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.038 ns                                ; yari:yari_inst|stage_I:stI|lfsr[32]                       ; yari:yari_inst|stage_M:stM|lfsr[0]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.039 ns                                ; yari:yari_inst|stage_D:stD|d_pc[8]                        ; yari:yari_inst|stage_X:stX|x_pc[8]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[18]            ; yari:yari_inst|stage_X:stX|perf_div_hazard[18]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.039 ns                                ; yari:yari_inst|stage_M:stM|uncached_data[16]              ; yari:yari_inst|stage_M:stM|m_res_alu[16]                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.040 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[0]                ; yari:yari_inst|stage_M:stM|m_restart_pc[0]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; yari:yari_inst|stage_I:stI|lfsr[30]                       ; yari:yari_inst|stage_I:stI|lfsr[31]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.040 ns                                ; yari:yari_inst|stage_M:stM|uncached_load_pending          ; yari:yari_inst|stage_M:stM|uncached_load_pending          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.831 ns                 ;
; 1.041 ns                                ; yari:yari_inst|stage_I:stI|lfsr[14]                       ; yari:yari_inst|stage_I:stI|lfsr[15]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; rs232out:rs232out_inst|shift_out[8]                       ; rs232out:rs232out_inst|shift_out[7]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[22]               ; yari:yari_inst|stage_M:stM|m_restart_pc[22]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; yari:yari_inst|stage_X:stX|divisor[29]_RTM113             ; yari:yari_inst|stage_X:stX|divisor[29]_RTM113             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; yari:yari_inst|stage_D:stD|d_pc[22]                       ; yari:yari_inst|stage_X:stX|x_pc[22]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; yari:yari_inst|stage_D:stD|d_pc[3]                        ; yari:yari_inst|stage_X:stX|x_pc[3]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; rs232:rs232_inst|rd_data[10]                              ; yari:yari_inst|stage_M:stM|uncached_data[10]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; rs232:rs232_inst|rd_data[27]                              ; yari:yari_inst|stage_M:stM|uncached_data[27]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.042 ns                                ; rs232in:rs232in_inst|shift_in[7]                          ; rs232in:rs232in_inst|shift_in[6]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.833 ns                 ;
; 1.043 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[3]                ; yari:yari_inst|stage_M:stM|m_restart_pc[3]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[5]                ; yari:yari_inst|stage_M:stM|m_restart_pc[5]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; yari:yari_inst|stage_X:stX|div_hi[10]                     ; yari:yari_inst|stage_X:stX|div_hi[11]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.044 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[6]              ; yari:yari_inst|stage_I:stI|tag_write_data[6]              ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[8]                ; yari:yari_inst|stage_M:stM|m_restart_pc[8]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_D:stD|d_pc[9]                        ; yari:yari_inst|stage_X:stX|x_pc[9]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; rs232:rs232_inst|tsc[31]                                  ; rs232:rs232_inst|tsc[31]                                  ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_M:stM|perf_sb_full[31]               ; yari:yari_inst|stage_M:stM|perf_sb_full[31]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_M:stM|perf_dcache_misses[31]         ; yari:yari_inst|stage_M:stM|perf_dcache_misses[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[31]     ; yari:yari_inst|stage_D:stD|perf_delay_slot_bubble[31]     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_I:stI|perf_icache_misses[31]         ; yari:yari_inst|stage_I:stI|perf_icache_misses[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_M:stM|perf_io_load_busy[31]          ; yari:yari_inst|stage_M:stM|perf_io_load_busy[31]          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[15]             ; yari:yari_inst|stage_I:stI|tag_write_data[15]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.045 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[18]             ; yari:yari_inst|stage_I:stI|tag_write_data[18]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.046 ns                                ; rs232out:rs232out_inst|shift_out[7]                       ; rs232out:rs232out_inst|shift_out[6]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; yari:yari_inst|stage_D:stD|d_pc[20]                       ; yari:yari_inst|stage_X:stX|x_pc[20]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; yari:yari_inst|stage_D:stD|d_pc[7]                        ; yari:yari_inst|stage_X:stX|x_pc[7]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.048 ns                                ; yari:yari_inst|stage_D:stD|d_pc[23]                       ; yari:yari_inst|stage_X:stX|x_pc[23]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.049 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[8]            ; yari:yari_inst|stage_X:stX|perf_mult_hazard[8]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.049 ns                                ; rs232out:rs232out_inst|count[0]                           ; rs232out:rs232out_inst|count[0]                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.049 ns                                ; yari:yari_inst|stage_X:stX|perf_branch_hazard[31]         ; yari:yari_inst|stage_X:stX|perf_branch_hazard[31]         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.051 ns                                ; yari:yari_inst|stage_M:stM|peripherals_req[40]            ; yari:yari_inst|stage_M:stM|peripherals_req[40]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.842 ns                 ;
; 1.053 ns                                ; yari:yari_inst|stage_X:stX|mult_a[46]                     ; yari:yari_inst|stage_X:stX|mult_a[47]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.053 ns                                ; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[31] ; yari:yari_inst|stage_M:stM|perf_load_hit_store_hazard[31] ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.054 ns                                ; yari:yari_inst|stage_I:stI|i2_pc[20]                      ; yari:yari_inst|stage_D:stD|d_pc[20]                       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.845 ns                 ;
; 1.054 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[17]             ; yari:yari_inst|stage_I:stI|tag_write_data[17]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.845 ns                 ;
; 1.055 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[14]               ; yari:yari_inst|stage_M:stM|m_restart_pc[14]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.846 ns                 ;
; 1.055 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[3]             ; yari:yari_inst|stage_X:stX|perf_div_hazard[3]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.846 ns                 ;
; 1.056 ns                                ; yari:yari_inst|stage_M:stM|m_restart_pc[4]                ; yari:yari_inst|stage_M:stM|m_restart_pc[4]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; yari:yari_inst|stage_X:stX|mult_a[34]                     ; yari:yari_inst|stage_X:stX|mult_a[34]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[5]             ; yari:yari_inst|stage_X:stX|perf_div_hazard[5]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; yari:yari_inst|stage_X:stX|perf_load_use_hazard[31]       ; yari:yari_inst|stage_X:stX|perf_load_use_hazard[31]       ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; yari:yari_inst|stage_I:stI|tag_write_data[16]             ; yari:yari_inst|stage_I:stI|tag_write_data[16]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.057 ns                                ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_2                ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_2                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.848 ns                 ;
; 1.058 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[4]             ; yari:yari_inst|stage_X:stX|perf_div_hazard[4]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.849 ns                 ;
; 1.059 ns                                ; yari:yari_inst|stage_X:stX|mult_a[37]                     ; yari:yari_inst|stage_X:stX|mult_a[38]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.850 ns                 ;
; 1.059 ns                                ; yari:yari_inst|stage_X:stX|mult_a[55]                     ; yari:yari_inst|stage_X:stX|mult_a[55]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.850 ns                 ;
; 1.059 ns                                ; yari:yari_inst|stage_X:stX|mult_a[60]                     ; yari:yari_inst|stage_X:stX|mult_a[60]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.850 ns                 ;
; 1.059 ns                                ; yari:yari_inst|stage_M:stM|peripherals_req[39]            ; yari:yari_inst|stage_M:stM|peripherals_req[39]            ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.850 ns                 ;
; 1.061 ns                                ; yari:yari_inst|stage_X:stX|mult_a[52]                     ; yari:yari_inst|stage_X:stX|mult_a[52]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.061 ns                                ; yari:yari_inst|stage_I:stI|fill_wi[0]                     ; yari:yari_inst|stage_I:stI|fill_wi[1]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.061 ns                                ; sram_ctrl:sram_ctrl|pendingid[0]                          ; sram_ctrl:sram_ctrl|pendingid[0]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.061 ns                                ; rst_counter[26]                                           ; rst_counter[26]                                           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.852 ns                 ;
; 1.063 ns                                ; rst_counter[26]                                           ; yari:yari_inst|initialized[0]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.854 ns                 ;
; 1.063 ns                                ; yari:yari_inst|stage_M:stM|fill_cache                     ; yari:yari_inst|stage_M:stM|fill_cache                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.854 ns                 ;
; 1.065 ns                                ; yari:yari_inst|stage_X:stX|mult_a[55]                     ; yari:yari_inst|stage_X:stX|mult_a[56]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.856 ns                 ;
; 1.066 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[17]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[17]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.857 ns                 ;
; 1.066 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[19]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[19]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.857 ns                 ;
; 1.066 ns                                ; sram_ctrl:sram_ctrl|pendingid[0]                          ; sram_ctrl:sram_ctrl|mem_readdataid[1]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.857 ns                 ;
; 1.067 ns                                ; sram_ctrl:sram_ctrl|pendingid[0]                          ; sram_ctrl:sram_ctrl|mem_readdataid[0]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.858 ns                 ;
; 1.067 ns                                ; yari:yari_inst|stage_M:stM|fill_cache                     ; yari:yari_inst|stage_M:stM|dmem_read                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.858 ns                 ;
; 1.069 ns                                ; yari:yari_inst|stage_X:stX|perf_mult_hazard[16]           ; yari:yari_inst|stage_X:stX|perf_mult_hazard[16]           ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.860 ns                 ;
; 1.070 ns                                ; yari:yari_inst|stage_M:stM|outstanding_cache_miss         ; yari:yari_inst|stage_M:stM|outstanding_cache_miss         ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.861 ns                 ;
; 1.071 ns                                ; sram_ctrl:sram_ctrl|state.S_WRITE2                        ; sram_ctrl:sram_ctrl|state.S_IDLE                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.862 ns                 ;
; 1.082 ns                                ; yari:yari_inst|initialized[0]                             ; yari:yari_inst|initialized[1]                             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.873 ns                 ;
; 1.085 ns                                ; sram_ctrl:sram_ctrl|cnt[0]                                ; sram_ctrl:sram_ctrl|cnt[0]                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.876 ns                 ;
; 1.085 ns                                ; sram_ctrl:sram_ctrl|cnt[0]                                ; sram_ctrl:sram_ctrl|cnt[2]                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.876 ns                 ;
; 1.086 ns                                ; yari:yari_inst|stage_X:stX|div_hi[31]                     ; yari:yari_inst|stage_X:stX|div_hi[31]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.877 ns                 ;
; 1.086 ns                                ; sram_ctrl:sram_ctrl|cnt[0]                                ; sram_ctrl:sram_ctrl|cnt[1]                                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.877 ns                 ;
; 1.087 ns                                ; rs232in:rs232in_inst|shift_in[6]                          ; rs232in:rs232in_inst|received_data[5]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.878 ns                 ;
; 1.090 ns                                ; yari:yari_inst|stage_I:stI|i2_pc[3]                       ; yari:yari_inst|stage_D:stD|d_pc[3]                        ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.881 ns                 ;
; 1.093 ns                                ; yari:yari_inst|stage_D:stD|d_pc[6]                        ; yari:yari_inst|stage_X:stX|x_restart_pc[6]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.884 ns                 ;
; 1.103 ns                                ; yari:yari_inst|stage_X:stX|perf_div_hazard[7]             ; yari:yari_inst|stage_X:stX|perf_div_hazard[7]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.894 ns                 ;
; 1.103 ns                                ; yari:yari_inst|stage_X:stX|div_hi[16]                     ; yari:yari_inst|stage_X:stX|div_hi[16]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.894 ns                 ;
; 1.104 ns                                ; yari:yari_inst|stage_X:stX|div_hi[8]                      ; yari:yari_inst|stage_X:stX|div_hi[8]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.895 ns                 ;
; 1.105 ns                                ; rs232in:rs232in_inst|shift_in[4]                          ; rs232in:rs232in_inst|received_data[3]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.896 ns                 ;
; 1.107 ns                                ; yari:yari_inst|stage_X:stX|div_hi[10]                     ; yari:yari_inst|stage_X:stX|div_hi[10]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.898 ns                 ;
; 1.108 ns                                ; rs232in:rs232in_inst|shift_in[4]                          ; rs232in:rs232in_inst|shift_in[3]                          ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.899 ns                 ;
; 1.110 ns                                ; rs232in:rs232in_inst|shift_in[7]                          ; rs232in:rs232in_inst|received_data[6]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.901 ns                 ;
; 1.116 ns                                ; yari:yari_inst|stage_X:stX|div_hi[1]                      ; yari:yari_inst|stage_X:stX|div_hi[1]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.907 ns                 ;
; 1.119 ns                                ; yari:yari_inst|stage_M:stM|store_buffer_wp[0]             ; yari:yari_inst|stage_M:stM|store_buffer_wp[0]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.910 ns                 ;
; 1.121 ns                                ; yari:yari_inst|stage_D:stD|d_pc[0]                        ; yari:yari_inst|stage_D:stD|d_restart_pc[0]                ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.912 ns                 ;
; 1.123 ns                                ; rs232in:rs232in_inst|shift_in[2]                          ; rs232in:rs232in_inst|received_data[1]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.914 ns                 ;
; 1.127 ns                                ; yari:yari_inst|stage_X:stX|div_hi[2]                      ; yari:yari_inst|stage_X:stX|div_hi[2]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.918 ns                 ;
; 1.128 ns                                ; yari:yari_inst|stage_X:stX|div_hi[18]                     ; yari:yari_inst|stage_X:stX|div_hi[18]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.919 ns                 ;
; 1.129 ns                                ; yari:yari_inst|stage_X:stX|div_hi[4]                      ; yari:yari_inst|stage_X:stX|div_hi[4]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.920 ns                 ;
; 1.130 ns                                ; yari:yari_inst|stage_X:stX|div_hi[3]                      ; yari:yari_inst|stage_X:stX|div_hi[3]                      ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.921 ns                 ;
; 1.133 ns                                ; yari:yari_inst|stage_D:stD|d_pc[15]                       ; yari:yari_inst|stage_X:stX|x_restart_pc[15]               ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.924 ns                 ;
; 1.137 ns                                ; yari:yari_inst|stage_X:stX|div_hi[19]                     ; yari:yari_inst|stage_X:stX|div_hi[19]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.928 ns                 ;
; 1.138 ns                                ; yari:yari_inst|stage_X:stX|div_hi[23]                     ; yari:yari_inst|stage_X:stX|div_hi[23]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.929 ns                 ;
; 1.141 ns                                ; yari:yari_inst|stage_X:stX|x_synci_a[5]                   ; yari:yari_inst|stage_I:stI|pending_synci_a[5]             ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.932 ns                 ;
; 1.143 ns                                ; yari:yari_inst|stage_X:stX|div_hi[17]                     ; yari:yari_inst|stage_X:stX|div_hi[17]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.934 ns                 ;
; 1.143 ns                                ; yari:yari_inst|stage_X:stX|div_hi[14]                     ; yari:yari_inst|stage_X:stX|div_hi[14]                     ; pll:pll|altpll:altpll_component|_clk0 ; pll:pll|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.934 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)       ;                                                           ;                                       ;                                       ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+---------------------------------------+---------------------------------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------+
; tsu                                                                                                 ;
+----------+--------------+------------+------------+--------------------------------------+----------+
; Slack    ; Required tsu ; Actual tsu ; From       ; To                                   ; To Clock ;
+----------+--------------+------------+------------+--------------------------------------+----------+
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[29] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[27] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[30] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[28] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[26] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[31] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[23] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[25] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[22] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[21] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[24] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[18] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[20] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[17] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[16] ; clk      ;
; 0.160 ns ; 2.200 ns     ; 2.040 ns   ; rama_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[19] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[3]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[0]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[4]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[2]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[5]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[1]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[15] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[11] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[8]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[9]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[13] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[10] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[14] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[12] ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[7]  ; clk      ;
; 0.238 ns ; 2.200 ns     ; 1.962 ns   ; ramb_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[6]  ; clk      ;
; 2.792 ns ; 5.000 ns     ; 2.208 ns   ; ser_rxd    ; rs232in:rs232in_inst|rxd             ; clk      ;
+----------+--------------+------------+------------+--------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+----------+--------------+------------+------------------------------------------------+------------+------------+
; Slack    ; Required tco ; Actual tco ; From                                           ; To         ; From Clock ;
+----------+--------------+------------+------------------------------------------------+------------+------------+
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1     ; ramb_a[0]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[1]~_Duplicate_1     ; ramb_a[1]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[2]~_Duplicate_1     ; ramb_a[2]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[3]~_Duplicate_1     ; ramb_a[3]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[4]~_Duplicate_1     ; ramb_a[4]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[5]~_Duplicate_1     ; ramb_a[5]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[6]~_Duplicate_1     ; ramb_a[6]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[7]~_Duplicate_1     ; ramb_a[7]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[8]~_Duplicate_1     ; ramb_a[8]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[9]~_Duplicate_1     ; ramb_a[9]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[10]~_Duplicate_1    ; ramb_a[10] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[11]~_Duplicate_1    ; ramb_a[11] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[12]~_Duplicate_1    ; ramb_a[12] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[13]~_Duplicate_1    ; ramb_a[13] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[14]~_Duplicate_1    ; ramb_a[14] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[15]~_Duplicate_1    ; ramb_a[15] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[16]~_Duplicate_1    ; ramb_a[16] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_a[17]~_Duplicate_1    ; ramb_a[17] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_oe_n~_Duplicate_1     ; ramb_noe   ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_be_n[0]               ; ramb_nlb   ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_be_n[1]               ; ramb_nub   ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_we_n~_Duplicate_1     ; ramb_nwe   ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[3]               ; ramb_d[3]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[0]               ; ramb_d[0]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[4]               ; ramb_d[4]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[2]               ; ramb_d[2]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[5]               ; ramb_d[5]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[1]               ; ramb_d[1]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[15]              ; ramb_d[15] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[11]              ; ramb_d[11] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[8]               ; ramb_d[8]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[9]               ; ramb_d[9]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[13]              ; ramb_d[13] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[10]              ; ramb_d[10] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[14]              ; ramb_d[14] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[12]              ; ramb_d[12] ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[7]               ; ramb_d[7]  ; clk        ;
; 0.737 ns ; 3.000 ns     ; 2.263 ns   ; sram_ctrl:sram_ctrl|sram_dout[6]               ; ramb_d[6]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_28 ; ramb_d[3]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_31 ; ramb_d[0]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_27 ; ramb_d[4]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_29 ; ramb_d[2]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_26 ; ramb_d[5]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_30 ; ramb_d[1]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_16 ; ramb_d[15] ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_20 ; ramb_d[11] ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_23 ; ramb_d[8]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_22 ; ramb_d[9]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_18 ; ramb_d[13] ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_21 ; ramb_d[10] ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_17 ; ramb_d[14] ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_19 ; ramb_d[12] ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_24 ; ramb_d[7]  ; clk        ;
; 0.787 ns ; 3.000 ns     ; 2.213 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_25 ; ramb_d[6]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[0]                  ; rama_a[0]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[1]                  ; rama_a[1]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[2]                  ; rama_a[2]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[3]                  ; rama_a[3]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[4]                  ; rama_a[4]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[5]                  ; rama_a[5]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[6]                  ; rama_a[6]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[7]                  ; rama_a[7]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[8]                  ; rama_a[8]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[9]                  ; rama_a[9]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[10]                 ; rama_a[10] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[11]                 ; rama_a[11] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[12]                 ; rama_a[12] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[13]                 ; rama_a[13] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[14]                 ; rama_a[14] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[15]                 ; rama_a[15] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[16]                 ; rama_a[16] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_a[17]                 ; rama_a[17] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_oe_n                  ; rama_noe   ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_be_n[2]               ; rama_nlb   ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_be_n[3]               ; rama_nub   ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_we_n                  ; rama_nwe   ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[29]              ; rama_d[13] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[27]              ; rama_d[11] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[30]              ; rama_d[14] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[28]              ; rama_d[12] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[26]              ; rama_d[10] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[31]              ; rama_d[15] ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[23]              ; rama_d[7]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[25]              ; rama_d[9]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[22]              ; rama_d[6]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[21]              ; rama_d[5]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[24]              ; rama_d[8]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[18]              ; rama_d[2]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[20]              ; rama_d[4]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[17]              ; rama_d[1]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[16]              ; rama_d[0]  ; clk        ;
; 0.815 ns ; 3.000 ns     ; 2.185 ns   ; sram_ctrl:sram_ctrl|sram_dout[19]              ; rama_d[3]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_2  ; rama_d[13] ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_4  ; rama_d[11] ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_1  ; rama_d[14] ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_3  ; rama_d[12] ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_5  ; rama_d[10] ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en               ; rama_d[15] ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_8  ; rama_d[7]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_6  ; rama_d[9]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_9  ; rama_d[6]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_10 ; rama_d[5]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_7  ; rama_d[8]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_13 ; rama_d[2]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_11 ; rama_d[4]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_14 ; rama_d[1]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_15 ; rama_d[0]  ; clk        ;
; 0.865 ns ; 3.000 ns     ; 2.135 ns   ; sram_ctrl:sram_ctrl|sram_dout_en~_Duplicate_12 ; rama_d[3]  ; clk        ;
; 3.536 ns ; 10.000 ns    ; 6.464 ns   ; rst_counter[22]                                ; wd         ; clk        ;
; 3.562 ns ; 10.000 ns    ; 6.438 ns   ; rs232out:rs232out_inst|shift_out[0]            ; ser_txd    ; clk        ;
+----------+--------------+------------+------------------------------------------------+------------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                   ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+
; N/A           ; None        ; -1.445 ns ; ramb_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[6]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[7]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[12] ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[14] ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[10] ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[13] ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[9]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[8]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[11] ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[15] ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[1]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[5]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[2]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[4]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[0]  ; clk      ;
; N/A           ; None        ; -1.445 ns ; ramb_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[3]  ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[3]  ; sram_ctrl:sram_ctrl|mem_readdata[19] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[0]  ; sram_ctrl:sram_ctrl|mem_readdata[16] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[1]  ; sram_ctrl:sram_ctrl|mem_readdata[17] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[4]  ; sram_ctrl:sram_ctrl|mem_readdata[20] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[2]  ; sram_ctrl:sram_ctrl|mem_readdata[18] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[8]  ; sram_ctrl:sram_ctrl|mem_readdata[24] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[5]  ; sram_ctrl:sram_ctrl|mem_readdata[21] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[6]  ; sram_ctrl:sram_ctrl|mem_readdata[22] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[9]  ; sram_ctrl:sram_ctrl|mem_readdata[25] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[7]  ; sram_ctrl:sram_ctrl|mem_readdata[23] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[15] ; sram_ctrl:sram_ctrl|mem_readdata[31] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[10] ; sram_ctrl:sram_ctrl|mem_readdata[26] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[12] ; sram_ctrl:sram_ctrl|mem_readdata[28] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[14] ; sram_ctrl:sram_ctrl|mem_readdata[30] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[11] ; sram_ctrl:sram_ctrl|mem_readdata[27] ; clk      ;
; N/A           ; None        ; -1.523 ns ; rama_d[13] ; sram_ctrl:sram_ctrl|mem_readdata[29] ; clk      ;
; N/A           ; None        ; -2.156 ns ; ser_rxd    ; rs232in:rs232in_inst|rxd             ; clk      ;
+---------------+-------------+-----------+------------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Web Edition
    Info: Processing started: Mon May 26 23:47:50 2008
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only
Info: Found timing assignments -- calculating delays
Info: Slack time is 316 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source register "yari:yari_inst|stage_M:stM|m_address[1]" and destination register "yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260"
    Info: Fmax is 59.08 MHz (period= 16.925 ns)
    Info: + Largest register to register requirement is 16.939 ns
        Info: + Setup relationship between source and destination is 17.241 ns
            Info: + Latch edge is 17.241 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 17.241 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 17.241 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.041 ns
            Info: + Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.448 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.737 ns) + CELL(0.711 ns) = 2.448 ns; Loc. = LC_X10_Y11_N9; Fanout = 1; REG Node = 'yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260'
                Info: Total cell delay = 0.711 ns ( 29.04 % )
                Info: Total interconnect delay = 1.737 ns ( 70.96 % )
            Info: - Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 2.489 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.778 ns) + CELL(0.711 ns) = 2.489 ns; Loc. = LC_X23_Y14_N3; Fanout = 17; REG Node = 'yari:yari_inst|stage_M:stM|m_address[1]'
                Info: Total cell delay = 0.711 ns ( 28.57 % )
                Info: Total interconnect delay = 1.778 ns ( 71.43 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 16.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y14_N3; Fanout = 17; REG Node = 'yari:yari_inst|stage_M:stM|m_address[1]'
        Info: 2: + IC(1.682 ns) + CELL(0.292 ns) = 1.974 ns; Loc. = LC_X25_Y13_N4; Fanout = 4; COMB Node = 'yari:yari_inst|stage_M:stM|q_half_shifted[15]~179'
        Info: 3: + IC(1.153 ns) + CELL(0.292 ns) = 3.419 ns; Loc. = LC_X22_Y13_N2; Fanout = 9; COMB Node = 'yari:yari_inst|stage_M:stM|Selector59~437'
        Info: 4: + IC(0.806 ns) + CELL(0.292 ns) = 4.517 ns; Loc. = LC_X21_Y13_N2; Fanout = 66; COMB Node = 'yari:yari_inst|stage_M:stM|m_res[16]~12554'
        Info: 5: + IC(2.457 ns) + CELL(0.442 ns) = 7.416 ns; Loc. = LC_X16_Y7_N3; Fanout = 11; COMB Node = 'yari:yari_inst|stage_D:stD|d_rt_val[20]~7607_Duplicate_7681'
        Info: 6: + IC(1.758 ns) + CELL(0.442 ns) = 9.616 ns; Loc. = LC_X11_Y10_N2; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|ShiftRight0~9444_RESYN594_BDD595'
        Info: 7: + IC(0.436 ns) + CELL(0.292 ns) = 10.344 ns; Loc. = LC_X11_Y10_N0; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|ShiftRight0~9444'
        Info: 8: + IC(1.695 ns) + CELL(0.292 ns) = 12.331 ns; Loc. = LC_X11_Y2_N3; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Mux23~969'
        Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 12.627 ns; Loc. = LC_X11_Y2_N4; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Mux23~970'
        Info: 10: + IC(2.131 ns) + CELL(0.292 ns) = 15.050 ns; Loc. = LC_X10_Y11_N3; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Mux23~972'
        Info: 11: + IC(0.426 ns) + CELL(0.114 ns) = 15.590 ns; Loc. = LC_X10_Y11_N0; Fanout = 2; COMB Node = 'yari:yari_inst|stage_X:stX|Selector416~831_RESYN610_BDD611'
        Info: 12: + IC(0.428 ns) + CELL(0.114 ns) = 16.132 ns; Loc. = LC_X10_Y11_N8; Fanout = 1; COMB Node = 'yari:yari_inst|stage_X:stX|Selector416~831'
        Info: 13: + IC(0.182 ns) + CELL(0.309 ns) = 16.623 ns; Loc. = LC_X10_Y11_N9; Fanout = 1; REG Node = 'yari:yari_inst|stage_X:stX|x_res[8]_RTM170_RTM1260'
        Info: Total cell delay = 3.287 ns ( 19.77 % )
        Info: Total interconnect delay = 13.336 ns ( 80.23 % )
Info: No valid register-to-register data paths exist for clock "clk"
Info: Minimum slack time is 822 ps for clock "pll:pll|altpll:altpll_component|_clk0" between source register "yari:yari_inst|stage_I:stI|pending_synci_a[0]" and destination register "yari:yari_inst|stage_I:stI|pending_synci_a[0]"
    Info: + Shortest register to register delay is 0.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y2_N9; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.613 ns) = 0.613 ns; Loc. = LC_X31_Y2_N9; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
        Info: Total cell delay = 0.613 ns ( 100.00 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "pll:pll|altpll:altpll_component|_clk0" is 17.241 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "pll:pll|altpll:altpll_component|_clk0" is 17.241 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.389 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.678 ns) + CELL(0.711 ns) = 2.389 ns; Loc. = LC_X31_Y2_N9; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
                Info: Total cell delay = 0.711 ns ( 29.76 % )
                Info: Total interconnect delay = 1.678 ns ( 70.24 % )
            Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 2.389 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.678 ns) + CELL(0.711 ns) = 2.389 ns; Loc. = LC_X31_Y2_N9; Fanout = 2; REG Node = 'yari:yari_inst|stage_I:stI|pending_synci_a[0]'
                Info: Total cell delay = 0.711 ns ( 29.76 % )
                Info: Total interconnect delay = 1.678 ns ( 70.24 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Slack time is 160 ps for clock "clk" between source pin "rama_d[13]" and destination register "sram_ctrl:sram_ctrl|mem_readdata[29]"
    Info: + tsu requirement for source pin and destination register is 2.200 ns
    Info: - tsu from clock to input pin is 2.040 ns
        Info: + Longest pin to register delay is 1.579 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_85; Fanout = 1; PIN Node = 'rama_d[13]'
            Info: 2: + IC(0.000 ns) + CELL(1.579 ns) = 1.579 ns; Loc. = IOC_X16_Y0_N2; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[29]'
            Info: Total cell delay = 1.579 ns ( 100.00 % )
        Info: - Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.054 ns
        Info: + Micro setup delay of destination is 0.517 ns
        Info: - Shortest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.110 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.908 ns) + CELL(0.202 ns) = 2.110 ns; Loc. = IOC_X16_Y0_N2; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[29]'
            Info: Total cell delay = 0.202 ns ( 9.57 % )
            Info: Total interconnect delay = 1.908 ns ( 90.43 % )
Info: Slack time is 737 ps for clock "clk" between source register "sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1" and destination pin "ramb_a[0]"
    Info: + tco requirement for source register and destination pin is 3.000 ns
    Info: - tco from clock to output pin is 2.263 ns
        Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.054 ns
        Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to source register is 2.205 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
            Info: 2: + IC(1.986 ns) + CELL(0.219 ns) = 2.205 ns; Loc. = IOC_X4_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1'
            Info: Total cell delay = 0.219 ns ( 9.93 % )
            Info: Total interconnect delay = 1.986 ns ( 90.07 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Longest register to pin delay is 1.903 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = IOC_X4_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|sram_a[0]~_Duplicate_1'
            Info: 2: + IC(0.000 ns) + CELL(1.903 ns) = 1.903 ns; Loc. = PIN_237; Fanout = 0; PIN Node = 'ramb_a[0]'
            Info: Total cell delay = 1.903 ns ( 100.00 % )
Info: th for register "sram_ctrl:sram_ctrl|mem_readdata[6]" (data pin = "ramb_d[6]", clock pin = "clk") is -1.445 ns
    Info: + Offset between input clock "clk" and output clock "pll:pll|altpll:altpll_component|_clk0" is -2.054 ns
    Info: + Longest clock path from clock "pll:pll|altpll:altpll_component|_clk0" to destination register is 2.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 4557; CLK Node = 'pll:pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.986 ns) + CELL(0.202 ns) = 2.188 ns; Loc. = IOC_X32_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[6]'
        Info: Total cell delay = 0.202 ns ( 9.23 % )
        Info: Total interconnect delay = 1.986 ns ( 90.77 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 1.579 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_201; Fanout = 1; PIN Node = 'ramb_d[6]'
        Info: 2: + IC(0.000 ns) + CELL(1.579 ns) = 1.579 ns; Loc. = IOC_X32_Y27_N1; Fanout = 1; REG Node = 'sram_ctrl:sram_ctrl|mem_readdata[6]'
        Info: Total cell delay = 1.579 ns ( 100.00 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Allocated 139 megabytes of memory during processing
    Info: Processing ended: Mon May 26 23:47:55 2008
    Info: Elapsed time: 00:00:05


