lib_name: clk_dis_templates
cell_name: clk_dis_viadel_htree
pins: [ "CAL0", "CLKO", "DATAO", "RSTN", "VSS", "VDD", "CLKIN", "CLKIP", "RSTP" ]
instances:
  I0:
    lib_name: clk_dis_templates
    cell_name: clk_dis_viadel
    instpins:
      DATAO:
        direction: inputOutput
        net_name: "DATAO"
        num_bits: 1
      RSTN:
        direction: input
        net_name: "RSTN"
        num_bits: 1
      RSTP:
        direction: input
        net_name: "RSTP"
        num_bits: 1
      CAL0:
        direction: input
        net_name: "CAL0"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      CLKO:
        direction: output
        net_name: "CLKO"
        num_bits: 1
      CLKI:
        direction: input
        net_name: "CLKIN"
        num_bits: 1
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN7:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN6:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN9:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  I2:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "CLKIN"
        num_bits: 1
  I1:
    lib_name: basic
    cell_name: noConn
    instpins:
      noConn:
        direction: inputOutput
        net_name: "CLKIP"
        num_bits: 1
