TimeQuest Timing Analyzer report for system
Sat Apr 01 13:40:11 2017
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clock_50'
 14. Slow 1200mV 85C Model Hold: 'clock_50'
 15. Slow 1200mV 85C Model Recovery: 'clock_50'
 16. Slow 1200mV 85C Model Removal: 'clock_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'clock_50'
 25. Slow 1200mV 0C Model Hold: 'clock_50'
 26. Slow 1200mV 0C Model Recovery: 'clock_50'
 27. Slow 1200mV 0C Model Removal: 'clock_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'clock_50'
 35. Fast 1200mV 0C Model Hold: 'clock_50'
 36. Fast 1200mV 0C Model Recovery: 'clock_50'
 37. Fast 1200mV 0C Model Removal: 'clock_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; system                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; system.sdc                                              ; OK     ; Sat Apr 01 13:40:08 2017 ;
; system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Sat Apr 01 13:40:08 2017 ;
+---------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock_50            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 87.46 MHz ; 87.46 MHz       ; clock_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+-------+------------------+
; Clock    ; Slack ; End Point TNS    ;
+----------+-------+------------------+
; clock_50 ; 8.566 ; 0.000            ;
+----------+-------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clock_50 ; 0.300 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; clock_50 ; 14.777 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; clock_50 ; 3.883 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clock_50            ; 9.491  ; 0.000              ;
; altera_reserved_tck ; 49.617 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.566 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.282      ; 11.754     ;
; 8.573 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.268      ; 11.733     ;
; 8.573 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.212      ; 11.677     ;
; 8.605 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.276      ; 11.709     ;
; 8.629 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.277      ; 11.686     ;
; 8.677 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.281      ; 11.642     ;
; 8.689 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.273      ; 11.622     ;
; 8.691 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.279      ; 11.626     ;
; 8.706 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.271      ; 11.603     ;
; 8.708 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.279      ; 11.609     ;
; 8.729 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a10~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.269      ; 11.578     ;
; 8.730 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.272      ; 11.580     ;
; 8.741 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a37~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.221      ; 11.518     ;
; 8.747 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a12~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.280      ; 11.571     ;
; 8.748 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a0~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.205      ; 11.495     ;
; 8.750 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.270      ; 11.558     ;
; 8.762 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a40~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.270      ; 11.546     ;
; 8.762 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a46~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.270      ; 11.546     ;
; 8.764 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a25~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.251      ; 11.525     ;
; 8.766 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a54~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.264      ; 11.536     ;
; 8.768 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.233      ; 11.503     ;
; 8.776 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a4~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.227      ; 11.489     ;
; 8.782 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a6~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.267      ; 11.523     ;
; 8.784 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a56~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.245      ; 11.499     ;
; 8.784 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a23~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.264      ; 11.518     ;
; 8.790 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a50~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.274      ; 11.522     ;
; 8.807 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a28~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.240      ; 11.471     ;
; 8.825 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a34~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.251      ; 11.464     ;
; 8.851 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a33~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.231      ; 11.418     ;
; 8.859 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a9~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.225      ; 11.404     ;
; 8.876 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a27~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 11.398     ;
; 8.888 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a41~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.219      ; 11.369     ;
; 8.890 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a47~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.284      ; 11.432     ;
; 8.902 ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~portb_we_reg                                           ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_50     ; clock_50    ; 20.000       ; -0.111     ; 11.025     ;
; 8.902 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a43~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.235      ; 11.371     ;
; 8.916 ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~portb_we_reg                                           ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1|altsyncram_90m1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_50     ; clock_50    ; 20.000       ; -0.108     ; 11.014     ;
; 8.937 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a30~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.225      ; 11.326     ;
; 8.949 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a8~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.267      ; 11.356     ;
; 8.954 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a15~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.268      ; 11.352     ;
; 8.958 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a31~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.268      ; 11.348     ;
; 8.960 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a53~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.282      ; 11.360     ;
; 8.965 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a26~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.238      ; 11.311     ;
; 8.967 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a16~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.259      ; 11.330     ;
; 8.976 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a57~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 11.311     ;
; 8.978 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a48~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.265      ; 11.325     ;
; 8.980 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a45~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.247      ; 11.305     ;
; 8.982 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a63~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.262      ; 11.318     ;
; 8.985 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a58~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.241      ; 11.294     ;
; 8.991 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a59~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.230      ; 11.277     ;
; 8.995 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a60~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.246      ; 11.289     ;
; 9.001 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ram_block1a0~portb_address_reg0 ; system:rv|Orca:vectorblox_orca_0|avm_data_writedata[26]                                                                                                                         ; clock_50     ; clock_50    ; 20.000       ; -0.435     ; 10.562     ;
; 9.002 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a21~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.284      ; 11.320     ;
; 9.003 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a61~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.245      ; 11.280     ;
; 9.009 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a44~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.263      ; 11.292     ;
; 9.021 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a14~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.283      ; 11.300     ;
; 9.024 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.271      ; 11.285     ;
; 9.043 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a29~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.243      ; 11.238     ;
; 9.055 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.281      ; 11.264     ;
; 9.055 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.225      ; 11.208     ;
; 9.063 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.265      ; 11.240     ;
; 9.087 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 11.217     ;
; 9.114 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.271      ; 11.195     ;
; 9.132 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a32~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.241      ; 11.147     ;
; 9.135 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.270      ; 11.173     ;
; 9.145 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.281      ; 11.174     ;
; 9.145 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.225      ; 11.118     ;
; 9.147 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.262      ; 11.153     ;
; 9.149 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.268      ; 11.157     ;
; 9.149 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.283      ; 11.172     ;
; 9.151 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a7~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.280      ; 11.167     ;
; 9.153 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.265      ; 11.150     ;
; 9.164 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.237      ; 11.111     ;
; 9.164 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.260      ; 11.134     ;
; 9.166 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.268      ; 11.140     ;
; 9.179 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a62~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.256      ; 11.115     ;
; 9.180 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.293      ; 11.151     ;
; 9.180 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.237      ; 11.095     ;
; 9.180 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 11.124     ;
; 9.184 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.235      ; 11.089     ;
; 9.187 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a10~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.258      ; 11.109     ;
; 9.188 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.277      ; 11.127     ;
; 9.190 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a2~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.261      ; 11.109     ;
; 9.195 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a3~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.250      ; 11.093     ;
; 9.198 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a36~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.269      ; 11.109     ;
; 9.202 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.198      ; 11.034     ;
; 9.204 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a5~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 11.100     ;
; 9.205 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a12~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.269      ; 11.102     ;
; 9.210 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a4~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.192      ; 11.020     ;
; 9.212 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.278      ; 11.104     ;
; 9.216 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a6~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.232      ; 11.054     ;
; 9.218 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a56~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.210      ; 11.030     ;
; 9.218 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a23~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.229      ; 11.049     ;
; 9.220 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a40~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.259      ; 11.077     ;
; 9.220 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a46~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.259      ; 11.077     ;
; 9.223 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a37~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.234      ; 11.049     ;
; 9.224 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a50~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.239      ; 11.053     ;
; 9.224 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a54~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.253      ; 11.067     ;
; 9.225 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.270      ; 11.083     ;
; 9.229 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[3]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.269      ; 11.078     ;
; 9.230 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a0~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.218      ; 11.026     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.300 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|read_latency_shift_reg[0]                                                                          ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.543      ; 1.029      ;
; 0.355 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.437      ; 1.014      ;
; 0.355 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.437      ; 1.014      ;
; 0.356 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 1.019      ;
; 0.362 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 1.025      ;
; 0.363 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 1.026      ;
; 0.367 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 1.030      ;
; 0.383 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.100      ; 0.669      ;
; 0.384 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                        ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.099      ; 0.669      ;
; 0.390 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 1.053      ;
; 0.399 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.441      ; 1.062      ;
; 0.401 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][51]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][82]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][82]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|state.state_2                                                                                                                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|state.state_2                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[0]                                                                                                              ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[0]                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved_en                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved_en                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                    ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                        ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack                                                                                                          ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack                                                                                                          ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[2]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[2]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[0]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[0]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[1]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[1]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[3]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[3]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[4]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[4]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|no_fwd_path                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|no_fwd_path                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                            ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                         ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                              ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out                                                                                                     ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                        ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                        ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                         ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.405 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                               ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                     ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.413 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.437      ; 1.072      ;
; 0.425 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.368      ; 1.015      ;
; 0.426 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.367      ; 1.015      ;
; 0.428 ; system:rv|system_hex_0:hex_3|data_out[23]                                                                                                                                                                  ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[23]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|\mul_gen:mul_ab_valid                                                                                                        ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; system:rv|system_hex_0:hex_3|data_out[20]                                                                                                                                                                  ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[20]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; system:rv|system_hex_0:hex_3|data_out[2]                                                                                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[2]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; system:rv|system_hex_0:ledg|data_out[9]                                                                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[9]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; system:rv|system_hex_0:hex_1|data_out[25]                                                                                                                                                                  ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[25]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.082      ; 0.697      ;
; 0.430 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.694      ;
; 0.431 ; system:rv|system_hex_0:hex_3|data_out[1]                                                                                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[1]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                    ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.695      ;
; 0.433 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                    ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.078      ; 0.698      ;
; 0.434 ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                       ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.098      ; 0.718      ;
; 0.434 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.367      ; 1.023      ;
; 0.437 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.367      ; 1.026      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock_50'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.777 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.295      ; 5.440      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[14]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5]                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[25]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[25]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[29]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[22]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[21]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_rsp_mux:rsp_mux|WideOr1~2_OTERM499                                       ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[1]                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[2]                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 4.995      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[21]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[21]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[22]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[11]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[11]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[11]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[29]                            ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[8]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]        ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.996      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[15]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[25]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[25]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]        ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.996      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[5]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[6]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 4.995      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[7]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[7]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.997      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.038     ; 4.998      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 4.995      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.041     ; 4.995      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_dest_id[1]                              ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.996      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_dest_id[2]                              ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.996      ;
; 14.962 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_dest_id[0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 4.993      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[7]                              ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 4.993      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[10]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[15]                             ; clock_50     ; clock_50    ; 20.000       ; -0.042     ; 4.993      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[0]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[28]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0]                       ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.995      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                         ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.995      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                         ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.995      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                    ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                    ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.043     ; 4.992      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.043     ; 4.992      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                         ; clock_50     ; clock_50    ; 20.000       ; -0.043     ; 4.992      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                         ; clock_50     ; clock_50    ; 20.000       ; -0.043     ; 4.992      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                       ; clock_50     ; clock_50    ; 20.000       ; -0.043     ; 4.992      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                       ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[6]                              ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.995      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.995      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; -0.040     ; 4.995      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[21]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[28]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[28]                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]       ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                     ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[8]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]        ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]       ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                            ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
; 14.963 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]       ; clock_50     ; clock_50    ; 20.000       ; -0.039     ; 4.996      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock_50'                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.883 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[4]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.626      ; 4.695      ;
; 3.883 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.628      ; 4.697      ;
; 3.900 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.606      ; 4.692      ;
; 3.900 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.606      ; 4.692      ;
; 3.906 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|last_dest_id[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.602      ; 4.694      ;
; 3.912 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[16]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.620      ; 4.718      ;
; 3.912 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[17]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.620      ; 4.718      ;
; 3.914 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[22]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.600      ; 4.700      ;
; 3.914 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[11]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.600      ; 4.700      ;
; 3.914 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[29]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.600      ; 4.700      ;
; 3.914 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[15]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.600      ; 4.700      ;
; 3.914 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[7]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.600      ; 4.700      ;
; 3.936 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[31]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.584      ; 4.706      ;
; 3.936 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[12]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.584      ; 4.706      ;
; 3.937 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[13]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.584      ; 4.707      ;
; 3.937 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[9]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.579      ; 4.702      ;
; 3.937 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[0]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.581      ; 4.704      ;
; 3.937 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[14]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.586      ; 4.709      ;
; 3.937 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[6]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.581      ; 4.704      ;
; 3.945 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[21]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.568      ; 4.699      ;
; 3.950 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[15]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.563      ; 4.699      ;
; 3.968 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[23]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.551      ; 4.705      ;
; 3.968 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[7]                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.551      ; 4.705      ;
; 3.972 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[19]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.546      ; 4.704      ;
; 3.972 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[27]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.546      ; 4.704      ;
; 3.972 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[31]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.546      ; 4.704      ;
; 3.972 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[25]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.546      ; 4.704      ;
; 3.972 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[26]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.546      ; 4.704      ;
; 4.333 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.693      ;
; 4.333 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.693      ;
; 4.333 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|last_channel[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.692      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.175      ; 4.695      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.175      ; 4.695      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.175      ; 4.695      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.175      ; 4.695      ;
; 4.334 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.174      ; 4.694      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[20]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[17]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[17]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[18]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[18]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[18]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.179      ; 4.709      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[19]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[19]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[16]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[16]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.703      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.703      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.703      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.703      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.703      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; clock_50     ; clock_50    ; 0.000        ; 0.173      ; 4.703      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[17]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.190      ; 4.720      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[17]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[17]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[17]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[17]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[17]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[17]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.179      ; 4.709      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[25]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[25]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[25]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[25]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.710      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[20]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[20]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[20]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[20]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.191      ; 4.721      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[20]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[20]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.192      ; 4.722      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.181      ; 4.711      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[4]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.183      ; 4.713      ;
; 4.344 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[4]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.183      ; 4.713      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 114.420 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 94.49 MHz ; 94.49 MHz       ; clock_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clock_50 ; 9.417 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clock_50 ; 0.270 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; clock_50 ; 15.313 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; clock_50 ; 3.516 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clock_50            ; 9.528  ; 0.000             ;
; altera_reserved_tck ; 49.562 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.417  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.179      ; 10.792     ;
; 9.421  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 10.858     ;
; 9.429  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.837     ;
; 9.450  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.242      ; 10.822     ;
; 9.520  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 10.759     ;
; 9.534  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.247      ; 10.743     ;
; 9.535  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.245      ; 10.740     ;
; 9.577  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.234      ; 10.687     ;
; 9.589  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.240      ; 10.681     ;
; 9.590  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a0~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.173      ; 10.613     ;
; 9.594  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a37~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.188      ; 10.624     ;
; 9.603  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a10~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.663     ;
; 9.603  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.247      ; 10.674     ;
; 9.615  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.240      ; 10.655     ;
; 9.615  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a46~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.239      ; 10.654     ;
; 9.616  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a25~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.218      ; 10.632     ;
; 9.619  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a4~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.191      ; 10.602     ;
; 9.624  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a23~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.229      ; 10.635     ;
; 9.626  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a50~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.238      ; 10.642     ;
; 9.638  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a40~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.238      ; 10.630     ;
; 9.640  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a12~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.248      ; 10.638     ;
; 9.672  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.233      ; 10.591     ;
; 9.681  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a33~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.199      ; 10.548     ;
; 9.687  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a9~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.193      ; 10.536     ;
; 9.694  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a6~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.231      ; 10.567     ;
; 9.702  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~portb_we_reg                                           ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_50     ; clock_50    ; 20.000       ; -0.104     ; 10.224     ;
; 9.704  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.199      ; 10.525     ;
; 9.704  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a27~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.204      ; 10.530     ;
; 9.706  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~portb_we_reg                                           ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_1|altsyncram_90m1:auto_generated|ram_block1a0~porta_datain_reg0 ; clock_50     ; clock_50    ; 20.000       ; -0.103     ; 10.221     ;
; 9.714  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a41~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.187      ; 10.503     ;
; 9.714  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a47~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 10.565     ;
; 9.720  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a56~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.211      ; 10.521     ;
; 9.722  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a28~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.206      ; 10.514     ;
; 9.724  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a54~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.232      ; 10.538     ;
; 9.739  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a34~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.216      ; 10.507     ;
; 9.774  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a43~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.202      ; 10.458     ;
; 9.777  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a15~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.489     ;
; 9.779  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a8~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.235      ; 10.486     ;
; 9.782  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a31~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.484     ;
; 9.786  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a30~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.193      ; 10.437     ;
; 9.798  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a16~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.228      ; 10.460     ;
; 9.807  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a48~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.233      ; 10.456     ;
; 9.812  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a63~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.230      ; 10.448     ;
; 9.824  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a45~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.215      ; 10.421     ;
; 9.825  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a60~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.215      ; 10.420     ;
; 9.833  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a59~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.198      ; 10.395     ;
; 9.838  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a44~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.232      ; 10.424     ;
; 9.839  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a57~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.217      ; 10.408     ;
; 9.843  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a26~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.205      ; 10.392     ;
; 9.844  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a53~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.247      ; 10.433     ;
; 9.859  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a61~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.214      ; 10.385     ;
; 9.871  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a58~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.208      ; 10.367     ;
; 9.875  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a21~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.248      ; 10.403     ;
; 9.888  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a29~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.212      ; 10.354     ;
; 9.892  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a14~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.248      ; 10.386     ;
; 9.907  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|register_file:register_file_1|altsyncram:registers_rtl_0|altsyncram_90m1:auto_generated|ram_block1a0~portb_address_reg0 ; system:rv|Orca:vectorblox_orca_0|avm_data_writedata[26]                                                                                                                         ; clock_50     ; clock_50    ; 20.000       ; -0.388     ; 9.704      ;
; 9.919  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.347     ;
; 9.936  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.187      ; 10.281     ;
; 9.948  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.244      ; 10.326     ;
; 9.948  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.229      ; 10.311     ;
; 9.954  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a32~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.209      ; 10.285     ;
; 9.978  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.288     ;
; 9.986  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a62~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.222      ; 10.266     ;
; 9.995  ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.187      ; 10.222     ;
; 10.001 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a3~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.218      ; 10.247     ;
; 10.007 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a7~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.246      ; 10.269     ;
; 10.007 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.244      ; 10.267     ;
; 10.007 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.229      ; 10.252     ;
; 10.018 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.248     ;
; 10.026 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a5~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.230      ; 10.234     ;
; 10.032 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.234      ; 10.232     ;
; 10.033 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.232      ; 10.229     ;
; 10.041 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a36~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.234      ; 10.223     ;
; 10.043 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 10.236     ;
; 10.050 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a38~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.222      ; 10.202     ;
; 10.054 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.200      ; 10.176     ;
; 10.057 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.232      ; 10.205     ;
; 10.060 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.200      ; 10.170     ;
; 10.072 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.257      ; 10.215     ;
; 10.072 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.242      ; 10.200     ;
; 10.077 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.236      ; 10.189     ;
; 10.078 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[6]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 10.201     ;
; 10.081 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a42~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.255      ; 10.204     ;
; 10.083 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch                                                                                  ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a2~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.227      ; 10.174     ;
; 10.087 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.227      ; 10.170     ;
; 10.088 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[4]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.249      ; 10.191     ;
; 10.089 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[3]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.235      ; 10.176     ;
; 10.091 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.234      ; 10.173     ;
; 10.095 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[6]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.200      ; 10.135     ;
; 10.096 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a4~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.157      ; 10.091     ;
; 10.101 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a10~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.223      ; 10.152     ;
; 10.101 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.234      ; 10.163     ;
; 10.101 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a23~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.195      ; 10.124     ;
; 10.103 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a50~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.204      ; 10.131     ;
; 10.105 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[4]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.200      ; 10.125     ;
; 10.106 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[3]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.186      ; 10.110     ;
; 10.107 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[6]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.257      ; 10.180     ;
; 10.107 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[6]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.242      ; 10.165     ;
; 10.109 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a0~porta_address_reg0                                     ; clock_50     ; clock_50    ; 20.000       ; 0.181      ; 10.102     ;
; 10.112 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                                                                                                            ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0                                    ; clock_50     ; clock_50    ; 20.000       ; 0.227      ; 10.145     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.270 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|read_latency_shift_reg[0]                                                                                                 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.498      ; 0.939      ;
; 0.337 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                                               ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.089      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][82]                                                                                                                      ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][82]                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[0]                                                                                                                                     ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[0]                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                              ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                              ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                              ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[2]                                                                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[2]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[0]                                                                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[0]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[3]                                                                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[3]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[4]                                                                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[4]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|no_fwd_path                                                                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|no_fwd_path                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                              ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                                                                                                      ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|state.state_2                                                                                                                                       ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|state.state_2                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                                                     ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved_en                                                                                                                                    ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved_en                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out                                                                                                                            ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                           ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack                                                                                                                                 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack                                                                                                                                 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack                                                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[1]                                                                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[1]                                                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                       ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                   ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                         ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                         ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                         ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                         ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.395      ; 0.950      ;
; 0.357 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.597      ;
; 0.360 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.395      ; 0.956      ;
; 0.361 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.395      ; 0.957      ;
; 0.361 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.395      ; 0.957      ;
; 0.363 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.390      ; 0.954      ;
; 0.363 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.390      ; 0.954      ;
; 0.364 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                            ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.382 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[6]                                                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.497      ; 1.050      ;
; 0.385 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.395      ; 0.981      ;
; 0.395 ; system:rv|system_hex_0:ledg|data_out[9]                                                                                                                                                                                           ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[9]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; system:rv|system_hex_0:hex_3|data_out[20]                                                                                                                                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[20]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; system:rv|system_hex_0:hex_3|data_out[23]                                                                                                                                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[23]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; system:rv|system_hex_0:hex_3|data_out[2]                                                                                                                                                                                          ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[2]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|\mul_gen:mul_ab_valid                                                                                                                               ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; system:rv|system_hex_0:hex_3|data_out[1]                                                                                                                                                                                          ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[1]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; system:rv|system_hex_0:hex_1|data_out[25]                                                                                                                                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[25]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                            ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                               ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.638      ;
; 0.398 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0         ; clock_50     ; clock_50    ; 0.000        ; 0.395      ; 0.994      ;
; 0.399 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; clock_50     ; clock_50    ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|\mul_gen:mul_ab_valid                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                              ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.088      ; 0.659      ;
; 0.400 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; clock_50     ; clock_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                            ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.069      ; 0.641      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock_50'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.313 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.266      ; 4.884      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5]                              ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[25]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[25]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[21]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[21]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[21]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[21]                            ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.465      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[25]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[25]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.465      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[5]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.466      ;
; 15.506 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]           ; clock_50     ; clock_50    ; 20.000       ; -0.046     ; 4.446      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[14]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[10]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[0]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[29]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[28]                            ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[22]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_rsp_mux:rsp_mux|WideOr1~2_OTERM499                                       ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[0]                              ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                    ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                    ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[1]                              ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[2]                              ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                         ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                         ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                       ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                       ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[22]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[28]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[28]                            ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]       ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[11]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[11]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[11]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[29]                            ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[8]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                     ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]        ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[8]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]       ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[15]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                            ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]       ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[4]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]        ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                     ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[6]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]        ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[7]                             ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[7]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                           ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                           ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.030     ; 4.462      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                     ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                     ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.027     ; 4.465      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.028     ; 4.464      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
; 15.507 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; -0.026     ; 4.466      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock_50'                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.516 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[4]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.580      ; 4.267      ;
; 3.517 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.580      ; 4.268      ;
; 3.533 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.561      ; 4.265      ;
; 3.533 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.561      ; 4.265      ;
; 3.540 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|last_dest_id[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.555      ; 4.266      ;
; 3.544 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[16]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.573      ; 4.288      ;
; 3.544 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[17]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.573      ; 4.288      ;
; 3.547 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[22]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.553      ; 4.271      ;
; 3.547 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[11]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.553      ; 4.271      ;
; 3.547 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[29]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.553      ; 4.271      ;
; 3.547 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[15]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.553      ; 4.271      ;
; 3.547 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[7]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.553      ; 4.271      ;
; 3.568 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[0]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.536      ; 4.275      ;
; 3.568 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[31]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.538      ; 4.277      ;
; 3.568 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[12]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.538      ; 4.277      ;
; 3.568 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[6]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.536      ; 4.275      ;
; 3.569 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[13]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.538      ; 4.278      ;
; 3.569 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[9]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.534      ; 4.274      ;
; 3.569 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[14]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.540      ; 4.280      ;
; 3.576 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[21]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.522      ; 4.269      ;
; 3.582 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[15]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.517      ; 4.270      ;
; 3.598 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[23]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.507      ; 4.276      ;
; 3.598 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[7]                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.507      ; 4.276      ;
; 3.603 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[19]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.501      ; 4.275      ;
; 3.603 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[27]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.501      ; 4.275      ;
; 3.603 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[31]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.501      ; 4.275      ;
; 3.603 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[25]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.501      ; 4.275      ;
; 3.603 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[26]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.501      ; 4.275      ;
; 3.931 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.265      ;
; 3.931 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.265      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.164      ; 4.267      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.164      ; 4.267      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|last_channel[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.162      ; 4.265      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.164      ; 4.267      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.164      ; 4.267      ;
; 3.932 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.163      ; 4.266      ;
; 3.941 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[25]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.292      ;
; 3.941 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[20]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.180      ; 4.292      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[5]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.157      ; 4.270      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[5]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.157      ; 4.270      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[4]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[20]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.178      ; 4.291      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[10]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[25]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.157      ; 4.270      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[25]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.157      ; 4.270      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[15]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.157      ; 4.270      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[15]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[0]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[8]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[17]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.179      ; 4.292      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[17]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.178      ; 4.291      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[28]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[21]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.157      ; 4.270      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0]                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.155      ; 4.268      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.155      ; 4.268      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.155      ; 4.268      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[0]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[3]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.153      ; 4.266      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.154      ; 4.267      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.154      ; 4.267      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.154      ; 4.267      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.154      ; 4.267      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.154      ; 4.267      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[18]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.177      ; 4.290      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.153      ; 4.266      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[1]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.153      ; 4.266      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[18]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.177      ; 4.290      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[18]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.178      ; 4.291      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.156      ; 4.269      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; clock_50     ; clock_50    ; 0.000        ; 0.169      ; 4.282      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.168      ; 4.281      ;
; 3.942 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; clock_50     ; clock_50    ; 0.000        ; 0.167      ; 4.280      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 114.991 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clock_50 ; 14.155 ; 0.000          ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clock_50 ; 0.135 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; clock_50 ; 17.225 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; clock_50 ; 1.999 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clock_50            ; 9.372  ; 0.000             ;
; altera_reserved_tck ; 49.472 ; 0.000             ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50'                                                                                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.155 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.074      ; 5.928      ;
; 14.164 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.139      ; 5.984      ;
; 14.174 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.132      ; 5.967      ;
; 14.196 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.130      ; 5.943      ;
; 14.217 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a37~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.080      ; 5.872      ;
; 14.228 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a0~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.067      ; 5.848      ;
; 14.234 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.139      ; 5.914      ;
; 14.237 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.134      ; 5.906      ;
; 14.239 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.138      ; 5.908      ;
; 14.240 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a25~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.110      ; 5.879      ;
; 14.242 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.121      ; 5.888      ;
; 14.267 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a50~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.124      ; 5.866      ;
; 14.267 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a4~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.083      ; 5.825      ;
; 14.275 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.130      ; 5.864      ;
; 14.275 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.136      ; 5.870      ;
; 14.278 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.119      ; 5.850      ;
; 14.280 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a46~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.132      ; 5.861      ;
; 14.280 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a23~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.119      ; 5.848      ;
; 14.281 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.089      ; 5.817      ;
; 14.286 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a28~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.096      ; 5.819      ;
; 14.295 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.133      ; 5.847      ;
; 14.296 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a6~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.116      ; 5.829      ;
; 14.301 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a56~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.102      ; 5.810      ;
; 14.301 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a10~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.128      ; 5.836      ;
; 14.302 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a40~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.130      ; 5.837      ;
; 14.302 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a54~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.124      ; 5.831      ;
; 14.304 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a12~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.138      ; 5.843      ;
; 14.305 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a34~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.108      ; 5.812      ;
; 14.306 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a33~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.092      ; 5.795      ;
; 14.313 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a9~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.087      ; 5.783      ;
; 14.323 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a41~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.080      ; 5.766      ;
; 14.330 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a30~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.085      ; 5.764      ;
; 14.331 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a27~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.098      ; 5.776      ;
; 14.342 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a43~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.093      ; 5.760      ;
; 14.342 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a47~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.139      ; 5.806      ;
; 14.371 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.126      ; 5.764      ;
; 14.372 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a57~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.109      ; 5.746      ;
; 14.375 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a59~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.089      ; 5.723      ;
; 14.380 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a45~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.108      ; 5.737      ;
; 14.381 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a15~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.130      ; 5.758      ;
; 14.390 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a31~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.129      ; 5.748      ;
; 14.392 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a8~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.129      ; 5.746      ;
; 14.397 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.096      ; 5.708      ;
; 14.400 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.066      ; 5.675      ;
; 14.402 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a61~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.106      ; 5.713      ;
; 14.405 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a28~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.073      ; 5.677      ;
; 14.407 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.131      ; 5.733      ;
; 14.409 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.122      ; 5.722      ;
; 14.409 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.128      ; 5.728      ;
; 14.409 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a26~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.097      ; 5.697      ;
; 14.411 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.098      ; 5.696      ;
; 14.411 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a53~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.138      ; 5.736      ;
; 14.413 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.081      ; 5.677      ;
; 14.413 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a58~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.100      ; 5.696      ;
; 14.415 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a6~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.093      ; 5.687      ;
; 14.416 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a60~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.107      ; 5.700      ;
; 14.417 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.124      ; 5.716      ;
; 14.420 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a56~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.079      ; 5.668      ;
; 14.420 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a4~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.060      ; 5.649      ;
; 14.422 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a48~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.127      ; 5.714      ;
; 14.423 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a16~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.121      ; 5.707      ;
; 14.424 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a34~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.085      ; 5.670      ;
; 14.425 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a23~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.096      ; 5.680      ;
; 14.427 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a29~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.103      ; 5.685      ;
; 14.427 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a63~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.124      ; 5.706      ;
; 14.429 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a52~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.125      ; 5.705      ;
; 14.432 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a21~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.139      ; 5.716      ;
; 14.432 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a44~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.126      ; 5.703      ;
; 14.435 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a10~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.120      ; 5.694      ;
; 14.436 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a54~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.116      ; 5.689      ;
; 14.438 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a12~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.130      ; 5.701      ;
; 14.447 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a40~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.122      ; 5.684      ;
; 14.447 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a46~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.124      ; 5.686      ;
; 14.450 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.137      ; 5.696      ;
; 14.454 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a18~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.137      ; 5.692      ;
; 14.455 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a13~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.126      ; 5.680      ;
; 14.465 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a37~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.087      ; 5.631      ;
; 14.467 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a14~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.139      ; 5.681      ;
; 14.476 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.107      ; 5.640      ;
; 14.477 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a22~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.131      ; 5.663      ;
; 14.478 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a25~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.117      ; 5.648      ;
; 14.479 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.077      ; 5.607      ;
; 14.480 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.131      ; 5.660      ;
; 14.481 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a35~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.096      ; 5.624      ;
; 14.482 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a49~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.130      ; 5.657      ;
; 14.484 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a24~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.066      ; 5.591      ;
; 14.484 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a28~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.084      ; 5.609      ;
; 14.486 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[5]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a0~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.074      ; 5.597      ;
; 14.486 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a17~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.142      ; 5.665      ;
; 14.486 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.081      ; 5.604      ;
; 14.488 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.133      ; 5.654      ;
; 14.488 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.139      ; 5.660      ;
; 14.488 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a32~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.103      ; 5.624      ;
; 14.489 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a28~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.073      ; 5.593      ;
; 14.490 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a19~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.109      ; 5.628      ;
; 14.490 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a55~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.124      ; 5.643      ;
; 14.492 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[1]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a1~porta_address_reg0  ; clock_50     ; clock_50    ; 20.000       ; 0.092      ; 5.609      ;
; 14.492 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|branch_unit:branch|branch_taken_latch ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a62~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.112      ; 5.629      ;
; 14.493 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a51~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.122      ; 5.638      ;
; 14.493 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|decode:D|instr_out[2]                           ; system:rv|system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4m12:auto_generated|ram_block1a20~porta_address_reg0 ; clock_50     ; clock_50    ; 20.000       ; 0.128      ; 5.644      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|read_latency_shift_reg[0]                                                                          ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.256      ; 0.475      ;
; 0.148 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.224      ; 0.478      ;
; 0.152 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.227      ; 0.483      ;
; 0.154 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.227      ; 0.485      ;
; 0.160 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.227      ; 0.491      ;
; 0.168 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.227      ; 0.499      ;
; 0.172 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                        ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|valid_instr_out_saved                                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.051      ; 0.307      ;
; 0.172 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~porta_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.224      ; 0.500      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][51]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][82]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem[1][82]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[0]                                                                                                              ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[0]                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledr_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                    ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                        ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack                                                                                                          ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_r_ack                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack                                                                                                          ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|load_store_unit:ls_unit|expecting_w_ack                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[2]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[2]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[1]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[1]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[3]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[3]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[4]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[4]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|no_fwd_path                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|no_fwd_path                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                       ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                        ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                        ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                         ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                                                                              ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                         ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                                                                               ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                  ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full           ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_full                          ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty      ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                     ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|state.state_2                                                                                                                ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|state.state_2                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                              ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|predicted_pc[1]                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved_en                                                                                                             ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|pc_corr_saved_en                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out                                                                                                     ; system:rv|Orca:vectorblox_orca_0|orca_core:core|instruction_fetch:instr_fetch|suppress_valid_instr_out                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[0]                                                                                                                                      ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|rd_latch[0]                                                                                                                                                     ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                ; system:rv|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                            ; system:rv|system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                         ; system:rv|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                ; system:rv|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                               ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_hex_0:hex_3|data_out[23]                                                                                                                                                                  ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[23]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_hex_0:hex_3|data_out[2]                                                                                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[2]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_hex_0:ledg|data_out[9]                                                                                                                                                                    ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[9]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|\mul_gen:mul_ab_valid                                                                                                        ; system:rv|Orca:vectorblox_orca_0|orca_core:core|execute:X|arithmetic_unit:alu|mul_dest_valid                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                             ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                                                                            ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                     ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_hex_0:hex_3|data_out[20]                                                                                                                                                                  ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[20]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; system:rv|system_hex_0:hex_1|data_out[25]                                                                                                                                                                  ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[25]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.043      ; 0.315      ;
; 0.190 ; system:rv|system_hex_0:hex_3|data_out[1]                                                                                                                                                                   ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[1]                                                                                                ; clock_50     ; clock_50    ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                    ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.184      ; 0.478      ;
; 0.191 ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                       ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.050      ; 0.325      ;
; 0.191 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.183      ; 0.478      ;
; 0.192 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                    ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; system:rv|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.039      ; 0.316      ;
; 0.194 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.184      ; 0.482      ;
; 0.198 ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|altsyncram_eio1:FIFOram|ram_block1a0~portb_address_reg0 ; clock_50     ; clock_50    ; 0.000        ; 0.184      ; 0.486      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock_50'                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.225 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; clock_50     ; clock_50    ; 20.000       ; 0.174      ; 2.904      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[0]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem_used[1]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[0]                         ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|wait_latency_counter[1]                         ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|read_latency_shift_reg[0]                       ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[1][82]                                           ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:ledg_s1_agent_rsp_fifo|mem[0][51]                                           ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.299 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[7]                              ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[7]                              ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[15]                             ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[3]                              ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[6]                             ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[7]                             ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[7]                             ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[7]                             ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.693      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[5]                              ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.300 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_2_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.005      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[14]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[29]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[28]                            ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[22]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_rsp_mux:rsp_mux|WideOr1~2_OTERM499                                       ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|read_latency_shift_reg[0]                       ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[1]                         ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|wait_latency_counter[0]                         ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[0]                              ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                    ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                    ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[1]                              ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[2]                              ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[0]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                       ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[6]                              ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[1]                                         ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[0]                        ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|wait_latency_counter[1]                        ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[21]                            ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[22]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[28]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[28]                            ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]       ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[11]                                                                                                              ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[11]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[11]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[29]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[8]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]        ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[8]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[8]                             ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledg_s1_translator|av_readdata_pre[15]                             ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[15]                            ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[4]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[4]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]        ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[5]                             ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                     ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[6]                             ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|read_latency_shift_reg[0]                      ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[7]                             ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_2|data_out[7]                                                                                                               ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][82]                     ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][51]                     ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.007      ; 2.693      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_0_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.008      ; 2.694      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[1][82]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
; 17.301 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem[0][51]                                          ; clock_50     ; clock_50    ; 20.000       ; 0.006      ; 2.692      ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock_50'                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.999 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[4]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.330      ; 2.413      ;
; 1.999 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_3_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.331      ; 2.414      ;
; 2.002 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.325      ; 2.411      ;
; 2.002 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.325      ; 2.411      ;
; 2.006 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|last_dest_id[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.321      ; 2.411      ;
; 2.009 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[16]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.336      ; 2.429      ;
; 2.009 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[17]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.336      ; 2.429      ;
; 2.010 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[22]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.322      ; 2.416      ;
; 2.010 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[11]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.322      ; 2.416      ;
; 2.010 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[29]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.322      ; 2.416      ;
; 2.010 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[15]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.322      ; 2.416      ;
; 2.010 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[7]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.322      ; 2.416      ;
; 2.023 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[21]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.308      ; 2.415      ;
; 2.024 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[13]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.312      ; 2.420      ;
; 2.024 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[31]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.312      ; 2.420      ;
; 2.024 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[12]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.312      ; 2.420      ;
; 2.024 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[14]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.313      ; 2.421      ;
; 2.025 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[9]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.309      ; 2.418      ;
; 2.025 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[0]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.309      ; 2.418      ;
; 2.025 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[6]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.309      ; 2.418      ;
; 2.026 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[15]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.305      ; 2.415      ;
; 2.037 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[23]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.297      ; 2.418      ;
; 2.037 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[7]                                                                                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.297      ; 2.418      ;
; 2.039 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[19]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.296      ; 2.419      ;
; 2.039 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[27]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.296      ; 2.419      ;
; 2.039 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[31]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.296      ; 2.419      ;
; 2.039 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[25]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.296      ; 2.419      ;
; 2.039 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:ledg|data_out[26]                                                                                                                                                                                          ; clock_50     ; clock_50    ; 0.000        ; 0.296      ; 2.419      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|pending_response_count[0]                                                                                               ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|has_pending_responses                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|has_pending_responses                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|pending_response_count[0]                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.122      ; 2.412      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[0]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.122      ; 2.412      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[0]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem_used[1]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[1][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s2_agent_rsp_fifo|mem[0][103]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[1][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.122      ; 2.412      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem[0][103]                                                                                                              ; clock_50     ; clock_50    ; 0.000        ; 0.122      ; 2.412      ;
; 2.206 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s2_translator|read_latency_shift_reg[0]                                                                                      ; clock_50     ; clock_50    ; 0.000        ; 0.121      ; 2.411      ;
; 2.207 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:vectorblox_orca_0_data_limiter|last_channel[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.120      ; 2.411      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[4]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.118      ; 2.414      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[20]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.134      ; 2.430      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_0_s1_translator|av_readdata_pre[15]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[17]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.134      ; 2.430      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:ledr_s1_translator|av_readdata_pre[17]                                                                                                        ; clock_50     ; clock_50    ; 0.000        ; 0.134      ; 2.430      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|av_readdata_pre[28]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.118      ; 2.414      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|system_mm_interconnect_2_rsp_mux:rsp_mux|WideOr1~2_OTERM499                                                                                                                  ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[1]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|read_latency_shift_reg[0]                                                                                                 ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hex_1_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|wait_latency_counter[1]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[2]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.119      ; 2.415      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|last_channel[3]                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.116      ; 2.412      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[18]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.133      ; 2.429      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[0]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.116      ; 2.412      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_2_s1_translator|wait_latency_counter[1]                                                                                                   ; clock_50     ; clock_50    ; 0.000        ; 0.116      ; 2.412      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[18]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.133      ; 2.429      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_1_s1_translator|av_readdata_pre[18]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.134      ; 2.430      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.124      ; 2.420      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.124      ; 2.420      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                           ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                    ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.124      ; 2.420      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                            ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|t_ena                                                                                                                             ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[19]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.133      ; 2.429      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[19]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.133      ; 2.429      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_3|data_out[28]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.118      ; 2.414      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:hex_3_s1_translator|av_readdata_pre[28]                                                                                                       ; clock_50     ; clock_50    ; 0.000        ; 0.118      ; 2.414      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_0|data_out[16]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.133      ; 2.429      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_hex_0:hex_1|data_out[16]                                                                                                                                                                                         ; clock_50     ; clock_50    ; 0.000        ; 0.133      ; 2.429      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
; 2.212 ; system:rv|altera_reset_controller:rst_controller|r_sync_rst ; system:rv|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_c011:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; clock_50     ; clock_50    ; 0.000        ; 0.127      ; 2.423      ;
+-------+-------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 117.268 ns




+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 8.566 ; 0.135 ; 14.777   ; 1.999   ; 9.372               ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 49.472              ;
;  clock_50            ; 8.566 ; 0.135 ; 14.777   ; 1.999   ; 9.372               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock_50            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; false path ; 0          ; false path ; false path ;
; clock_50            ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; altera_reserved_tck ; clock_50            ; false path ; false path ; 0          ; 0          ;
; clock_50            ; clock_50            ; 578102     ; 0          ; 0          ; 0          ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; false path ; 0          ; false path ; false path ;
; clock_50            ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; altera_reserved_tck ; clock_50            ; false path ; false path ; 0          ; 0          ;
; clock_50            ; clock_50            ; 578102     ; 0          ; 0          ; 0          ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                        ;
+---------------------+---------------------+------------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+------------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; false path ; 0        ; false path ; 0        ;
; clock_50            ; clock_50            ; 554        ; 0        ; 0          ; 0        ;
+---------------------+---------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Removal Transfers                                                                         ;
+---------------------+---------------------+------------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+------------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; false path ; 0        ; false path ; 0        ;
; clock_50            ; clock_50            ; 554        ; 0        ; 0          ; 0        ;
+---------------------+---------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 266   ; 266  ;
; Unconstrained Output Ports      ; 83    ; 83   ;
; Unconstrained Output Port Paths ; 1147  ; 1147 ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; clock_50            ; clock_50            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; KEY[1]              ; Partially constrained                                                                ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; KEY[1]              ; Partially constrained                                                                ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File db/ip/sld7c65c258/alt_sld_fab.qip not found
    Info (125063): set_global_assignment -name QIP_FILE db/ip/sld7c65c258/alt_sld_fab.qip
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition
    Info: Processing started: Sat Apr 01 13:39:45 2017
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system.sdc'
Warning (332174): Ignored filter at system.sdc(10): CLOCK2_50 could not be matched with a port File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 10
Warning (332049): Ignored create_clock at system.sdc(10): Argument <targets> is an empty collection File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 10
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 10
Warning (332174): Ignored filter at system.sdc(11): CLOCK3_50 could not be matched with a port File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 11
Warning (332049): Ignored create_clock at system.sdc(11): Argument <targets> is an empty collection File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 11
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 11
Warning (332174): Ignored filter at system.sdc(12): CAMERA_PIXCLK could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 12
Warning (332049): Ignored create_clock at system.sdc(12): Argument <targets> is not an object ID File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 12
    Info (332050): create_clock -period 10.416 CAMERA_PIXCLK File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 12
Warning (332174): Ignored filter at system.sdc(13): I2C_CCD_Config:u8|mI2C_CTRL_CLK could not be matched with a port or pin or register or keeper or net or combinational node or node File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 13
Warning (332049): Ignored create_clock at system.sdc(13): Argument <targets> is not an object ID File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 13
    Info (332050): create_clock -period 100000 I2C_CCD_Config:u8|mI2C_CTRL_CLK File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 13
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at system.sdc(66): *Reset_Delay:*|oRST* could not be matched with a keeper File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 66
Warning (332049): Ignored set_false_path at system.sdc(66): Argument <from> is an empty collection File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers {*Reset_Delay:*|oRST*}] File: C:/Users/Joseph/Documents/local_repos/orca_adaptation2/de2-115/system.sdc Line: 66
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.566               0.000 clock_50 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 clock_50 
Info (332146): Worst-case recovery slack is 14.777
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.777               0.000 clock_50 
Info (332146): Worst-case removal slack is 3.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.883               0.000 clock_50 
Info (332146): Worst-case minimum pulse width slack is 9.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.491               0.000 clock_50 
    Info (332119):    49.617               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 114.420 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.417               0.000 clock_50 
Info (332146): Worst-case hold slack is 0.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.270               0.000 clock_50 
Info (332146): Worst-case recovery slack is 15.313
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.313               0.000 clock_50 
Info (332146): Worst-case removal slack is 3.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.516               0.000 clock_50 
Info (332146): Worst-case minimum pulse width slack is 9.528
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.528               0.000 clock_50 
    Info (332119):    49.562               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 114.991 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.155               0.000 clock_50 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 clock_50 
Info (332146): Worst-case recovery slack is 17.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.225               0.000 clock_50 
Info (332146): Worst-case removal slack is 1.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.999               0.000 clock_50 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 clock_50 
    Info (332119):    49.472               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 117.268 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 975 megabytes
    Info: Processing ended: Sat Apr 01 13:40:11 2017
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:06


