# ðŸ’» Design Sources

This folder contains all **design RTL**, **golden models**, and **assertions**.

**Contents:**
- `AXI_design/designer_rtl/` â€“ Synthesizable RTL for AXI master, slave, and wrapper.
- `AXI_design/golden_models/` â€“ Behavioral models used as reference.
- `AXI_Assertions/` â€“ SystemVerilog Assertions (SVA) for protocol compliance.

> Keep RTL and golden models aligned to ensure correct scoreboard comparisons.