Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Thu Aug 26 08:58:15 2021
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_48_ultrascale2_250/implementedSystem_power_synth.rpt
| Design           : implementedSystem_toplevel
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.947        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.982        |
| Device Static (W)        | 2.965        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 97.9         |
| Junction Temperature (C) | 27.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.100 |        3 |       --- |             --- |
| CLB Logic               |     0.322 |    25358 |       --- |             --- |
|   LUT as Logic          |     0.249 |     8182 |   1728000 |            0.47 |
|   LUT as Shift Register |     0.046 |     2008 |    791040 |            0.25 |
|   Register              |     0.026 |    10610 |   3456000 |            0.31 |
|   CARRY8                |     0.001 |       99 |    216000 |            0.05 |
|   Others                |     0.000 |      340 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |     2531 |   1728000 |            0.15 |
| Signals                 |     0.432 |    15698 |       --- |             --- |
| DSPs                    |     0.020 |       14 |     12288 |            0.11 |
| I/O                     |     0.107 |      194 |       832 |           23.32 |
| Static Power            |     2.965 |          |           |                 |
| Total                   |     3.947 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     2.192 |       1.030 |      1.163 |
| Vccint_io  |       0.850 |     0.147 |       0.005 |      0.142 |
| Vccbram    |       0.850 |     0.020 |       0.000 |      0.020 |
| Vccaux     |       1.800 |     0.885 |       0.000 |      0.885 |
| Vccaux_io  |       1.800 |     0.128 |       0.024 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.033 |       0.033 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| implementedSystem_toplevel            |     0.982 |
|   Delay10No1_instance                 |     0.002 |
|   Delay10No2_instance                 |     0.002 |
|   Delay10No_instance                  |     0.002 |
|   Delay1No10_instance                 |    <0.001 |
|   Delay1No11_instance                 |     0.002 |
|   Delay1No12_instance                 |    <0.001 |
|   Delay1No13_instance                 |     0.002 |
|   Delay1No14_instance                 |     0.006 |
|   Delay1No15_instance                 |     0.008 |
|   Delay1No16_instance                 |     0.006 |
|   Delay1No17_instance                 |     0.008 |
|   Delay1No18_instance                 |     0.006 |
|   Delay1No19_instance                 |     0.008 |
|   Delay1No1_instance                  |     0.002 |
|   Delay1No20_instance                 |     0.008 |
|   Delay1No21_instance                 |     0.008 |
|   Delay1No22_instance                 |     0.006 |
|   Delay1No2_instance                  |    <0.001 |
|   Delay1No3_instance                  |     0.002 |
|   Delay1No4_instance                  |     0.001 |
|   Delay1No5_instance                  |     0.002 |
|   Delay1No6_instance                  |    <0.001 |
|   Delay1No7_instance                  |     0.002 |
|   Delay1No8_instance                  |     0.001 |
|   Delay1No9_instance                  |     0.002 |
|   Delay1No_instance                   |    <0.001 |
|   Delay22No2_instance                 |     0.002 |
|   Delay26No2_instance                 |     0.004 |
|   Delay27No5_instance                 |     0.004 |
|   Delay30No2_instance                 |     0.002 |
|   Delay32No1_instance                 |     0.001 |
|   Delay32No2_instance                 |     0.004 |
|   Delay32No_instance                  |     0.004 |
|   Delay33No_instance                  |     0.004 |
|   Delay34No1_instance                 |     0.004 |
|   Delay34No_instance                  |     0.004 |
|   In2_0_IBUF[0]_inst                  |    <0.001 |
|   In2_0_IBUF[10]_inst                 |    <0.001 |
|   In2_0_IBUF[11]_inst                 |    <0.001 |
|   In2_0_IBUF[12]_inst                 |    <0.001 |
|   In2_0_IBUF[13]_inst                 |    <0.001 |
|   In2_0_IBUF[14]_inst                 |    <0.001 |
|   In2_0_IBUF[15]_inst                 |    <0.001 |
|   In2_0_IBUF[16]_inst                 |    <0.001 |
|   In2_0_IBUF[17]_inst                 |    <0.001 |
|   In2_0_IBUF[18]_inst                 |    <0.001 |
|   In2_0_IBUF[19]_inst                 |    <0.001 |
|   In2_0_IBUF[1]_inst                  |    <0.001 |
|   In2_0_IBUF[20]_inst                 |    <0.001 |
|   In2_0_IBUF[21]_inst                 |    <0.001 |
|   In2_0_IBUF[22]_inst                 |    <0.001 |
|   In2_0_IBUF[23]_inst                 |    <0.001 |
|   In2_0_IBUF[24]_inst                 |    <0.001 |
|   In2_0_IBUF[25]_inst                 |    <0.001 |
|   In2_0_IBUF[26]_inst                 |    <0.001 |
|   In2_0_IBUF[27]_inst                 |    <0.001 |
|   In2_0_IBUF[28]_inst                 |    <0.001 |
|   In2_0_IBUF[29]_inst                 |    <0.001 |
|   In2_0_IBUF[2]_inst                  |    <0.001 |
|   In2_0_IBUF[30]_inst                 |    <0.001 |
|   In2_0_IBUF[31]_inst                 |    <0.001 |
|   In2_0_IBUF[3]_inst                  |    <0.001 |
|   In2_0_IBUF[4]_inst                  |    <0.001 |
|   In2_0_IBUF[5]_inst                  |    <0.001 |
|   In2_0_IBUF[6]_inst                  |    <0.001 |
|   In2_0_IBUF[7]_inst                  |    <0.001 |
|   In2_0_IBUF[8]_inst                  |    <0.001 |
|   In2_0_IBUF[9]_inst                  |    <0.001 |
|   In2_1_IBUF[0]_inst                  |    <0.001 |
|   In2_1_IBUF[10]_inst                 |    <0.001 |
|   In2_1_IBUF[11]_inst                 |    <0.001 |
|   In2_1_IBUF[12]_inst                 |    <0.001 |
|   In2_1_IBUF[13]_inst                 |    <0.001 |
|   In2_1_IBUF[14]_inst                 |    <0.001 |
|   In2_1_IBUF[15]_inst                 |    <0.001 |
|   In2_1_IBUF[16]_inst                 |    <0.001 |
|   In2_1_IBUF[17]_inst                 |    <0.001 |
|   In2_1_IBUF[18]_inst                 |    <0.001 |
|   In2_1_IBUF[19]_inst                 |    <0.001 |
|   In2_1_IBUF[1]_inst                  |    <0.001 |
|   In2_1_IBUF[20]_inst                 |    <0.001 |
|   In2_1_IBUF[21]_inst                 |    <0.001 |
|   In2_1_IBUF[22]_inst                 |    <0.001 |
|   In2_1_IBUF[23]_inst                 |    <0.001 |
|   In2_1_IBUF[24]_inst                 |    <0.001 |
|   In2_1_IBUF[25]_inst                 |    <0.001 |
|   In2_1_IBUF[26]_inst                 |    <0.001 |
|   In2_1_IBUF[27]_inst                 |    <0.001 |
|   In2_1_IBUF[28]_inst                 |    <0.001 |
|   In2_1_IBUF[29]_inst                 |    <0.001 |
|   In2_1_IBUF[2]_inst                  |    <0.001 |
|   In2_1_IBUF[30]_inst                 |    <0.001 |
|   In2_1_IBUF[31]_inst                 |    <0.001 |
|   In2_1_IBUF[3]_inst                  |    <0.001 |
|   In2_1_IBUF[4]_inst                  |    <0.001 |
|   In2_1_IBUF[5]_inst                  |    <0.001 |
|   In2_1_IBUF[6]_inst                  |    <0.001 |
|   In2_1_IBUF[7]_inst                  |    <0.001 |
|   In2_1_IBUF[8]_inst                  |    <0.001 |
|   In2_1_IBUF[9]_inst                  |    <0.001 |
|   In2_2_IBUF[0]_inst                  |    <0.001 |
|   In2_2_IBUF[10]_inst                 |    <0.001 |
|   In2_2_IBUF[11]_inst                 |    <0.001 |
|   In2_2_IBUF[12]_inst                 |    <0.001 |
|   In2_2_IBUF[13]_inst                 |    <0.001 |
|   In2_2_IBUF[14]_inst                 |    <0.001 |
|   In2_2_IBUF[15]_inst                 |    <0.001 |
|   In2_2_IBUF[16]_inst                 |    <0.001 |
|   In2_2_IBUF[17]_inst                 |    <0.001 |
|   In2_2_IBUF[18]_inst                 |    <0.001 |
|   In2_2_IBUF[19]_inst                 |    <0.001 |
|   In2_2_IBUF[1]_inst                  |    <0.001 |
|   In2_2_IBUF[20]_inst                 |    <0.001 |
|   In2_2_IBUF[21]_inst                 |    <0.001 |
|   In2_2_IBUF[22]_inst                 |    <0.001 |
|   In2_2_IBUF[23]_inst                 |    <0.001 |
|   In2_2_IBUF[24]_inst                 |    <0.001 |
|   In2_2_IBUF[25]_inst                 |    <0.001 |
|   In2_2_IBUF[26]_inst                 |    <0.001 |
|   In2_2_IBUF[27]_inst                 |    <0.001 |
|   In2_2_IBUF[28]_inst                 |    <0.001 |
|   In2_2_IBUF[29]_inst                 |    <0.001 |
|   In2_2_IBUF[2]_inst                  |    <0.001 |
|   In2_2_IBUF[30]_inst                 |    <0.001 |
|   In2_2_IBUF[31]_inst                 |    <0.001 |
|   In2_2_IBUF[3]_inst                  |    <0.001 |
|   In2_2_IBUF[4]_inst                  |    <0.001 |
|   In2_2_IBUF[5]_inst                  |    <0.001 |
|   In2_2_IBUF[6]_inst                  |    <0.001 |
|   In2_2_IBUF[7]_inst                  |    <0.001 |
|   In2_2_IBUF[8]_inst                  |    <0.001 |
|   In2_2_IBUF[9]_inst                  |    <0.001 |
|   MUX_Product10_0_impl_0_instance     |     0.009 |
|   MUX_Product1_0_impl_0_LUT_instance  |    <0.001 |
|     instLUT                           |    <0.001 |
|   MUX_Product1_0_impl_0_instance      |     0.005 |
|   MUX_Product1_2_impl_0_LUT_instance  |     0.002 |
|     instLUT                           |     0.002 |
|   MUX_Product1_2_impl_0_instance      |     0.001 |
|   MUX_Product1_2_impl_1_LUT_instance  |     0.002 |
|     instLUT                           |     0.002 |
|   MUX_Product1_2_impl_1_instance      |     0.004 |
|   MUX_Product21_2_impl_0_LUT_instance |    <0.001 |
|     instLUT                           |    <0.001 |
|   MUX_Product21_2_impl_0_instance     |    <0.001 |
|   MUX_Product21_2_impl_1_LUT_instance |    <0.001 |
|     instLUT                           |    <0.001 |
|   MUX_Product21_2_impl_1_instance     |     0.002 |
|   MUX_Product23_2_impl_0_LUT_instance |    <0.001 |
|     instLUT                           |    <0.001 |
|   MUX_Product23_2_impl_0_instance     |    <0.001 |
|   MUX_Product_0_impl_0_instance       |     0.008 |
|   MUX_Product_0_impl_1_instance       |     0.022 |
|   MUX_Product_2_impl_0_LUT_instance   |     0.002 |
|     instLUT                           |     0.002 |
|   MUX_Product_2_impl_0_instance       |     0.001 |
|   MUX_Product_2_impl_1_LUT_instance   |     0.005 |
|     instLUT                           |     0.005 |
|   MUX_Product_2_impl_1_instance       |     0.010 |
|   MUX_Sum1_0_impl_0_instance          |     0.029 |
|   MUX_Sum1_0_impl_1_instance          |     0.025 |
|   MUX_Sum1_1_impl_0_instance          |     0.026 |
|   MUX_Sum1_1_impl_1_instance          |     0.025 |
|   MUX_Sum1_2_impl_0_instance          |     0.028 |
|   MUX_Sum1_2_impl_1_instance          |     0.024 |
|   ModCount641_instance                |     0.138 |
|   Product10_0_impl_instance           |     0.007 |
|     SignificandMultiplication         |     0.005 |
|   Product1_0_impl_instance            |     0.006 |
|     SignificandMultiplication         |     0.004 |
|   Product1_2_impl_instance            |     0.007 |
|     SignificandMultiplication         |     0.004 |
|   Product21_2_impl_instance           |     0.006 |
|     SignificandMultiplication         |     0.004 |
|   Product23_2_impl_instance           |     0.007 |
|     SignificandMultiplication         |     0.004 |
|   Product_0_impl_instance             |     0.008 |
|     SignificandMultiplication         |     0.005 |
|   Product_2_impl_instance             |     0.006 |
|     SignificandMultiplication         |     0.005 |
|   SharedReg101_instance               |     0.003 |
|   SharedReg102_instance               |     0.002 |
|   SharedReg103_instance               |     0.002 |
|   SharedReg104_instance               |    <0.001 |
|   SharedReg105_instance               |     0.001 |
|   SharedReg106_instance               |     0.002 |
|   SharedReg107_instance               |     0.001 |
|   SharedReg108_instance               |     0.002 |
|   SharedReg109_instance               |     0.002 |
|   SharedReg10_instance                |     0.005 |
|   SharedReg110_instance               |    <0.001 |
|   SharedReg111_instance               |     0.002 |
|   SharedReg112_instance               |     0.004 |
|   SharedReg113_instance               |     0.001 |
|   SharedReg114_instance               |    <0.001 |
|   SharedReg115_instance               |     0.002 |
|   SharedReg116_instance               |     0.002 |
|   SharedReg117_instance               |     0.002 |
|   SharedReg118_instance               |     0.007 |
|   SharedReg11_instance                |     0.005 |
|   SharedReg120_instance               |     0.002 |
|   SharedReg121_instance               |     0.002 |
|   SharedReg122_instance               |     0.002 |
|   SharedReg123_instance               |    <0.001 |
|   SharedReg124_instance               |    <0.001 |
|   SharedReg125_instance               |     0.002 |
|   SharedReg126_instance               |     0.001 |
|   SharedReg127_instance               |     0.001 |
|   SharedReg128_instance               |    <0.001 |
|   SharedReg129_instance               |     0.001 |
|   SharedReg12_instance                |    <0.001 |
|   SharedReg130_instance               |     0.002 |
|   SharedReg131_instance               |     0.004 |
|   SharedReg132_instance               |     0.001 |
|   SharedReg133_instance               |     0.001 |
|   SharedReg134_instance               |     0.002 |
|   SharedReg135_instance               |     0.002 |
|   SharedReg136_instance               |     0.002 |
|   SharedReg137_instance               |    <0.001 |
|   SharedReg138_instance               |    <0.001 |
|   SharedReg139_instance               |     0.001 |
|   SharedReg13_instance                |    <0.001 |
|   SharedReg140_instance               |    <0.001 |
|   SharedReg141_instance               |     0.001 |
|   SharedReg142_instance               |     0.001 |
|   SharedReg143_instance               |     0.001 |
|   SharedReg144_instance               |     0.003 |
|   SharedReg145_instance               |    <0.001 |
|   SharedReg146_instance               |    <0.001 |
|   SharedReg147_instance               |    <0.001 |
|   SharedReg148_instance               |    <0.001 |
|   SharedReg149_instance               |    <0.001 |
|   SharedReg14_instance                |     0.001 |
|   SharedReg150_instance               |    <0.001 |
|   SharedReg151_instance               |    <0.001 |
|   SharedReg152_instance               |     0.001 |
|   SharedReg155_instance               |    <0.001 |
|   SharedReg156_instance               |    <0.001 |
|   SharedReg157_instance               |    <0.001 |
|   SharedReg158_instance               |    <0.001 |
|   SharedReg159_instance               |    <0.001 |
|   SharedReg15_instance                |     0.001 |
|   SharedReg160_instance               |    <0.001 |
|   SharedReg168_instance               |    <0.001 |
|   SharedReg169_instance               |    <0.001 |
|   SharedReg16_instance                |    <0.001 |
|   SharedReg170_instance               |    <0.001 |
|   SharedReg171_instance               |     0.001 |
|   SharedReg172_instance               |    <0.001 |
|   SharedReg173_instance               |    <0.001 |
|   SharedReg174_instance               |     0.001 |
|   SharedReg175_instance               |     0.001 |
|   SharedReg176_instance               |     0.002 |
|   SharedReg177_instance               |    <0.001 |
|   SharedReg178_instance               |    <0.001 |
|   SharedReg179_instance               |    <0.001 |
|   SharedReg17_instance                |    <0.001 |
|   SharedReg180_instance               |    <0.001 |
|   SharedReg181_instance               |    <0.001 |
|   SharedReg182_instance               |    <0.001 |
|   SharedReg183_instance               |    <0.001 |
|   SharedReg184_instance               |     0.001 |
|   SharedReg187_instance               |    <0.001 |
|   SharedReg188_instance               |     0.001 |
|   SharedReg189_instance               |    <0.001 |
|   SharedReg18_instance                |     0.002 |
|   SharedReg190_instance               |    <0.001 |
|   SharedReg191_instance               |    <0.001 |
|   SharedReg192_instance               |    <0.001 |
|   SharedReg19_instance                |     0.004 |
|   SharedReg1_instance                 |    <0.001 |
|   SharedReg20_instance                |    <0.001 |
|   SharedReg21_instance                |     0.003 |
|   SharedReg22_instance                |    <0.001 |
|   SharedReg23_instance                |    <0.001 |
|   SharedReg24_instance                |    <0.001 |
|   SharedReg25_instance                |    <0.001 |
|   SharedReg26_instance                |    <0.001 |
|   SharedReg27_instance                |     0.002 |
|   SharedReg28_instance                |     0.005 |
|   SharedReg29_instance                |     0.005 |
|   SharedReg2_instance                 |     0.002 |
|   SharedReg30_instance                |     0.001 |
|   SharedReg31_instance                |    <0.001 |
|   SharedReg32_instance                |    <0.001 |
|   SharedReg33_instance                |     0.004 |
|   SharedReg34_instance                |     0.002 |
|   SharedReg35_instance                |    <0.001 |
|   SharedReg36_instance                |     0.001 |
|   SharedReg37_instance                |     0.001 |
|   SharedReg38_instance                |    <0.001 |
|   SharedReg39_instance                |     0.003 |
|   SharedReg3_instance                 |     0.002 |
|   SharedReg40_instance                |     0.002 |
|   SharedReg41_instance                |     0.004 |
|   SharedReg42_instance                |     0.002 |
|   SharedReg43_instance                |     0.001 |
|   SharedReg44_instance                |     0.002 |
|   SharedReg45_instance                |     0.002 |
|   SharedReg46_instance                |     0.002 |
|   SharedReg47_instance                |     0.002 |
|   SharedReg48_instance                |     0.002 |
|   SharedReg49_instance                |     0.002 |
|   SharedReg4_instance                 |     0.002 |
|   SharedReg50_instance                |     0.002 |
|   SharedReg51_instance                |     0.002 |
|   SharedReg52_instance                |     0.001 |
|   SharedReg53_instance                |     0.005 |
|   SharedReg54_instance                |     0.002 |
|   SharedReg55_instance                |     0.002 |
|   SharedReg56_instance                |     0.004 |
|   SharedReg57_instance                |    <0.001 |
|   SharedReg58_instance                |     0.002 |
|   SharedReg59_instance                |     0.001 |
|   SharedReg5_instance                 |     0.002 |
|   SharedReg60_instance                |     0.001 |
|   SharedReg61_instance                |     0.002 |
|   SharedReg62_instance                |     0.001 |
|   SharedReg63_instance                |    <0.001 |
|   SharedReg64_instance                |     0.002 |
|   SharedReg65_instance                |     0.001 |
|   SharedReg66_instance                |     0.001 |
|   SharedReg67_instance                |     0.005 |
|   SharedReg68_instance                |     0.005 |
|   SharedReg69_instance                |     0.002 |
|   SharedReg6_instance                 |    <0.001 |
|   SharedReg70_instance                |     0.002 |
|   SharedReg71_instance                |     0.001 |
|   SharedReg72_instance                |    <0.001 |
|   SharedReg73_instance                |     0.002 |
|   SharedReg74_instance                |     0.003 |
|   SharedReg75_instance                |     0.003 |
|   SharedReg76_instance                |     0.001 |
|   SharedReg77_instance                |     0.005 |
|   SharedReg78_instance                |     0.005 |
|   SharedReg79_instance                |     0.003 |
|   SharedReg7_instance                 |     0.002 |
|   SharedReg80_instance                |     0.004 |
|   SharedReg81_instance                |     0.006 |
|   SharedReg83_instance                |     0.002 |
|   SharedReg84_instance                |     0.002 |
|   SharedReg85_instance                |     0.001 |
|   SharedReg86_instance                |    <0.001 |
|   SharedReg87_instance                |    <0.001 |
|   SharedReg88_instance                |     0.002 |
|   SharedReg89_instance                |     0.002 |
|   SharedReg8_instance                 |    <0.001 |
|   SharedReg90_instance                |     0.001 |
|   SharedReg91_instance                |     0.001 |
|   SharedReg92_instance                |     0.002 |
|   SharedReg93_instance                |     0.004 |
|   SharedReg94_instance                |     0.001 |
|   SharedReg95_instance                |     0.001 |
|   SharedReg96_instance                |     0.002 |
|   SharedReg97_instance                |     0.002 |
|   SharedReg98_instance                |     0.002 |
|   SharedReg99_instance                |     0.004 |
|   SharedReg9_instance                 |     0.001 |
|   SharedReg_instance                  |     0.004 |
|   Sum1_0_impl_instance                |     0.008 |
|     FPAddSubOp_instance               |     0.008 |
|       LZC_component                   |     0.004 |
|       fracAdder                       |     0.001 |
|   Sum1_1_impl_instance                |     0.008 |
|     FPAddSubOp_instance               |     0.008 |
|       LZC_component                   |     0.004 |
|       fracAdder                       |     0.001 |
|   Sum1_2_impl_instance                |     0.008 |
|     FPAddSubOp_instance               |     0.008 |
|       LZC_component                   |     0.004 |
|       fracAdder                       |     0.001 |
|   clk_IBUF_inst                       |    <0.001 |
|   rst_IBUF_inst                       |    <0.001 |
+---------------------------------------+-----------+


