Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 09:37:26 2025
| Host         : Jonitka running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FrequencyCounter_control_sets_placed.rpt
| Design       : FrequencyCounter
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------+-----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |     Enable Signal     |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-----------------------+-----------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG |                       |                                   |                4 |              8 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                       | ClockDiv_Inst/clk_div[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG |                       | DispClk_Inst/p_0_in               |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | ClockDiv_Inst/ONE_SEC |                                   |               10 |             32 |         3.20 |
|  CLK100MHZ_IBUF_BUFG | pulse_cnt[0]_i_1_n_0  | ClockDiv_Inst/ONE_SEC             |                8 |             32 |         4.00 |
+----------------------+-----------------------+-----------------------------------+------------------+----------------+--------------+


