Requirements:
Cover all states of the FSM.
Cover all values of counter (0 to 8).
Cover all values of temp_data (0 to 255).
Cover all operations on temp_data.
Cover all operations on data_out in STATE_OUTPUT.
Cover counter-dependent data_out behavior.
Cover reset functionality.

Additional Requirements:
Use Verilatorâ€™s cover property syntax.
Do not modify the existing module logic.
Strictly avoid covergroups and always blocks.
Use concise style, leveraging $inside and event controls such as @(posedge clk) or @(posedge rst) based on Requirements.
