// Seed: 3984267322
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_17 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input logic id_3
    , id_17,
    output logic id_4,
    input tri id_5,
    output wor id_6,
    output tri0 id_7,
    output wand id_8
    , id_18,
    output wire id_9,
    input wor id_10,
    input logic id_11,
    input tri0 id_12,
    output supply1 id_13
    , id_19,
    input tri1 id_14,
    output uwire id_15
);
  always @(1, posedge 1'h0) begin
    if (1) id_4 <= id_11;
    else id_4 <= id_3;
  end
  module_0(
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_19,
      id_19,
      id_19,
      id_18,
      id_19,
      id_17,
      id_19,
      id_17
  );
endmodule
