{
  "module_name": "dai-intel.h",
  "hash_id": "ba8573c208dc53039a5351a9ef747ad83e3564fa163fc309f05dcb04e820fe43",
  "original_prompt": "Ingested from linux-6.6.14/include/sound/sof/dai-intel.h",
  "human_readable_source": " \n \n\n#ifndef __INCLUDE_SOUND_SOF_DAI_INTEL_H__\n#define __INCLUDE_SOUND_SOF_DAI_INTEL_H__\n\n#include <sound/sof/header.h>\n\n  \n#define SOF_DAI_INTEL_SSP_QUIRK_TINTE\t\t(1 << 0)\n  \n#define SOF_DAI_INTEL_SSP_QUIRK_PINTE\t\t(1 << 1)\n  \n#define SOF_DAI_INTEL_SSP_QUIRK_SMTATF\t\t(1 << 2)\n  \n#define SOF_DAI_INTEL_SSP_QUIRK_MMRATF\t\t(1 << 3)\n  \n#define SOF_DAI_INTEL_SSP_QUIRK_PSPSTWFDFD\t(1 << 4)\n  \n#define SOF_DAI_INTEL_SSP_QUIRK_PSPSRWFDFD\t(1 << 5)\n \n#define SOF_DAI_INTEL_SSP_QUIRK_LBM\t\t(1 << 6)\n\n  \n\n#define SOF_DAI_INTEL_SSP_FRAME_PULSE_WIDTH_MAX\t\t38\n#define SOF_DAI_INTEL_SSP_SLOT_PADDING_MAX\t\t31\n\n \n\n \n#define SOF_DAI_INTEL_SSP_MCLK_0_DISABLE\t\tBIT(0)\n \n#define SOF_DAI_INTEL_SSP_MCLK_1_DISABLE\t\tBIT(1)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_KA\t\tBIT(2)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_KA\t\tBIT(3)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_FS_KA\t\t\tBIT(4)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_IDLE_HIGH\tBIT(5)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_ES               BIT(6)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_ES               BIT(7)\n \n#define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_AON\t\tBIT(8)\n\n \n#define SOF_DAI_INTEL_DMIC_NUM_CTRL\t\t\t4\n\n \nstruct sof_ipc_dai_ssp_params {\n\tstruct sof_ipc_hdr hdr;\n\tuint16_t reserved1;\n\tuint16_t mclk_id;\n\n\tuint32_t mclk_rate;\t \n\tuint32_t fsync_rate;\t \n\tuint32_t bclk_rate;\t \n\n\t \n\tuint32_t tdm_slots;\n\tuint32_t rx_slots;\n\tuint32_t tx_slots;\n\n\t \n\tuint32_t sample_valid_bits;\n\tuint16_t tdm_slot_width;\n\tuint16_t reserved2;\t \n\n\t \n\tuint32_t mclk_direction;\n\n\tuint16_t frame_pulse_width;\n\tuint16_t tdm_per_slot_padding_flag;\n\tuint32_t clks_control;\n\tuint32_t quirks;\n\tuint32_t bclk_delay;\t \n} __packed;\n\n \nstruct sof_ipc_dai_hda_params {\n\tstruct sof_ipc_hdr hdr;\n\tuint32_t link_dma_ch;\n\tuint32_t rate;\n\tuint32_t channels;\n} __packed;\n\n \nstruct sof_ipc_dai_alh_params {\n\tstruct sof_ipc_hdr hdr;\n\tuint32_t stream_id;\n\tuint32_t rate;\n\tuint32_t channels;\n\n\t \n\tuint32_t reserved[13];\n} __packed;\n\n \n\n \nstruct sof_ipc_dai_dmic_pdm_ctrl {\n\tstruct sof_ipc_hdr hdr;\n\tuint16_t id;\t\t \n\n\tuint16_t enable_mic_a;\t \n\tuint16_t enable_mic_b;\t \n\n\tuint16_t polarity_mic_a;  \n\tuint16_t polarity_mic_b;  \n\n\tuint16_t clk_edge;\t \n\tuint16_t skew;\t\t \n\n\tuint16_t reserved[3];\t \n} __packed;\n\n \nstruct sof_ipc_dai_dmic_params {\n\tstruct sof_ipc_hdr hdr;\n\tuint32_t driver_ipc_version;\t \n\n\tuint32_t pdmclk_min;\t \n\tuint32_t pdmclk_max;\t \n\n\tuint32_t fifo_fs;\t \n\tuint32_t reserved_1;\t \n\tuint16_t fifo_bits;\t \n\tuint16_t fifo_bits_b;\t \n\n\tuint16_t duty_min;\t \n\tuint16_t duty_max;\t \n\n\tuint32_t num_pdm_active;  \n\t\t\t\t  \n\n\tuint32_t wake_up_time;       \n\tuint32_t min_clock_on_time;  \n\tuint32_t unmute_ramp_time;   \n\n\t \n\tuint32_t reserved[5];\n\n\t \n\tstruct sof_ipc_dai_dmic_pdm_ctrl pdm[SOF_DAI_INTEL_DMIC_NUM_CTRL];\n} __packed;\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}