http://www.systemc.org.
http://www.synopsys.com.
http://www.cadence.com.
C. Bender , P. N. Sanda , P. Kudva , R. Mata , V. Pokala , R. Haraden , M. Schallhorn, Soft-error resilience of the IBM POWER6 processor input/output subsystem, IBM Journal of Research and Development, v.52 n.3, p.285-292, May 2008[doi>10.1147/rd.523.0285]
Cristian Constantinescu, Neutron SER Characterization of Microprocessors, Proceedings of the 2005 International Conference on Dependable Systems and Networks, p.754-759, June 28-July 01, 2005[doi>10.1109/DSN.2005.69]
Avijit Dutta , Nur A. Touba, Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.3-11, September 26-28, 2007
Dan Ernst , Nam Sung Kim , Shidhartha Das , Sanjay Pant , Rajeev Rao , Toan Pham , Conrad Ziesler , David Blaauw , Todd Austin , Krisztian Flautner , Trevor Mudge, Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.7, December 03-05, 2003
Arthur Pereira Frantz , Maico Cassel , Fernanda Lima Kastensmidt , Érika Cota , Luigi Carro, Crosstalk- and SEU-Aware Networks on Chips, IEEE Design & Test, v.24 n.4, p.340-350, July 2007[doi>10.1109/MDT.2007.128]
Sunondo Ghosh , Rami Melhem , Daniel Mossé, Fault-Tolerance Through Scheduling of Aperiodic Tasks in Hard Real-Time Multiprocessor Systems, IEEE Transactions on Parallel and Distributed Systems, v.8 n.3, p.272-284, March 1997[doi>10.1109/71.584093]
Viacheslav Izosimov , Ilia Polian , Paul Pop , Petru Eles , Zebo Peng, Analysis and optimization of fault-tolerant embedded systems with hardened processors, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
JEDEC Standard, JESD89. 2001. http://www.jedec.org.
Weichen Liu , Zonghua Gu , Jiang Xu , Xiaowen Wu , Yaoyao Ye, Satisfiability Modulo Graph Theory for Task Mapping and Scheduling on Multiprocessor Systems, IEEE Transactions on Parallel and Distributed Systems, v.22 n.8, p.1382-1389, August 2011[doi>10.1109/TPDS.2010.204]
Weichen Liu , Jiang Xu , Xiaowen Wu , Yaoyao Ye , Xuan Wang , Wei Zhang , Mahdi Nikdast , Zhehui Wang, A NoC Traffic Suite Based on Real Applications, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.66-71, July 04-06, 2011[doi>10.1109/ISVLSI.2011.49]
G. Manimaran , C. Siva Ram Murthy, A Fault-Tolerant Dynamic Scheduling Algorithm for Multiprocessor Real-Time Systems and Its Analysis, IEEE Transactions on Parallel and Distributed Systems, v.9 n.11, p.1137-1152, November 1998[doi>10.1109/71.735960]
Sorin Manolache , Petru Eles , Zebo Peng, Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065648]
Subhasish Mitra, Globally optimized robust systems to overcome scaled CMOS reliability challenges, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403603]
S. Mitra, M. Zhang, S. Waqas, N. Seifert, B. Gill, and K. S. Kim. 2006. Combinational logic soft error correction. In Proceedings of the IEEE International Test Conference (ITC'06), IEEE Computer Society, Washington, D.C., 1--9.
R. Naseer, R. Z. Bhatti, and J. Draper. 2006. Analysis of soft error mitigation techniques for register files in IBM CU-08 90nm technology. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'06), vol. 1, IEEE Computer Society, Washington, D.C., 515--519.
Michael Nicolaidis, Time Redundancy Based Soft-Error Tolerance to Rescue Nanometer Technologies, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.86, April 26-30, 1999
M. Nicolaidis. 2005. Design for soft error mitigation. IEEE Trans. Device Materials Reliability 5, 3, 405--418.
B. Nicolescu , R. Velazco , M. Sonza-Reorda , M. Rebaudengo , M. Violante, A Software Fault Tolerance Method for Safety-Critical Systems: Effectiveness and Drawbacks, Proceedings of the 15th symposium on Integrated circuits and systems design, p.101, September 09-14, 2002
Dongkook Park , Chrysostomos Nicopoulos , Jongman Kim , N. Vijaykrishnan , Chita R. Das, Exploring Fault-Tolerant Network-on-Chip Architectures, Proceedings of the International Conference on Dependable Systems and Networks, p.93-104, June 25-28, 2006[doi>10.1109/DSN.2006.35]
A. Patooghy , M. Fazeli , S. G. Miremadi, A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips, Proceedings of the 13th Pacific Rim International Symposium on Dependable Computing, p.264-267, December 17-19, 2007[doi>10.1109/PRDC.2007.9]
Dhiraj K. Pradhan, Fault-tolerant computer system design, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
Maurizio Rebaudengo , Matteo Sonza Reorda , Marco Torchiano , Massimo Violante, Soft-Error Detection through Software Fault-Tolerance Techniques, Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.210-218, November 01-03, 1999
George A. Reis , Jonathan Chang , Neil Vachharajani , Ram Rangan , David I. August, SWIFT: Software Implemented Fault Tolerance, Proceedings of the international symposium on Code generation and optimization, p.243-254, March 20-23, 2005[doi>10.1109/CGO.2005.34]
J. A. Rivers , M. S. Gupta , Jeonghee Shin , P. N. Kudva , P. Bose, Error Tolerance in Server Class Processors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.7, p.945-959, July 2011[doi>10.1109/TCAD.2011.2158100]
Teruaki Sakata , Teppei Hirotsu , Hiromichi Yamada , Takeshi Kataoka, A Cost-Effective Dependable Microcontroller Architecture with Instruction-Level Rollback for Soft Error Recovery, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.256-265, June 25-28, 2007[doi>10.1109/DSN.2007.5]
Sanjit A. Seshia , Wenchao Li , Subhasish Mitra, Verification-guided soft error resilience, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Jared C. Smolens , Brian T. Gold , Babak Falsafi , James C. Hoe, Reunion: Complexity-Effective Multicore Redundancy, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.223-234, December 09-13, 2006[doi>10.1109/MICRO.2006.42]
T. Tobita and H. Kasahara. 2002. A standard task graph set for fair evaluation of multiprocessor scheduling algorithms. J. Scheduling 5, 5, 379--394.
Yu Wang , Jiang Xu , Shengxi Huang , Weichen Liu , Huazhong Yang, A case study of on-chip sensor network in multiprocessor system-on-chip, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629430]
Xinping Zhu , Wei Qin, Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146926]
