<profile>

<section name = "Vitis HLS Report for 'main'" level="0">
<item name = "Date">Mon Aug 12 18:54:00 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">gemver</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.999 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2425225, 2425225, 12.126 ms, 12.126 ms, 2425226, 2425226, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82">main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, 131074, 131074, 0.655 ms, 0.655 ms, 131074, 131074, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110">main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4, 131105, 131105, 0.656 ms, 0.656 ms, 131105, 131105, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119">main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6, 720927, 720927, 3.605 ms, 3.605 ms, 720927, 720927, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127">main_Pipeline_VITIS_LOOP_14_1_loop_2, 131105, 131105, 0.656 ms, 0.656 ms, 131105, 131105, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136">main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8, 720917, 720917, 3.605 ms, 3.605 ms, 720917, 720917, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143">main_Pipeline_VITIS_LOOP_23_2_loop_3, 720927, 720927, 3.605 ms, 3.605 ms, 720927, 720927, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151">main_Pipeline_VITIS_LOOP_35_3_loop_4, 720917, 720917, 3.605 ms, 3.605 ms, 720917, 720917, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_105_9_fu_158">main_Pipeline_VITIS_LOOP_105_9, 263, 263, 1.315 us, 1.315 us, 263, 263, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 19, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 5227, 5184, -</column>
<column name="Memory">266, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1021, -</column>
<column name="Register">-, -, 21, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">95, 4, 4, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U54">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U56">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="fmul_32ns_32ns_32_8_max_dsp_1_U55">fmul_32ns_32ns_32_8_max_dsp_1, 0, 3, 199, 324, 0</column>
<column name="fmul_32ns_32ns_32_8_max_dsp_1_U57">fmul_32ns_32ns_32_8_max_dsp_1, 0, 3, 199, 324, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_105_9_fu_158">main_Pipeline_VITIS_LOOP_105_9, 0, 0, 421, 346, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127">main_Pipeline_VITIS_LOOP_14_1_loop_2, 0, 0, 719, 602, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143">main_Pipeline_VITIS_LOOP_23_2_loop_3, 0, 0, 627, 528, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151">main_Pipeline_VITIS_LOOP_35_3_loop_4, 0, 0, 446, 438, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82">main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2, 0, 0, 94, 212, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110">main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4, 0, 0, 719, 602, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119">main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6, 0, 0, 627, 528, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136">main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8, 0, 0, 446, 438, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_U">A_RAM_AUTO_1R1W, 128, 0, 0, 0, 65536, 32, 1, 2097152</column>
<column name="A_s_U">A_RAM_AUTO_1R1W, 128, 0, 0, 0, 65536, 32, 1, 2097152</column>
<column name="u1_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="v1_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="u2_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="v2_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="w_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="w_s_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="x_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="x_s_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="y_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
<column name="z_U">u1_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="icmp_ln108_fu_168_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="ap_block_state6_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_return">select, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">25, 5, 16, 80</column>
<column name="A_ce0">25, 5, 1, 5</column>
<column name="A_d0">14, 3, 32, 96</column>
<column name="A_s_address0">25, 5, 16, 80</column>
<column name="A_s_ce0">25, 5, 1, 5</column>
<column name="A_s_d0">14, 3, 32, 96</column>
<column name="A_s_we0">14, 3, 1, 3</column>
<column name="A_we0">14, 3, 1, 3</column>
<column name="ap_NS_fsm">65, 14, 1, 14</column>
<column name="grp_fu_188_ce">25, 5, 1, 5</column>
<column name="grp_fu_188_p0">25, 5, 32, 160</column>
<column name="grp_fu_188_p1">25, 5, 32, 160</column>
<column name="grp_fu_192_ce">25, 5, 1, 5</column>
<column name="grp_fu_192_p0">25, 5, 32, 160</column>
<column name="grp_fu_192_p1">25, 5, 32, 160</column>
<column name="grp_fu_196_ce">14, 3, 1, 3</column>
<column name="grp_fu_196_p0">14, 3, 32, 96</column>
<column name="grp_fu_196_p1">14, 3, 32, 96</column>
<column name="grp_fu_200_ce">14, 3, 1, 3</column>
<column name="grp_fu_200_p0">14, 3, 32, 96</column>
<column name="grp_fu_200_p1">14, 3, 32, 96</column>
<column name="u1_address0">20, 4, 8, 32</column>
<column name="u1_ce0">20, 4, 1, 4</column>
<column name="u1_we0">9, 2, 1, 2</column>
<column name="u2_address0">20, 4, 8, 32</column>
<column name="u2_ce0">20, 4, 1, 4</column>
<column name="u2_we0">9, 2, 1, 2</column>
<column name="v1_address0">20, 4, 8, 32</column>
<column name="v1_ce0">20, 4, 1, 4</column>
<column name="v1_we0">9, 2, 1, 2</column>
<column name="v2_address0">20, 4, 8, 32</column>
<column name="v2_ce0">20, 4, 1, 4</column>
<column name="v2_we0">9, 2, 1, 2</column>
<column name="w_address0">20, 4, 8, 32</column>
<column name="w_ce0">20, 4, 1, 4</column>
<column name="w_d0">14, 3, 32, 96</column>
<column name="w_s_address0">20, 4, 8, 32</column>
<column name="w_s_ce0">20, 4, 1, 4</column>
<column name="w_s_d0">14, 3, 32, 96</column>
<column name="w_s_we0">14, 3, 1, 3</column>
<column name="w_we0">14, 3, 1, 3</column>
<column name="x_address0">20, 4, 8, 32</column>
<column name="x_ce0">20, 4, 1, 4</column>
<column name="x_d0">14, 3, 32, 96</column>
<column name="x_s_address0">20, 4, 8, 32</column>
<column name="x_s_ce0">20, 4, 1, 4</column>
<column name="x_s_d0">14, 3, 32, 96</column>
<column name="x_s_we0">14, 3, 1, 3</column>
<column name="x_we0">14, 3, 1, 3</column>
<column name="y_address0">20, 4, 8, 32</column>
<column name="y_ce0">20, 4, 1, 4</column>
<column name="y_we0">9, 2, 1, 2</column>
<column name="z_address0">20, 4, 8, 32</column>
<column name="z_ce0">20, 4, 1, 4</column>
<column name="z_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">13, 0, 13, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_105_9_fu_158_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_14_1_loop_2_fu_127_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_23_2_loop_3_fu_143_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_35_3_loop_4_fu_151_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_67_2_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_82_5_VITIS_LOOP_85_6_fu_119_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_93_7_VITIS_LOOP_95_8_fu_136_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, main, return value</column>
</table>
</item>
</section>
</profile>
