5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (signed4.vcd) 2 -o (signed4.cdd) 2 -v (signed4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 signed4.v 8 21 1
3 0 foo "main.f" 0 signed4.v 25 33 1
2 1 0 31 b000b 2 1008 0 0 32 48 3 0
2 2 23 31 9000c 2 1008 0 1 1 18 0 1 0 0 0 0 a
2 3 1 31 50005 0 1410 0 0 1 1 b
2 4 36 31 5000c 3 a 2 3
1 a 1 29 60018 1 0 3 0 4 49 f f 0 0 0 0
1 b 2 31 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 4 31 5 f 4 4 4
3 1 main.$u0 "main.$u0" 0 signed4.v 0 19 1
