
;; Function HAL_GPIO_Init (HAL_GPIO_Init, funcdef_no=329, decl_uid=7510, cgraph_uid=333, symbol_order=332)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 41 n_edges 57 count 42 (    1)


HAL_GPIO_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,40u} r13={1d,40u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,17u} r102={1d,42u} r103={1d,39u} r113={1d,2u} r114={1d,7u} r115={1d,6u} r128={1d,2u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,7u,7e} r144={1d,8u} r150={2d,3u} r151={2d,3u} r152={2d,3u} r153={2d,3u} r154={2d,9u,2e} r155={1d,7u} r156={1d,2u} r157={1d,2u} r158={1d,2u} r159={1d,2u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={1d,2u} r164={1d,2u} r165={1d,2u} r166={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,2u} r171={1d} r172={1d,2u} r173={7d,9u} r174={1d,4u} r175={1d,4u} r176={1d,4u} r177={1d,4u} r178={2d,10u,1e} r181={3d,3u} r182={1d,2u} r190={1d,3u} r191={1d,2u} r193={1d,15u,5e} r194={1d,5u} r195={1d,2u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r232={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r252={1d,1u} r255={1d,1u} r258={1d,1u} r260={1d,1u} r261={3d,2u} r262={1d,3u} r263={1d,2u} r264={1d,8u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} 
;;    total ref usage 578{156d,406u,16e} in 270{270 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,39] 102[40,40] 103[41,41] 113[42,42] 114[43,43] 115[44,44] 128[45,45] 135[46,46] 136[47,47] 137[48,48] 138[49,49] 141[50,50] 144[51,51] 150[52,53] 151[54,55] 152[56,57] 153[58,59] 154[60,61] 155[62,62] 156[63,63] 157[64,64] 158[65,65] 159[66,66] 160[67,67] 161[68,68] 162[69,69] 163[70,70] 164[71,71] 165[72,72] 166[73,73] 167[74,74] 168[75,75] 169[76,76] 170[77,77] 171[78,78] 172[79,79] 173[80,86] 174[87,87] 175[88,88] 176[89,89] 177[90,90] 178[91,92] 181[93,95] 182[96,96] 190[97,97] 191[98,98] 193[99,99] 194[100,100] 195[101,101] 196[102,102] 197[103,103] 198[104,104] 199[105,105] 200[106,106] 201[107,107] 202[108,108] 203[109,109] 204[110,110] 207[111,111] 208[112,112] 209[113,113] 210[114,114] 211[115,115] 212[116,116] 213[117,117] 214[118,118] 216[119,119] 217[120,120] 218[121,121] 220[122,122] 224[123,123] 225[124,124] 226[125,125] 227[126,126] 228[127,127] 230[128,128] 232[129,129] 235[130,130] 236[131,131] 238[132,132] 239[133,133] 241[134,134] 242[135,135] 244[136,136] 245[137,137] 246[138,138] 247[139,139] 249[140,140] 252[141,141] 255[142,142] 258[143,143] 260[144,144] 261[145,147] 262[148,148] 263[149,149] 264[150,150] 265[151,151] 266[152,152] 267[153,153] 268[154,154] 269[155,155] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d40(102){ }d41(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[40],103[41]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[40],103[41]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[40],103[41]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 40 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d40(bb 0 insn -1) }u3(103){ d41(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 190 193 194
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 190 193 194
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[40],103[41]
;; rd  gen 	(4) 100[39],190[97],193[99],194[100]
;; rd  kill	(20) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],190[97],193[99],194[100]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; rd  out 	(7) 7[4],13[5],102[40],103[41],190[97],193[99],194[100]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d4(bb 0 insn -1) }u10(13){ d5(bb 0 insn -1) }u11(102){ d40(bb 0 insn -1) }u12(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 154 178 195 262 263 264 265 266 267 268 269
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 190 193 194
;; live  gen 	 154 178 195 262 263 264 265 266 267 268 269
;; live  kill	
;; rd  in  	(7) 7[4],13[5],102[40],103[41],190[97],193[99],194[100]
;; rd  gen 	(11) 154[61],178[91],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  kill	(13) 154[60,61],178[91,92],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(18) 7[4],13[5],102[40],103[41],154[61],178[91],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 3 39 )->[4]->( 5 39 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u14(7){ d4(bb 0 insn -1) }u15(13){ d5(bb 0 insn -1) }u16(102){ d40(bb 0 insn -1) }u17(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 190 195
;; lr  def 	 100 [cc] 113 155
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 113 155
;; live  kill	
;; rd  in  	(22) 7[4],13[5],100[28],102[40],103[41],154[60,61],178[91,92],190[97],193[99],194[100],195[101],260[144],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 100[38],113[42],155[62]
;; rd  kill	(19) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],113[42],155[62]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(22) 7[4],13[5],102[40],103[41],113[42],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 4 )->[5]->( 6 7 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u27(7){ d4(bb 0 insn -1) }u28(13){ d5(bb 0 insn -1) }u29(102){ d40(bb 0 insn -1) }u30(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 194
;; lr  def 	 100 [cc] 114 115 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 114 115 196
;; live  kill	
;; rd  in  	(22) 7[4],13[5],102[40],103[41],113[42],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(4) 100[37],114[43],115[44],196[102]
;; rd  kill	(20) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],114[43],115[44],196[102]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],113[42],114[43],115[44],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 5 )->[6]->( 10 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u36(7){ d4(bb 0 insn -1) }u37(13){ d5(bb 0 insn -1) }u38(102){ d40(bb 0 insn -1) }u39(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 154 178 193 194
;; lr  def 	 156 157 158 159 160 161 181 197 198 199 200 201 202 203 204
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 156 157 158 159 160 161 181 197 198 199 200 201 202 203 204
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],113[42],114[43],115[44],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(15) 156[63],157[64],158[65],159[66],160[67],161[68],181[95],197[103],198[104],199[105],200[106],201[107],202[108],203[109],204[110]
;; rd  kill	(17) 156[63],157[64],158[65],159[66],160[67],161[68],181[93,94,95],197[103],198[104],199[105],200[106],201[107],202[108],203[109],204[110]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],181[95],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 5 )->[7]->( 9 8 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u72(7){ d4(bb 0 insn -1) }u73(13){ d5(bb 0 insn -1) }u74(102){ d40(bb 0 insn -1) }u75(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],113[42],114[43],115[44],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 100[36]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(23) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 7 )->[8]->( 13 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u78(7){ d4(bb 0 insn -1) }u79(13){ d5(bb 0 insn -1) }u80(102){ d40(bb 0 insn -1) }u81(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154
;; lr  def 	 181 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 181 261
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(2) 181[93],261[147]
;; rd  kill	(6) 181[93,94,95],261[145,146,147]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],178[91,92],181[93],190[97],193[99],194[100],195[101],261[147],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 7 )->[9]->( 10 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u85(7){ d4(bb 0 insn -1) }u86(13){ d5(bb 0 insn -1) }u87(102){ d40(bb 0 insn -1) }u88(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154
;; lr  def 	 181 207 208
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 181 207 208
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 181[94],207[111],208[112]
;; rd  kill	(5) 181[93,94,95],207[111],208[112]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],181[94],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 6 9 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u93(7){ d4(bb 0 insn -1) }u94(13){ d5(bb 0 insn -1) }u95(102){ d40(bb 0 insn -1) }u96(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154 181 193 194
;; lr  def 	 100 [cc] 162 163 164 209 210
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 162 163 164 209 210
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],181[94,95],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(6) 100[35],162[69],163[70],164[71],209[113],210[114]
;; rd  kill	(22) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],162[69],163[70],164[71],209[113],210[114]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],181[94,95],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 10 )->[11]->( 13 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u112(7){ d4(bb 0 insn -1) }u113(13){ d5(bb 0 insn -1) }u114(102){ d40(bb 0 insn -1) }u115(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154
;; lr  def 	 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 261
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],181[94,95],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 261[146]
;; rd  kill	(3) 261[145,146,147]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],178[91,92],181[94,95],190[97],193[99],194[100],195[101],261[146],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 10 )->[12]->( 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u118(7){ d4(bb 0 insn -1) }u119(13){ d5(bb 0 insn -1) }u120(102){ d40(bb 0 insn -1) }u121(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 154 178 193 194 263
;; lr  def 	 128 165 166 167 191 211 212 213 214 216 217 218 261
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 115 154 155 178 181 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 128 165 166 167 191 211 212 213 214 216 217 218 261
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],115[44],154[60,61],155[62],178[91,92],181[94,95],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(13) 128[45],165[72],166[73],167[74],191[98],211[115],212[116],213[117],214[118],216[119],217[120],218[121],261[145]
;; rd  kill	(15) 128[45],165[72],166[73],167[74],191[98],211[115],212[116],213[117],214[118],216[119],217[120],218[121],261[145,146,147]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],178[91,92],181[94,95],190[97],193[99],194[100],195[101],261[145],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 12 8 11 )->[13]->( 14 39 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u147(7){ d4(bb 0 insn -1) }u148(13){ d5(bb 0 insn -1) }u149(102){ d40(bb 0 insn -1) }u150(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 181 193 261
;; lr  def 	 100 [cc] 168 169 170 220
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 181 190 193 194 195 261 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 168 169 170 220
;; live  kill	
;; rd  in  	(28) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],178[91,92],181[93,94,95],190[97],193[99],194[100],195[101],261[145,146,147],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(5) 100[34],168[75],169[76],170[77],220[122]
;; rd  kill	(21) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],168[75],169[76],170[77],220[122]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(22) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 13 )->[14]->( 15 26 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u164(7){ d4(bb 0 insn -1) }u165(13){ d5(bb 0 insn -1) }u166(102){ d40(bb 0 insn -1) }u167(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 178 193 262 263
;; lr  def 	 100 [cc] 135 136 137 138 141 171 172 173 182 224 225 226 227 228 230
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 135 136 137 138 141 171 172 173 182 224 225 226 227 228 230
;; live  kill	
;; rd  in  	(22) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(16) 100[33],135[46],136[47],137[48],138[49],141[50],171[78],172[79],173[86],182[96],224[123],225[124],226[125],227[126],228[127],230[128]
;; rd  kill	(38) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],135[46],136[47],137[48],138[49],141[50],171[78],172[79],173[80,81,82,83,84,85,86],182[96],224[123],225[124],226[125],227[126],228[127],230[128]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 14 )->[15]->( 17 16 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u194(7){ d4(bb 0 insn -1) }u195(13){ d5(bb 0 insn -1) }u196(102){ d40(bb 0 insn -1) }u197(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 265
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 100[27]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 15 )->[16]->( 26 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u202(7){ d4(bb 0 insn -1) }u203(13){ d5(bb 0 insn -1) }u204(102){ d40(bb 0 insn -1) }u205(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173 195
;; lr  def 	 173 232
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 232
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(2) 173[85],232[129]
;; rd  kill	(8) 173[80,81,82,83,84,85,86],232[129]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],173[85],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 15 )->[17]->( 19 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u211(7){ d4(bb 0 insn -1) }u212(13){ d5(bb 0 insn -1) }u213(102){ d40(bb 0 insn -1) }u214(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 266
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 100[26]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 17 )->[18]->( 26 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u219(7){ d4(bb 0 insn -1) }u220(13){ d5(bb 0 insn -1) }u221(102){ d40(bb 0 insn -1) }u222(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 235 236
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 235 236
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 173[84],235[130],236[131]
;; rd  kill	(9) 173[80,81,82,83,84,85,86],235[130],236[131]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],173[84],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 17 )->[19]->( 21 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u228(7){ d4(bb 0 insn -1) }u229(13){ d5(bb 0 insn -1) }u230(102){ d40(bb 0 insn -1) }u231(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 267
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 100[25]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 19 )->[20]->( 26 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u236(7){ d4(bb 0 insn -1) }u237(13){ d5(bb 0 insn -1) }u238(102){ d40(bb 0 insn -1) }u239(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 238 239
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 238 239
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 173[83],238[132],239[133]
;; rd  kill	(9) 173[80,81,82,83,84,85,86],238[132],239[133]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],173[83],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 19 )->[21]->( 23 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u245(7){ d4(bb 0 insn -1) }u246(13){ d5(bb 0 insn -1) }u247(102){ d40(bb 0 insn -1) }u248(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 268
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 100[24]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 21 )->[22]->( 26 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u253(7){ d4(bb 0 insn -1) }u254(13){ d5(bb 0 insn -1) }u255(102){ d40(bb 0 insn -1) }u256(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 241 242
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 241 242
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 173[82],241[134],242[135]
;; rd  kill	(9) 173[80,81,82,83,84,85,86],241[134],242[135]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],173[82],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 21 )->[23]->( 24 25 )
;; bb 23 artificial_defs: { }
;; bb 23 artificial_uses: { u262(7){ d4(bb 0 insn -1) }u263(13){ d5(bb 0 insn -1) }u264(102){ d40(bb 0 insn -1) }u265(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 193 269
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 100[23]
;; rd  kill	(17) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 23 )->[24]->( 26 )
;; bb 24 artificial_defs: { }
;; bb 24 artificial_uses: { u270(7){ d4(bb 0 insn -1) }u271(13){ d5(bb 0 insn -1) }u272(102){ d40(bb 0 insn -1) }u273(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 244 245
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 244 245
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 173[81],244[136],245[137]
;; rd  kill	(9) 173[80,81,82,83,84,85,86],244[136],245[137]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],173[81],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 23 )->[25]->( 26 )
;; bb 25 artificial_defs: { }
;; bb 25 artificial_uses: { u279(7){ d4(bb 0 insn -1) }u280(13){ d5(bb 0 insn -1) }u281(102){ d40(bb 0 insn -1) }u282(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 141 173
;; lr  def 	 173 246 247
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 141 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 173 246 247
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 173[80],246[138],247[139]
;; rd  kill	(9) 173[80,81,82,83,84,85,86],246[138],247[139]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],154[60,61],155[62],173[80],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 24 22 16 18 20 25 14 )->[26]->( 28 27 )
;; bb 26 artificial_defs: { }
;; bb 26 artificial_uses: { u288(7){ d4(bb 0 insn -1) }u289(13){ d5(bb 0 insn -1) }u290(102){ d40(bb 0 insn -1) }u291(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 155 173 182 264
;; lr  def 	 100 [cc] 144 174 249
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 154 155 173 178 182 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 144 174 249
;; live  kill	
;; rd  in  	(31) 7[4],13[5],102[40],103[41],114[43],141[50],154[60,61],155[62],173[80,81,82,83,84,85,86],178[91,92],182[96],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(4) 100[32],144[51],174[87],249[140]
;; rd  kill	(20) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],144[51],174[87],249[140]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],174[87],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 26 )->[27]->( 29 )
;; bb 27 artificial_defs: { }
;; bb 27 artificial_uses: { u303(7){ d4(bb 0 insn -1) }u304(13){ d5(bb 0 insn -1) }u305(102){ d40(bb 0 insn -1) }u306(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 174
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 150
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],174[87],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 150[53]
;; rd  kill	(2) 150[52,53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],150[53],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 26 )->[28]->( 29 )
;; bb 28 artificial_defs: { }
;; bb 28 artificial_uses: { u309(7){ d4(bb 0 insn -1) }u310(13){ d5(bb 0 insn -1) }u311(102){ d40(bb 0 insn -1) }u312(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 174
;; lr  def 	 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 174 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 150
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],174[87],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 150[52]
;; rd  kill	(2) 150[52,53]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],150[52],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 28 27 )->[29]->( 31 30 )
;; bb 29 artificial_defs: { }
;; bb 29 artificial_uses: { u316(7){ d4(bb 0 insn -1) }u317(13){ d5(bb 0 insn -1) }u318(102){ d40(bb 0 insn -1) }u319(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 150 264
;; lr  def 	 100 [cc] 175 252
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 150 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 175 252
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],144[51],150[52,53],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 100[31],175[88],252[141]
;; rd  kill	(19) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],175[88],252[141]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],175[88],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 29 )->[30]->( 32 )
;; bb 30 artificial_defs: { }
;; bb 30 artificial_uses: { u330(7){ d4(bb 0 insn -1) }u331(13){ d5(bb 0 insn -1) }u332(102){ d40(bb 0 insn -1) }u333(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 175
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 151
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],175[88],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 151[55]
;; rd  kill	(2) 151[54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],151[55],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 29 )->[31]->( 32 )
;; bb 31 artificial_defs: { }
;; bb 31 artificial_uses: { u336(7){ d4(bb 0 insn -1) }u337(13){ d5(bb 0 insn -1) }u338(102){ d40(bb 0 insn -1) }u339(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 175
;; lr  def 	 151
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 175 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 151
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],175[88],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 151[54]
;; rd  kill	(2) 151[54,55]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],151[54],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 31 30 )->[32]->( 34 33 )
;; bb 32 artificial_defs: { }
;; bb 32 artificial_uses: { u343(7){ d4(bb 0 insn -1) }u344(13){ d5(bb 0 insn -1) }u345(102){ d40(bb 0 insn -1) }u346(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 151 264
;; lr  def 	 100 [cc] 176 255
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 151 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 176 255
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],144[51],151[54,55],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 100[30],176[89],255[142]
;; rd  kill	(19) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],176[89],255[142]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],176[89],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 32 )->[33]->( 35 )
;; bb 33 artificial_defs: { }
;; bb 33 artificial_uses: { u357(7){ d4(bb 0 insn -1) }u358(13){ d5(bb 0 insn -1) }u359(102){ d40(bb 0 insn -1) }u360(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 176
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 152
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],176[89],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 152[57]
;; rd  kill	(2) 152[56,57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],152[57],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 32 )->[34]->( 35 )
;; bb 34 artificial_defs: { }
;; bb 34 artificial_uses: { u363(7){ d4(bb 0 insn -1) }u364(13){ d5(bb 0 insn -1) }u365(102){ d40(bb 0 insn -1) }u366(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 176
;; lr  def 	 152
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 154 155 176 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 152
;; live  kill	
;; rd  in  	(24) 7[4],13[5],102[40],103[41],114[43],144[51],154[60,61],155[62],176[89],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 152[56]
;; rd  kill	(2) 152[56,57]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(24) 7[4],13[5],102[40],103[41],114[43],144[51],152[56],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 34 33 )->[35]->( 37 36 )
;; bb 35 artificial_defs: { }
;; bb 35 artificial_uses: { u370(7){ d4(bb 0 insn -1) }u371(13){ d5(bb 0 insn -1) }u372(102){ d40(bb 0 insn -1) }u373(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 152 264
;; lr  def 	 100 [cc] 177 258
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 114 144 152 154 155 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 177 258
;; live  kill	
;; rd  in  	(25) 7[4],13[5],102[40],103[41],114[43],144[51],152[56,57],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(3) 100[29],177[90],258[143]
;; rd  kill	(19) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],177[90],258[143]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(23) 7[4],13[5],102[40],103[41],144[51],154[60,61],155[62],177[90],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 35 )->[36]->( 38 )
;; bb 36 artificial_defs: { }
;; bb 36 artificial_uses: { u384(7){ d4(bb 0 insn -1) }u385(13){ d5(bb 0 insn -1) }u386(102){ d40(bb 0 insn -1) }u387(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 177
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 144 154 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 153
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[40],103[41],144[51],154[60,61],155[62],177[90],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 153[59]
;; rd  kill	(2) 153[58,59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(21) 7[4],13[5],102[40],103[41],153[59],154[60,61],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 35 )->[37]->( 38 )
;; bb 37 artificial_defs: { }
;; bb 37 artificial_uses: { u390(7){ d4(bb 0 insn -1) }u391(13){ d5(bb 0 insn -1) }u392(102){ d40(bb 0 insn -1) }u393(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 155 177
;; lr  def 	 153
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 155 177 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 153
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[40],103[41],144[51],154[60,61],155[62],177[90],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(1) 153[58]
;; rd  kill	(2) 153[58,59]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(21) 7[4],13[5],102[40],103[41],153[58],154[60,61],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 37 36 )->[38]->( 39 )
;; bb 38 artificial_defs: { }
;; bb 38 artificial_uses: { u397(7){ d4(bb 0 insn -1) }u398(13){ d5(bb 0 insn -1) }u399(102){ d40(bb 0 insn -1) }u400(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 264
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	
;; live  kill	
;; rd  in  	(22) 7[4],13[5],102[40],103[41],153[58,59],154[60,61],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(20) 7[4],13[5],102[40],103[41],154[60,61],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 38 4 13 )->[39]->( 4 40 )
;; bb 39 artificial_defs: { }
;; bb 39 artificial_uses: { u404(7){ d4(bb 0 insn -1) }u405(13){ d5(bb 0 insn -1) }u406(102){ d40(bb 0 insn -1) }u407(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190
;; lr  def 	 100 [cc] 154 178 260
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  gen 	 100 [cc] 154 178 260
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[40],103[41],113[42],114[43],154[60,61],155[62],178[91,92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(4) 100[28],154[60],178[92],260[144]
;; rd  kill	(22) 100[23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39],154[60,61],178[91,92],260[144]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 154 178 190 193 194 195 262 263 264 265 266 267 268 269
;; rd  out 	(18) 7[4],13[5],102[40],103[41],154[60],178[92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 2 39 )->[40]->( 1 )
;; bb 40 artificial_defs: { }
;; bb 40 artificial_uses: { u415(7){ d4(bb 0 insn -1) }u416(13){ d5(bb 0 insn -1) }u417(102){ d40(bb 0 insn -1) }u418(103){ d41(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(18) 7[4],13[5],102[40],103[41],154[60],178[92],190[97],193[99],194[100],195[101],262[148],263[149],264[150],265[151],266[152],267[153],268[154],269[155]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[40],103[41]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }
;;   reg 103 { d41(bb 0 insn -1) }

( 40 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u419(7){ d4(bb 0 insn -1) }u420(13){ d5(bb 0 insn -1) }u421(102){ d40(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[40],103[41]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d40(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 21 to worklist
  Adding insn 35 to worklist
  Adding insn 48 to worklist
  Adding insn 81 to worklist
  Adding insn 68 to worklist
  Adding insn 66 to worklist
  Adding insn 52 to worklist
  Adding insn 89 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 105 to worklist
  Adding insn 143 to worklist
  Adding insn 127 to worklist
  Adding insn 162 to worklist
  Adding insn 157 to worklist
  Adding insn 147 to worklist
  Adding insn 197 to worklist
  Adding insn 185 to worklist
  Adding insn 178 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 171 to worklist
  Adding insn 168 to worklist
  Adding insn 201 to worklist
  Adding insn 212 to worklist
  Adding insn 223 to worklist
  Adding insn 234 to worklist
  Adding insn 245 to worklist
  Adding insn 272 to worklist
  Adding insn 264 to worklist
  Adding insn 261 to worklist
  Adding insn 297 to worklist
  Adding insn 290 to worklist
  Adding insn 287 to worklist
  Adding insn 322 to worklist
  Adding insn 315 to worklist
  Adding insn 312 to worklist
  Adding insn 347 to worklist
  Adding insn 340 to worklist
  Adding insn 337 to worklist
  Adding insn 362 to worklist
  Adding insn 372 to worklist
Finished finding needed instructions:
Processing use of (reg 100 cc) in insn 372:
  Adding insn 371 to worklist
Processing use of (reg 260) in insn 371:
  Adding insn 370 to worklist
Processing use of (reg 178 [ position ]) in insn 370:
  Adding insn 366 to worklist
Processing use of (reg 190 [ _139 ]) in insn 370:
  Adding insn 19 to worklist
Processing use of (reg 194 [ GPIO_Init ]) in insn 19:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 178 [ position ]) in insn 366:
  Adding insn 6 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 6:
  Adding insn 5 to worklist
Processing use of (reg 153 [ temp ]) in insn 362:
  Adding insn 349 to worklist
  Adding insn 355 to worklist
Processing use of (reg 264) in insn 362:
  Adding insn 263 to worklist
Processing use of (reg 155 [ iocurrent ]) in insn 355:
  Adding insn 31 to worklist
Processing use of (reg 177 [ temp ]) in insn 355:
Processing use of (reg 113 [ _1 ]) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 190 [ _139 ]) in insn 31:
Processing use of (reg 178 [ position ]) in insn 30:
Processing use of (reg 195) in insn 30:
  Adding insn 29 to worklist
Processing use of (reg 144 [ _41 ]) in insn 349:
  Adding insn 267 to worklist
Processing use of (reg 177 [ temp ]) in insn 349:
Processing use of (reg 155 [ iocurrent ]) in insn 267:
Processing use of (reg 152 [ temp ]) in insn 337:
  Adding insn 324 to worklist
  Adding insn 330 to worklist
Processing use of (reg 264) in insn 337:
Processing use of (reg 155 [ iocurrent ]) in insn 330:
Processing use of (reg 176 [ temp ]) in insn 330:
Processing use of (reg 144 [ _41 ]) in insn 324:
Processing use of (reg 176 [ temp ]) in insn 324:
Processing use of (reg 264) in insn 340:
Processing use of (reg 100 cc) in insn 347:
  Adding insn 346 to worklist
Processing use of (reg 258) in insn 346:
  Adding insn 345 to worklist
Processing use of (reg 114 [ _2 ]) in insn 345:
  Adding insn 42 to worklist
Processing use of (reg 194 [ GPIO_Init ]) in insn 42:
Processing use of (reg 151 [ temp ]) in insn 312:
  Adding insn 299 to worklist
  Adding insn 305 to worklist
Processing use of (reg 264) in insn 312:
Processing use of (reg 155 [ iocurrent ]) in insn 305:
Processing use of (reg 175 [ temp ]) in insn 305:
Processing use of (reg 144 [ _41 ]) in insn 299:
Processing use of (reg 175 [ temp ]) in insn 299:
Processing use of (reg 264) in insn 315:
Processing use of (reg 100 cc) in insn 322:
  Adding insn 321 to worklist
Processing use of (reg 255) in insn 321:
  Adding insn 320 to worklist
Processing use of (reg 114 [ _2 ]) in insn 320:
Processing use of (reg 150 [ temp ]) in insn 287:
  Adding insn 274 to worklist
  Adding insn 280 to worklist
Processing use of (reg 264) in insn 287:
Processing use of (reg 155 [ iocurrent ]) in insn 280:
Processing use of (reg 174 [ temp ]) in insn 280:
Processing use of (reg 144 [ _41 ]) in insn 274:
Processing use of (reg 174 [ temp ]) in insn 274:
Processing use of (reg 264) in insn 290:
Processing use of (reg 100 cc) in insn 297:
  Adding insn 296 to worklist
Processing use of (reg 252) in insn 296:
  Adding insn 295 to worklist
Processing use of (reg 114 [ _2 ]) in insn 295:
Processing use of (reg 173 [ temp ]) in insn 261:
  Adding insn 193 to worklist
  Adding insn 205 to worklist
  Adding insn 216 to worklist
  Adding insn 227 to worklist
  Adding insn 238 to worklist
  Adding insn 249 to worklist
  Adding insn 256 to worklist
Processing use of (reg 182 [ _113 ]) in insn 261:
  Adding insn 184 to worklist
Processing use of (reg 226) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 225) in insn 183:
  Adding insn 182 to worklist
Processing use of (reg 224) in insn 182:
  Adding insn 181 to worklist
Processing use of (reg 178 [ position ]) in insn 181:
Processing use of (reg 173 [ temp ]) in insn 256:
Processing use of (reg 246) in insn 256:
  Adding insn 255 to worklist
Processing use of (reg 141 [ _37 ]) in insn 255:
  Adding insn 189 to worklist
Processing use of (reg 247) in insn 255:
  Adding insn 254 to worklist
Processing use of (reg 227) in insn 189:
  Adding insn 188 to worklist
Processing use of (reg 178 [ position ]) in insn 188:
Processing use of (reg 173 [ temp ]) in insn 249:
Processing use of (reg 244) in insn 249:
  Adding insn 248 to worklist
Processing use of (reg 141 [ _37 ]) in insn 248:
Processing use of (reg 245) in insn 248:
  Adding insn 247 to worklist
Processing use of (reg 173 [ temp ]) in insn 238:
Processing use of (reg 241) in insn 238:
  Adding insn 237 to worklist
Processing use of (reg 141 [ _37 ]) in insn 237:
Processing use of (reg 242) in insn 237:
  Adding insn 236 to worklist
Processing use of (reg 173 [ temp ]) in insn 227:
Processing use of (reg 238) in insn 227:
  Adding insn 226 to worklist
Processing use of (reg 141 [ _37 ]) in insn 226:
Processing use of (reg 239) in insn 226:
  Adding insn 225 to worklist
Processing use of (reg 173 [ temp ]) in insn 216:
Processing use of (reg 235) in insn 216:
  Adding insn 215 to worklist
Processing use of (reg 141 [ _37 ]) in insn 215:
Processing use of (reg 236) in insn 215:
  Adding insn 214 to worklist
Processing use of (reg 173 [ temp ]) in insn 205:
Processing use of (reg 232) in insn 205:
  Adding insn 204 to worklist
Processing use of (reg 141 [ _37 ]) in insn 204:
Processing use of (reg 195) in insn 204:
Processing use of (reg 172 [ temp ]) in insn 193:
Processing use of (reg 230) in insn 193:
  Adding insn 192 to worklist
Processing use of (reg 228) in insn 192:
  Adding insn 191 to worklist
Processing use of (reg 141 [ _37 ]) in insn 191:
Processing use of (reg 263) in insn 191:
  Adding insn 190 to worklist
Processing use of (reg 264) in insn 264:
Processing use of (reg 100 cc) in insn 272:
  Adding insn 271 to worklist
Processing use of (reg 249) in insn 271:
  Adding insn 270 to worklist
Processing use of (reg 114 [ _2 ]) in insn 270:
Processing use of (reg 100 cc) in insn 245:
  Adding insn 244 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 244:
  Adding insn 2 to worklist
Processing use of (reg 269) in insn 244:
  Adding insn 243 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 100 cc) in insn 234:
  Adding insn 233 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 233:
Processing use of (reg 268) in insn 233:
  Adding insn 232 to worklist
Processing use of (reg 100 cc) in insn 223:
  Adding insn 222 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 222:
Processing use of (reg 267) in insn 222:
  Adding insn 221 to worklist
Processing use of (reg 100 cc) in insn 212:
  Adding insn 211 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 211:
Processing use of (reg 266) in insn 211:
  Adding insn 210 to worklist
Processing use of (reg 100 cc) in insn 201:
  Adding insn 200 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 200:
Processing use of (reg 265) in insn 200:
  Adding insn 199 to worklist
Processing use of (reg 262) in insn 168:
  Adding insn 167 to worklist
Processing use of (reg 136 [ _32 ]) in insn 171:
  Adding insn 169 to worklist
Processing use of (reg 262) in insn 171:
Processing use of (reg 135 [ _31 ]) in insn 169:
Processing use of (reg 262) in insn 174:
Processing use of (reg 102 sfp) in insn 176:
Processing use of (reg 138 [ _34 ]) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 137 [ _33 ]) in insn 175:
Processing use of (reg 102 sfp) in insn 178:
Processing use of (reg 182 [ _113 ]) in insn 185:
Processing use of (reg 100 cc) in insn 197:
  Adding insn 196 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 196:
Processing use of (reg 193 [ GPIOx ]) in insn 147:
Processing use of (reg 170 [ temp ]) in insn 157:
  Adding insn 154 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 157:
Processing use of (reg 169 [ temp ]) in insn 154:
  Adding insn 150 to worklist
Processing use of (reg 261) in insn 154:
  Adding insn 92 to worklist
  Adding insn 413 to worklist
  Adding insn 414 to worklist
Processing use of (reg 115 [ _3 ]) in insn 414:
  Adding insn 43 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 414:
  Adding insn 369 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 369:
Processing use of (reg 114 [ _2 ]) in insn 43:
Processing use of (reg 115 [ _3 ]) in insn 413:
Processing use of (reg 154 [ ivtmp.29 ]) in insn 413:
Processing use of (reg 115 [ _3 ]) in insn 92:
Processing use of (reg 154 [ ivtmp.29 ]) in insn 92:
Processing use of (reg 168 [ temp ]) in insn 150:
Processing use of (reg 181 [ prephitmp_112 ]) in insn 150:
  Adding insn 57 to worklist
  Adding insn 100 to worklist
  Adding insn 93 to worklist
Processing use of (reg 261) in insn 93:
Processing use of (reg 207) in insn 100:
  Adding insn 99 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 99:
Processing use of (reg 208) in insn 99:
  Adding insn 98 to worklist
Processing use of (reg 197) in insn 57:
  Adding insn 56 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 56:
Processing use of (reg 198) in insn 56:
  Adding insn 55 to worklist
Processing use of (reg 100 cc) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 220) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 114 [ _2 ]) in insn 160:
Processing use of (reg 191 [ _140 ]) in insn 127:
  Adding insn 126 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 126:
Processing use of (reg 212) in insn 126:
  Adding insn 125 to worklist
Processing use of (reg 211) in insn 125:
  Adding insn 124 to worklist
Processing use of (reg 178 [ position ]) in insn 124:
Processing use of (reg 167 [ temp ]) in insn 143:
  Adding insn 140 to worklist
Processing use of (reg 191 [ _140 ]) in insn 143:
Processing use of (reg 166 [ temp ]) in insn 140:
  Adding insn 135 to worklist
Processing use of (reg 217) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 128 [ _21 ]) in insn 139:
  Adding insn 131 to worklist
Processing use of (reg 218 [ GPIO_Init_60(D)->Alternate ]) in insn 139:
  Adding insn 138 to worklist
Processing use of (reg 194 [ GPIO_Init ]) in insn 138:
Processing use of (reg 213) in insn 131:
  Adding insn 130 to worklist
Processing use of (reg 178 [ position ]) in insn 130:
Processing use of (reg 165 [ temp ]) in insn 135:
Processing use of (reg 216) in insn 135:
  Adding insn 134 to worklist
Processing use of (reg 214) in insn 134:
  Adding insn 133 to worklist
Processing use of (reg 128 [ _21 ]) in insn 133:
Processing use of (reg 263) in insn 133:
Processing use of (reg 193 [ GPIOx ]) in insn 105:
Processing use of (reg 164 [ temp ]) in insn 116:
  Adding insn 113 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 116:
Processing use of (reg 163 [ temp ]) in insn 113:
  Adding insn 108 to worklist
Processing use of (reg 209) in insn 113:
  Adding insn 112 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 112:
Processing use of (reg 210 [ GPIO_Init_60(D)->Pull ]) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 194 [ GPIO_Init ]) in insn 111:
Processing use of (reg 162 [ temp ]) in insn 108:
Processing use of (reg 181 [ prephitmp_112 ]) in insn 108:
Processing use of (reg 100 cc) in insn 119:
  Adding insn 118 to worklist
Processing use of (reg 115 [ _3 ]) in insn 118:
Processing use of (reg 100 cc) in insn 89:
  Adding insn 88 to worklist
Processing use of (reg 115 [ _3 ]) in insn 88:
Processing use of (reg 193 [ GPIOx ]) in insn 52:
Processing use of (reg 158 [ temp ]) in insn 66:
  Adding insn 63 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 66:
Processing use of (reg 157 [ temp ]) in insn 63:
  Adding insn 58 to worklist
Processing use of (reg 199) in insn 63:
  Adding insn 62 to worklist
Processing use of (reg 154 [ ivtmp.29 ]) in insn 62:
Processing use of (reg 200 [ GPIO_Init_60(D)->Speed ]) in insn 62:
  Adding insn 61 to worklist
Processing use of (reg 194 [ GPIO_Init ]) in insn 61:
Processing use of (reg 156 [ temp ]) in insn 58:
Processing use of (reg 181 [ prephitmp_112 ]) in insn 58:
Processing use of (reg 193 [ GPIOx ]) in insn 68:
Processing use of (reg 161 [ temp ]) in insn 81:
  Adding insn 78 to worklist
Processing use of (reg 193 [ GPIOx ]) in insn 81:
Processing use of (reg 160 [ temp ]) in insn 78:
  Adding insn 72 to worklist
Processing use of (reg 204) in insn 78:
  Adding insn 77 to worklist
Processing use of (reg 178 [ position ]) in insn 77:
Processing use of (reg 203) in insn 77:
  Adding insn 76 to worklist
Processing use of (reg 202) in insn 76:
  Adding insn 75 to worklist
Processing use of (reg 114 [ _2 ]) in insn 75:
Processing use of (reg 159 [ temp ]) in insn 72:
Processing use of (reg 201) in insn 72:
  Adding insn 71 to worklist
Processing use of (reg 113 [ _1 ]) in insn 71:
Processing use of (reg 100 cc) in insn 48:
  Adding insn 47 to worklist
Processing use of (reg 196) in insn 47:
  Adding insn 44 to worklist
Processing use of (reg 115 [ _3 ]) in insn 44:
Processing use of (reg 100 cc) in insn 35:
  Adding insn 34 to worklist
Processing use of (reg 155 [ iocurrent ]) in insn 34:
Processing use of (reg 100 cc) in insn 21:
  Adding insn 20 to worklist
Processing use of (reg 190 [ _139 ]) in insn 20:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_Init

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,40u} r13={1d,40u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={17d,17u} r102={1d,42u} r103={1d,39u} r113={1d,2u} r114={1d,7u} r115={1d,6u} r128={1d,2u,1e} r135={1d,1u} r136={1d,1u} r137={1d,1u} r138={1d,1u} r141={1d,7u,7e} r144={1d,8u} r150={2d,3u} r151={2d,3u} r152={2d,3u} r153={2d,3u} r154={2d,9u,2e} r155={1d,7u} r156={1d,2u} r157={1d,2u} r158={1d,2u} r159={1d,2u} r160={1d,2u} r161={1d,2u} r162={1d,2u} r163={1d,2u} r164={1d,2u} r165={1d,2u} r166={1d,2u} r167={1d,2u} r168={1d,2u} r169={1d,2u} r170={1d,2u} r171={1d} r172={1d,2u} r173={7d,9u} r174={1d,4u} r175={1d,4u} r176={1d,4u} r177={1d,4u} r178={2d,10u,1e} r181={3d,3u} r182={1d,2u} r190={1d,3u} r191={1d,2u} r193={1d,15u,5e} r194={1d,5u} r195={1d,2u} r196={1d,1u} r197={1d,1u} r198={1d,1u} r199={1d,1u} r200={1d,1u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r207={1d,1u} r208={1d,1u} r209={1d,1u} r210={1d,1u} r211={1d,1u} r212={1d,1u} r213={1d,1u} r214={1d,1u} r216={1d,1u} r217={1d,1u} r218={1d,1u} r220={1d,1u} r224={1d,1u} r225={1d,1u} r226={1d,1u} r227={1d,1u} r228={1d,1u} r230={1d,1u} r232={1d,1u} r235={1d,1u} r236={1d,1u} r238={1d,1u} r239={1d,1u} r241={1d,1u} r242={1d,1u} r244={1d,1u} r245={1d,1u} r246={1d,1u} r247={1d,1u} r249={1d,1u} r252={1d,1u} r255={1d,1u} r258={1d,1u} r260={1d,1u} r261={3d,2u} r262={1d,3u} r263={1d,2u} r264={1d,8u} r265={1d,1u} r266={1d,1u} r267={1d,1u} r268={1d,1u} r269={1d,1u} 
;;    total ref usage 578{156d,406u,16e} in 270{270 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 193 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v/f:SI 194 [ GPIO_Init ])
        (reg:SI 1 r1 [ GPIO_Init ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":163:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Init ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":165:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":166:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":169:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":170:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":171:3 -1
     (nil))
(debug_insn 16 15 17 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:3 -1
     (nil))
(debug_insn 17 16 18 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 18 17 19 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 19 18 20 2 (set (reg:SI 190 [ _139 ])
        (mem:SI (reg/v/f:SI 194 [ GPIO_Init ]) [1 GPIO_Init_60(D)->Pin+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 20 19 21 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 190 [ _139 ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 21 20 380 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 380)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 380)
      ; pc falls through to BB 40
(code_label 380 21 379 3 25 (nil) [1 uses])
(note 379 380 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 379 6 3 (set (reg:SI 154 [ ivtmp.29 ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 6 5 29 3 (set (reg/v:SI 178 [ position ])
        (reg:SI 154 [ ivtmp.29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":164:12 728 {*thumb2_movsi_vfp}
     (expr_list:REG_EQUAL (const_int 0 [0])
        (nil)))
(insn 29 6 167 3 (set (reg:SI 195)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 167 29 190 3 (set (reg/f:SI 262)
        (const_int 1073876992 [0x40021000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 190 167 263 3 (set (reg:SI 263)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 728 {*thumb2_movsi_vfp}
     (nil))
(insn 263 190 199 3 (set (reg/f:SI 264)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 199 263 210 3 (set (reg:SI 265)
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 210 199 221 3 (set (reg:SI 266)
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 221 210 232 3 (set (reg:SI 267)
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 232 221 243 3 (set (reg:SI 268)
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(insn 243 232 25 3 (set (reg:SI 269)
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 25 243 26 4 2 (nil) [1 uses])
(note 26 25 27 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 27 26 28 4 (var_location:SI position (reg/v:SI 178 [ position ])) -1
     (nil))
(debug_insn 28 27 30 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:5 -1
     (nil))
(insn 30 28 31 4 (set (reg:SI 113 [ _1 ])
        (ashift:SI (reg:SI 195)
            (reg/v:SI 178 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:41 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 178 [ position ]))
        (nil)))
(insn 31 30 32 4 (set (reg/v:SI 155 [ iocurrent ])
        (and:SI (reg:SI 113 [ _1 ])
            (reg:SI 190 [ _139 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:15 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 32 31 33 4 (var_location:SI iocurrent (reg/v:SI 155 [ iocurrent ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":177:15 -1
     (nil))
(debug_insn 33 32 34 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:5 -1
     (nil))
(insn 34 33 35 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 155 [ iocurrent ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 35 34 39 4 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 39)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":179:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 39)
      ; pc falls through to BB 39
(code_label 39 35 40 5 3 (nil) [1 uses])
(note 40 39 41 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 41 40 42 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:7 -1
     (nil))
(insn 42 41 43 5 (set (reg:SI 114 [ _2 ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 4 [0x4])) [1 GPIO_Init_60(D)->Mode+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 43 42 44 5 (set (reg:SI 115 [ _3 ])
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:28 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 47 5 (set (reg:SI 196)
        (plus:SI (reg:SI 115 [ _3 ])
            (const_int -1 [0xffffffffffffffff]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:57 7 {*arm_addsi3}
     (nil))
(insn 47 44 48 5 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 196)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (nil)))
(jump_insn 48 47 49 5 (set (pc)
        (if_then_else (gtu (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 85)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":183:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 633507684 (nil)))
 -> 85)
(note 49 48 50 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(debug_insn 50 49 51 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":187:9 -1
     (nil))
(debug_insn 51 50 52 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:9 -1
     (nil))
(insn 52 51 53 6 (set (reg/v:SI 156 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 53 52 54 6 (var_location:SI temp (reg/v:SI 156 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":189:14 -1
     (nil))
(debug_insn 54 53 55 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:9 -1
     (nil))
(insn 55 54 56 6 (set (reg:SI 198)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 56 55 57 6 (set (reg:SI 197)
        (ashift:SI (reg:SI 198)
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 198)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 154 [ ivtmp.29 ]))
            (nil))))
(insn 57 56 58 6 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 197))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(insn 58 57 59 6 (set (reg/v:SI 157 [ temp ])
        (and:SI (reg:SI 181 [ prephitmp_112 ])
            (reg/v:SI 156 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 156 [ temp ])
        (nil)))
(debug_insn 59 58 60 6 (var_location:SI temp (reg/v:SI 157 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:14 -1
     (nil))
(debug_insn 60 59 61 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:9 -1
     (nil))
(insn 61 60 62 6 (set (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 12 [0xc])) [1 GPIO_Init_60(D)->Speed+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 62 61 63 6 (set (reg:SI 199)
        (ashift:SI (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 200 [ GPIO_Init_60(D)->Speed ])
        (nil)))
(insn 63 62 64 6 (set (reg/v:SI 158 [ temp ])
        (ior:SI (reg:SI 199)
            (reg/v:SI 157 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 199)
        (expr_list:REG_DEAD (reg/v:SI 157 [ temp ])
            (nil))))
(debug_insn 64 63 65 6 (var_location:SI temp (reg/v:SI 158 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":191:14 -1
     (nil))
(debug_insn 65 64 66 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:9 -1
     (nil))
(insn 66 65 67 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_62(D)->OSPEEDR+0 S4 A32])
        (reg/v:SI 158 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":192:24 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 158 [ temp ])
        (nil)))
(debug_insn 67 66 68 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:9 -1
     (nil))
(insn 68 67 69 6 (set (reg/v:SI 159 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 69 68 70 6 (var_location:SI temp (reg/v:SI 159 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":195:14 -1
     (nil))
(debug_insn 70 69 71 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:9 -1
     (nil))
(insn 71 70 72 6 (set (reg:SI 201)
        (not:SI (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 72 71 73 6 (set (reg/v:SI 160 [ temp ])
        (and:SI (reg:SI 201)
            (reg/v:SI 159 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 201)
        (expr_list:REG_DEAD (reg/v:SI 159 [ temp ])
            (nil))))
(debug_insn 73 72 74 6 (var_location:SI temp (reg/v:SI 160 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":196:14 -1
     (nil))
(debug_insn 74 73 75 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:9 -1
     (nil))
(insn 75 74 76 6 (set (reg:SI 202)
        (lshiftrt:SI (reg:SI 114 [ _2 ])
            (const_int 4 [0x4]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:51 147 {*arm_shiftsi3}
     (nil))
(insn 76 75 77 6 (set (reg:SI 203)
        (and:SI (reg:SI 202)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:51 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 202)
        (nil)))
(insn 77 76 78 6 (set (reg:SI 204)
        (ashift:SI (reg:SI 203)
            (reg/v:SI 178 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:71 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 203)
        (nil)))
(insn 78 77 79 6 (set (reg/v:SI 161 [ temp ])
        (ior:SI (reg:SI 204)
            (reg/v:SI 160 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 204)
        (expr_list:REG_DEAD (reg/v:SI 160 [ temp ])
            (nil))))
(debug_insn 79 78 80 6 (var_location:SI temp (reg/v:SI 161 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":197:14 -1
     (nil))
(debug_insn 80 79 81 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:9 -1
     (nil))
(insn 81 80 82 6 (set (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_62(D)->OTYPER+0 S4 A32])
        (reg/v:SI 161 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":198:23 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 161 [ temp ])
        (nil)))
(debug_insn 82 81 85 6 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
      ; pc falls through to BB 10
(code_label 85 82 86 7 5 (nil) [1 uses])
(note 86 85 87 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(debug_insn 87 86 88 7 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:7 -1
     (nil))
(insn 88 87 89 7 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 89 88 90 7 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 96)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":201:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 454975348 (nil)))
 -> 96)
(note 90 89 92 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 92 90 93 8 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(insn 93 92 96 8 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 261))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (nil))
      ; pc falls through to BB 13
(code_label 96 93 97 9 7 (nil) [1 uses])
(note 97 96 98 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 98 97 99 9 (set (reg:SI 208)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 99 98 100 9 (set (reg:SI 207)
        (ashift:SI (reg:SI 208)
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 208)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 154 [ ivtmp.29 ]))
            (nil))))
(insn 100 99 101 9 (set (reg:SI 181 [ prephitmp_112 ])
        (not:SI (reg:SI 207))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":190:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 207)
        (nil)))
(code_label 101 100 102 10 6 (nil) [0 uses])
(note 102 101 103 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(debug_insn 103 102 104 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":204:9 -1
     (nil))
(debug_insn 104 103 105 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:9 -1
     (nil))
(insn 105 104 106 10 (set (reg/v:SI 162 [ temp ])
        (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 106 105 107 10 (var_location:SI temp (reg/v:SI 162 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":207:14 -1
     (nil))
(debug_insn 107 106 108 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:9 -1
     (nil))
(insn 108 107 109 10 (set (reg/v:SI 163 [ temp ])
        (and:SI (reg/v:SI 162 [ temp ])
            (reg:SI 181 [ prephitmp_112 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 162 [ temp ])
        (nil)))
(debug_insn 109 108 110 10 (var_location:SI temp (reg/v:SI 163 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":208:14 -1
     (nil))
(debug_insn 110 109 111 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:9 -1
     (nil))
(insn 111 110 112 10 (set (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 8 [0x8])) [1 GPIO_Init_60(D)->Pull+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 728 {*thumb2_movsi_vfp}
     (nil))
(insn 112 111 113 10 (set (reg:SI 209)
        (ashift:SI (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
            (reg:SI 154 [ ivtmp.29 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:36 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 210 [ GPIO_Init_60(D)->Pull ])
        (nil)))
(insn 113 112 114 10 (set (reg/v:SI 164 [ temp ])
        (ior:SI (reg:SI 209)
            (reg/v:SI 163 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 209)
        (expr_list:REG_DEAD (reg/v:SI 163 [ temp ])
            (nil))))
(debug_insn 114 113 115 10 (var_location:SI temp (reg/v:SI 164 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":209:14 -1
     (nil))
(debug_insn 115 114 116 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:9 -1
     (nil))
(insn 116 115 117 10 (set (mem/v:SI (plus:SI (reg/v/f:SI 193 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_62(D)->PUPDR+0 S4 A32])
        (reg/v:SI 164 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":210:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 164 [ temp ])
        (nil)))
(debug_insn 117 116 118 10 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:7 -1
     (nil))
(insn 118 117 119 10 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 115 [ _3 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 119 118 417 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 417)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":214:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 520602092 (nil)))
 -> 417)
      ; pc falls through to BB 12
(code_label 417 119 416 11 28 (nil) [1 uses])
(note 416 417 413 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 413 416 120 11 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 154 [ ivtmp.29 ]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
      ; pc falls through to BB 13
(note 120 413 121 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(debug_insn 121 120 122 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":217:9 -1
     (nil))
(debug_insn 122 121 123 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":218:9 -1
     (nil))
(debug_insn 123 122 124 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:9 -1
     (nil))
(insn 124 123 125 12 (set (reg:SI 211)
        (lshiftrt:SI (reg/v:SI 178 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:36 147 {*arm_shiftsi3}
     (nil))
(insn 125 124 126 12 (set (reg:SI 212)
        (ashift:SI (reg:SI 211)
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 211)
        (nil)))
(insn 126 125 127 12 (set (reg/f:SI 191 [ _140 ])
        (plus:SI (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 212))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 212)
        (nil)))
(insn 127 126 128 12 (set (reg/v:SI 165 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 191 [ _140 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 128 127 129 12 (var_location:SI temp (reg/v:SI 165 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":221:14 -1
     (nil))
(debug_insn 129 128 130 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:9 -1
     (nil))
(insn 130 129 131 12 (set (reg:SI 213)
        (and:SI (reg/v:SI 178 [ position ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:38 90 {*arm_andsi3_insn}
     (nil))
(insn 131 130 133 12 (set (reg:SI 128 [ _21 ])
        (ashift:SI (reg:SI 213)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:47 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 213)
        (nil)))
(insn 133 131 134 12 (set (reg:SI 214)
        (ashift:SI (reg:SI 263)
            (reg:SI 128 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:24 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 128 [ _21 ]))
        (nil)))
(insn 134 133 135 12 (set (reg:SI 216)
        (not:SI (reg:SI 214))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 214)
        (nil)))
(insn 135 134 136 12 (set (reg/v:SI 166 [ temp ])
        (and:SI (reg:SI 216)
            (reg/v:SI 165 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 216)
        (expr_list:REG_DEAD (reg/v:SI 165 [ temp ])
            (nil))))
(debug_insn 136 135 137 12 (var_location:SI temp (reg/v:SI 166 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":222:14 -1
     (nil))
(debug_insn 137 136 138 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:9 -1
     (nil))
(insn 138 137 139 12 (set (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
        (mem:SI (plus:SI (reg/v/f:SI 194 [ GPIO_Init ])
                (const_int 16 [0x10])) [1 GPIO_Init_60(D)->Alternate+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 140 12 (set (reg:SI 217)
        (ashift:SI (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
            (reg:SI 128 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 218 [ GPIO_Init_60(D)->Alternate ])
        (expr_list:REG_DEAD (reg:SI 128 [ _21 ])
            (nil))))
(insn 140 139 141 12 (set (reg/v:SI 167 [ temp ])
        (ior:SI (reg:SI 217)
            (reg/v:SI 166 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 217)
        (expr_list:REG_DEAD (reg/v:SI 166 [ temp ])
            (nil))))
(debug_insn 141 140 142 12 (var_location:SI temp (reg/v:SI 167 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":223:14 -1
     (nil))
(debug_insn 142 141 143 12 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:9 -1
     (nil))
(insn 143 142 414 12 (set (mem/v:SI (plus:SI (reg/f:SI 191 [ _140 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_140 + 32B]+0 S4 A32])
        (reg/v:SI 167 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":224:36 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 191 [ _140 ])
        (expr_list:REG_DEAD (reg/v:SI 167 [ temp ])
            (nil))))
(insn 414 143 144 12 (set (reg:SI 261)
        (ashift:SI (reg:SI 115 [ _3 ])
            (reg:SI 154 [ ivtmp.29 ]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(code_label 144 414 145 13 8 (nil) [0 uses])
(note 145 144 146 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(debug_insn 146 145 147 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:7 -1
     (nil))
(insn 147 146 148 13 (set (reg/v:SI 168 [ temp ])
        (mem/v:SI (reg/v/f:SI 193 [ GPIOx ]) [1 GPIOx_62(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 148 147 149 13 (var_location:SI temp (reg/v:SI 168 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":228:12 -1
     (nil))
(debug_insn 149 148 150 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:7 -1
     (nil))
(insn 150 149 151 13 (set (reg/v:SI 169 [ temp ])
        (and:SI (reg/v:SI 168 [ temp ])
            (reg:SI 181 [ prephitmp_112 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 181 [ prephitmp_112 ])
        (expr_list:REG_DEAD (reg/v:SI 168 [ temp ])
            (nil))))
(debug_insn 151 150 152 13 (var_location:SI temp (reg/v:SI 169 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":229:12 -1
     (nil))
(debug_insn 152 151 154 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:7 -1
     (nil))
(insn 154 152 155 13 (set (reg/v:SI 170 [ temp ])
        (ior:SI (reg:SI 261)
            (reg/v:SI 169 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 261)
        (expr_list:REG_DEAD (reg/v:SI 169 [ temp ])
            (nil))))
(debug_insn 155 154 156 13 (var_location:SI temp (reg/v:SI 170 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":230:12 -1
     (nil))
(debug_insn 156 155 157 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:7 -1
     (nil))
(insn 157 156 158 13 (set (mem/v:SI (reg/v/f:SI 193 [ GPIOx ]) [1 GPIOx_62(D)->MODER+0 S4 A32])
        (reg/v:SI 170 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":231:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 170 [ temp ])
        (nil)))
(debug_insn 158 157 160 13 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:7 -1
     (nil))
(insn 160 158 161 13 (set (reg:SI 220)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 196608 [0x30000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:28 90 {*arm_andsi3_insn}
     (nil))
(insn 161 160 162 13 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 220)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 220)
        (nil)))
(jump_insn 162 161 163 13 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 363)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":235:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 363)
(note 163 162 164 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(debug_insn 164 163 165 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 165 164 166 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 166 165 168 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 168 166 169 14 (set (reg:SI 135 [ _31 ])
        (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 169 168 171 14 (set (reg:SI 136 [ _32 ])
        (ior:SI (reg:SI 135 [ _31 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 135 [ _31 ])
        (nil)))
(insn 171 169 172 14 (set (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])
        (reg:SI 136 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 136 [ _32 ])
        (nil)))
(debug_insn 172 171 174 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 174 172 175 14 (set (reg:SI 137 [ _33 ])
        (mem/v:SI (plus:SI (reg/f:SI 262)
                (const_int 96 [0x60])) [1 MEM[(struct RCC_TypeDef *)1073876992B].APB2ENR+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 14 (set (reg:SI 138 [ _34 ])
        (and:SI (reg:SI 137 [ _33 ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 137 [ _33 ])
        (nil)))
(insn 176 175 177 14 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])
        (reg:SI 138 [ _34 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 138 [ _34 ])
        (nil)))
(debug_insn 177 176 178 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(insn 178 177 179 14 (set (reg:SI 171 [ vol.0_85 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmpreg+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 728 {*thumb2_movsi_vfp}
     (expr_list:REG_UNUSED (reg:SI 171 [ vol.0_85 ])
        (nil)))
(debug_insn 179 178 180 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":238:9 -1
     (nil))
(debug_insn 180 179 181 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:9 -1
     (nil))
(insn 181 180 182 14 (set (reg:SI 224)
        (lshiftrt:SI (reg/v:SI 178 [ position ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:40 147 {*arm_shiftsi3}
     (nil))
(insn 182 181 183 14 (set (reg:SI 225)
        (ashift:SI (reg:SI 224)
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 224)
        (nil)))
(insn 183 182 184 14 (set (reg:SI 226)
        (plus:SI (reg:SI 225)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 225)
        (nil)))
(insn 184 183 185 14 (set (reg/f:SI 182 [ _113 ])
        (plus:SI (reg:SI 226)
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 226)
        (nil)))
(insn 185 184 186 14 (set (reg/v:SI 172 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 182 [ _113 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 186 185 187 14 (var_location:SI temp (reg/v:SI 172 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":240:14 -1
     (nil))
(debug_insn 187 186 188 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:9 -1
     (nil))
(insn 188 187 189 14 (set (reg:SI 227)
        (and:SI (reg/v:SI 178 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:45 90 {*arm_andsi3_insn}
     (nil))
(insn 189 188 191 14 (set (reg:SI 141 [ _37 ])
        (ashift:SI (reg:SI 227)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:33 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 227)
        (nil)))
(insn 191 189 192 14 (set (reg:SI 228)
        (ashift:SI (reg:SI 263)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:26 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 141 [ _37 ]))
        (nil)))
(insn 192 191 193 14 (set (reg:SI 230)
        (not:SI (reg:SI 228))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:17 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 228)
        (nil)))
(insn 193 192 194 14 (set (reg/v:SI 173 [ temp ])
        (and:SI (reg:SI 230)
            (reg/v:SI 172 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 230)
        (expr_list:REG_DEAD (reg/v:SI 172 [ temp ])
            (nil))))
(debug_insn 194 193 195 14 (var_location:SI temp (reg/v:SI 173 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":241:14 -1
     (nil))
(debug_insn 195 194 196 14 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:9 -1
     (nil))
(insn 196 195 197 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 197 196 198 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 257)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 257)
(note 198 197 200 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 200 198 201 15 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 265))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 201 200 202 15 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 208)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 208)
(note 202 201 204 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 204 202 205 16 (set (reg:SI 232)
        (ashift:SI (reg:SI 195)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 141 [ _37 ]))
            (nil))))
(insn 205 204 208 16 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 232))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 232)
        (nil)))
      ; pc falls through to BB 26
(code_label 208 205 209 17 11 (nil) [1 uses])
(note 209 208 211 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 211 209 212 17 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 266))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 212 211 213 17 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 219)
(note 213 212 214 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 214 213 215 18 (set (reg:SI 236)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 215 214 216 18 (set (reg:SI 235)
        (ashift:SI (reg:SI 236)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 236)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 216 215 219 18 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 235))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 235)
        (nil)))
      ; pc falls through to BB 26
(code_label 219 216 220 19 12 (nil) [1 uses])
(note 220 219 222 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 222 220 223 19 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 267))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 223 222 224 19 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 230)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 230)
(note 224 223 225 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 225 224 226 20 (set (reg:SI 239)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 226 225 227 20 (set (reg:SI 238)
        (ashift:SI (reg:SI 239)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 239)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 227 226 230 20 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 238))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 238)
        (nil)))
      ; pc falls through to BB 26
(code_label 230 227 231 21 13 (nil) [1 uses])
(note 231 230 233 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 233 231 234 21 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 268))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 234 233 235 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 241)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 241)
(note 235 234 236 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 236 235 237 22 (set (reg:SI 242)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 237 236 238 22 (set (reg:SI 241)
        (ashift:SI (reg:SI 242)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 242)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 238 237 241 22 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 241))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 241)
        (nil)))
      ; pc falls through to BB 26
(code_label 241 238 242 23 14 (nil) [1 uses])
(note 242 241 244 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 244 242 245 23 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (reg:SI 269))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 193 [ GPIOx ])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 245 244 246 23 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 252)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:18 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 252)
(note 246 245 247 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 247 246 248 24 (set (reg:SI 245)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 248 247 249 24 (set (reg:SI 244)
        (ashift:SI (reg:SI 245)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 245)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 249 248 252 24 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 244))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 244)
        (nil)))
      ; pc falls through to BB 26
(code_label 252 249 253 25 15 (nil) [1 uses])
(note 253 252 254 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 25 (set (reg:SI 247)
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 255 254 256 25 (set (reg:SI 246)
        (ashift:SI (reg:SI 247)
            (reg:SI 141 [ _37 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:40 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 247)
        (expr_list:REG_DEAD (reg:SI 141 [ _37 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
                    (reg:SI 141 [ _37 ]))
                (nil)))))
(insn 256 255 257 25 (set (reg/v:SI 173 [ temp ])
        (ior:SI (reg/v:SI 173 [ temp ])
            (reg:SI 246))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 246)
        (nil)))
(code_label 257 256 258 26 10 (nil) [1 uses])
(note 258 257 259 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(debug_insn 259 258 260 26 (var_location:SI temp (ior:SI (debug_expr:SI D#1)
        (reg/v:SI 173 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":242:14 -1
     (nil))
(debug_insn 260 259 261 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:9 -1
     (nil))
(insn 261 260 262 26 (set (mem/v:SI (plus:SI (reg/f:SI 182 [ _113 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_113 + 8B]+0 S4 A32])
        (reg/v:SI 173 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":243:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 182 [ _113 ])
        (expr_list:REG_DEAD (reg/v:SI 173 [ temp ])
            (nil))))
(debug_insn 262 261 264 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:9 -1
     (nil))
(insn 264 262 265 26 (set (reg/v:SI 174 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 265 264 266 26 (var_location:SI temp (reg/v:SI 174 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":246:14 -1
     (nil))
(debug_insn 266 265 267 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:9 -1
     (nil))
(insn 267 266 268 26 (set (reg:SI 144 [ _41 ])
        (not:SI (reg/v:SI 155 [ iocurrent ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:17 169 {*arm_one_cmplsi2}
     (nil))
(debug_insn 268 267 269 26 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 -1
     (nil))
(debug_insn 269 268 270 26 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:9 -1
     (nil))
(insn 270 269 271 26 (set (reg:SI 249)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 1048576 [0x100000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:30 90 {*arm_andsi3_insn}
     (nil))
(insn 271 270 272 26 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 249)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 249)
        (nil)))
(jump_insn 272 271 273 26 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 277)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":248:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 277)
(note 273 272 274 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 274 273 277 27 (set (reg/v:SI 150 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":247:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 174 [ temp ])
        (nil)))
      ; pc falls through to BB 29
(code_label 277 274 278 28 16 (nil) [1 uses])
(note 278 277 279 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(debug_insn 279 278 280 28 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:11 -1
     (nil))
(insn 280 279 281 28 (set (reg/v:SI 150 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 174 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 174 [ temp ])
        (nil)))
(debug_insn 281 280 282 28 (var_location:SI temp (reg/v:SI 150 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":250:16 -1
     (nil))
(code_label 282 281 283 29 17 (nil) [0 uses])
(note 283 282 284 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(debug_insn 284 283 285 29 (var_location:SI temp (reg/v:SI 150 [ temp ])) -1
     (nil))
(debug_insn 285 284 287 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:9 -1
     (nil))
(insn 287 285 288 29 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg/v:SI 150 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":252:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 150 [ temp ])
        (nil)))
(debug_insn 288 287 290 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:9 -1
     (nil))
(insn 290 288 291 29 (set (reg/v:SI 175 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 291 290 292 29 (var_location:SI temp (reg/v:SI 175 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":254:14 -1
     (nil))
(debug_insn 292 291 293 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:9 -1
     (nil))
(debug_insn 293 292 294 29 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 -1
     (nil))
(debug_insn 294 293 295 29 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:9 -1
     (nil))
(insn 295 294 296 29 (set (reg:SI 252)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 2097152 [0x200000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:30 90 {*arm_andsi3_insn}
     (nil))
(insn 296 295 297 29 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 252)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 252)
        (nil)))
(jump_insn 297 296 298 29 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 302)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":256:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 302)
(note 298 297 299 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 299 298 302 30 (set (reg/v:SI 151 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":255:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ temp ])
        (nil)))
      ; pc falls through to BB 32
(code_label 302 299 303 31 18 (nil) [1 uses])
(note 303 302 304 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(debug_insn 304 303 305 31 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:11 -1
     (nil))
(insn 305 304 306 31 (set (reg/v:SI 151 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 175 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 175 [ temp ])
        (nil)))
(debug_insn 306 305 307 31 (var_location:SI temp (reg/v:SI 151 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":258:16 -1
     (nil))
(code_label 307 306 308 32 19 (nil) [0 uses])
(note 308 307 309 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(debug_insn 309 308 310 32 (var_location:SI temp (reg/v:SI 151 [ temp ])) -1
     (nil))
(debug_insn 310 309 312 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:9 -1
     (nil))
(insn 312 310 313 32 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg/v:SI 151 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":260:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 151 [ temp ])
        (nil)))
(debug_insn 313 312 315 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:9 -1
     (nil))
(insn 315 313 316 32 (set (reg/v:SI 176 [ temp ])
        (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 316 315 317 32 (var_location:SI temp (reg/v:SI 176 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":262:14 -1
     (nil))
(debug_insn 317 316 318 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:9 -1
     (nil))
(debug_insn 318 317 319 32 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 -1
     (nil))
(debug_insn 319 318 320 32 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:9 -1
     (nil))
(insn 320 319 321 32 (set (reg:SI 255)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 131072 [0x20000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:30 90 {*arm_andsi3_insn}
     (nil))
(insn 321 320 322 32 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 255)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 255)
        (nil)))
(jump_insn 322 321 323 32 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 327)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":264:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 327)
(note 323 322 324 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 324 323 327 33 (set (reg/v:SI 152 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":263:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ temp ])
        (nil)))
      ; pc falls through to BB 35
(code_label 327 324 328 34 20 (nil) [1 uses])
(note 328 327 329 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(debug_insn 329 328 330 34 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:11 -1
     (nil))
(insn 330 329 331 34 (set (reg/v:SI 152 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 176 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 176 [ temp ])
        (nil)))
(debug_insn 331 330 332 34 (var_location:SI temp (reg/v:SI 152 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":266:16 -1
     (nil))
(code_label 332 331 333 35 21 (nil) [0 uses])
(note 333 332 334 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(debug_insn 334 333 335 35 (var_location:SI temp (reg/v:SI 152 [ temp ])) -1
     (nil))
(debug_insn 335 334 337 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:9 -1
     (nil))
(insn 337 335 338 35 (set (mem/v:SI (plus:SI (reg/f:SI 264)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg/v:SI 152 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":268:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 152 [ temp ])
        (nil)))
(debug_insn 338 337 340 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:9 -1
     (nil))
(insn 340 338 341 35 (set (reg/v:SI 177 [ temp ])
        (mem/v:SI (reg/f:SI 264) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 341 340 342 35 (var_location:SI temp (reg/v:SI 177 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":271:14 -1
     (nil))
(debug_insn 342 341 343 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:9 -1
     (nil))
(debug_insn 343 342 344 35 (var_location:SI temp (and:SI (reg:SI 144 [ _41 ])
        (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 -1
     (nil))
(debug_insn 344 343 345 35 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:9 -1
     (nil))
(insn 345 344 346 35 (set (reg:SI 258)
        (and:SI (reg:SI 114 [ _2 ])
            (const_int 65536 [0x10000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:30 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ _2 ])
        (nil)))
(insn 346 345 347 35 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 258)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 258)
        (nil)))
(jump_insn 347 346 348 35 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 352)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":273:12 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 352)
(note 348 347 349 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 349 348 352 36 (set (reg/v:SI 153 [ temp ])
        (and:SI (reg:SI 144 [ _41 ])
            (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":272:14 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ temp ])
        (expr_list:REG_DEAD (reg:SI 144 [ _41 ])
            (nil))))
      ; pc falls through to BB 38
(code_label 352 349 353 37 22 (nil) [1 uses])
(note 353 352 354 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(debug_insn 354 353 355 37 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:11 -1
     (nil))
(insn 355 354 356 37 (set (reg/v:SI 153 [ temp ])
        (ior:SI (reg/v:SI 155 [ iocurrent ])
            (reg/v:SI 177 [ temp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 177 [ temp ])
        (expr_list:REG_DEAD (reg/v:SI 155 [ iocurrent ])
            (nil))))
(debug_insn 356 355 357 37 (var_location:SI temp (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":275:16 -1
     (nil))
(code_label 357 356 358 38 23 (nil) [0 uses])
(note 358 357 359 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(debug_insn 359 358 360 38 (var_location:SI temp (reg/v:SI 153 [ temp ])) -1
     (nil))
(debug_insn 360 359 362 38 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:9 -1
     (nil))
(insn 362 360 363 38 (set (mem/v:SI (reg/f:SI 264) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg/v:SI 153 [ temp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":277:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 153 [ temp ])
        (nil)))
(code_label 363 362 364 39 4 (nil) [1 uses])
(note 364 363 365 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(debug_insn 365 364 366 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:5 -1
     (nil))
(insn 366 365 367 39 (set (reg/v:SI 178 [ position ])
        (plus:SI (reg/v:SI 178 [ position ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":281:13 7 {*arm_addsi3}
     (nil))
(debug_insn 367 366 368 39 (var_location:SI position (reg/v:SI 178 [ position ])) -1
     (nil))
(debug_insn 368 367 369 39 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 -1
     (nil))
(insn 369 368 370 39 (set (reg:SI 154 [ ivtmp.29 ])
        (plus:SI (reg:SI 154 [ ivtmp.29 ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 7 {*arm_addsi3}
     (nil))
(insn 370 369 371 39 (set (reg:SI 260)
        (lshiftrt:SI (reg:SI 190 [ _139 ])
            (reg/v:SI 178 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:28 147 {*arm_shiftsi3}
     (nil))
(insn 371 370 372 39 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 260)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 260)
        (nil)))
(jump_insn 372 371 377 39 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 25)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":174:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 25)
(code_label 377 372 378 40 1 (nil) [0 uses])
(note 378 377 0 40 [bb 40] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_GPIO_DeInit (HAL_GPIO_DeInit, funcdef_no=330, decl_uid=7513, cgraph_uid=334, symbol_order=333)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 23 n_edges 32 count 24 (    1)


HAL_GPIO_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,22u} r13={1d,22u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,22u} r103={1d,21u} r113={1d,2u} r116={1d,7u,7e} r117={1d,3u} r118={1d,1u} r119={1d,4u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,3u} r151={1d,2u} r152={1d,2u} r153={2d,10u,1e} r154={1d,2u} r157={1d,3u} r158={7d,1u} r159={1d,15u,5e} r160={1d,3u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r170={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r186={1d,1u} r187={1d,1u,1e} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u,1e} r193={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r199={1d,2u} r200={1d,8u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} 
;;    total ref usage 336{104d,217u,15e} in 132{132 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,32] 102[33,33] 103[34,34] 113[35,35] 116[36,36] 117[37,37] 118[38,38] 119[39,39] 120[40,40] 121[41,41] 122[42,42] 123[43,43] 124[44,44] 125[45,45] 126[46,46] 127[47,47] 129[48,48] 130[49,49] 131[50,50] 132[51,51] 134[52,52] 139[53,53] 140[54,54] 141[55,55] 142[56,56] 143[57,57] 145[58,58] 146[59,59] 147[60,60] 150[61,61] 151[62,62] 152[63,63] 153[64,65] 154[66,66] 157[67,67] 158[68,74] 159[75,75] 160[76,76] 161[77,77] 162[78,78] 163[79,79] 164[80,80] 165[81,81] 170[82,82] 174[83,83] 176[84,84] 177[85,85] 186[86,86] 187[87,87] 189[88,88] 190[89,89] 191[90,90] 192[91,91] 193[92,92] 195[93,93] 196[94,94] 197[95,95] 198[96,96] 199[97,97] 200[98,98] 201[99,99] 202[100,100] 203[101,101] 204[102,102] 205[103,103] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d33(102){ }d34(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[33],103[34]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[33],103[34]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[33],103[34]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 22 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d33(bb 0 insn -1) }u3(103){ d34(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 159 160
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 159 160
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[33],103[34]
;; rd  gen 	(3) 100[32],159[75],160[76]
;; rd  kill	(12) 100[23,24,25,26,27,28,29,30,31,32],159[75],160[76]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; rd  out 	(6) 7[4],13[5],102[33],103[34],159[75],160[76]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u8(7){ d4(bb 0 insn -1) }u9(13){ d5(bb 0 insn -1) }u10(102){ d33(bb 0 insn -1) }u11(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 153 161 198 199 200 201 202 203 204 205
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 160
;; live  gen 	 153 161 198 199 200 201 202 203 204 205
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[33],103[34],159[75],160[76]
;; rd  gen 	(10) 153[65],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  kill	(11) 153[64,65],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(16) 7[4],13[5],102[33],103[34],153[65],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 3 21 )->[4]->( 5 21 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u12(7){ d4(bb 0 insn -1) }u13(13){ d5(bb 0 insn -1) }u14(102){ d33(bb 0 insn -1) }u15(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 160 161
;; lr  def 	 100 [cc] 113 150
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc] 113 150
;; live  kill	
;; rd  in  	(19) 7[4],13[5],100[28],102[33],103[34],153[64,65],159[75],160[76],161[77],197[95],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(3) 100[31],113[35],150[61]
;; rd  kill	(12) 100[23,24,25,26,27,28,29,30,31,32],113[35],150[61]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(19) 7[4],13[5],102[33],103[34],113[35],150[61],153[64,65],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 4 )->[5]->( 6 17 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u25(7){ d4(bb 0 insn -1) }u26(13){ d5(bb 0 insn -1) }u27(102){ d33(bb 0 insn -1) }u28(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 198
;; lr  def 	 100 [cc] 116 117 151 152 157 162 163 164 165
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 150 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc] 116 117 151 152 157 162 163 164 165
;; live  kill	
;; rd  in  	(19) 7[4],13[5],102[33],103[34],113[35],150[61],153[64,65],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(10) 100[30],116[36],117[37],151[62],152[63],157[67],162[78],163[79],164[80],165[81]
;; rd  kill	(19) 100[23,24,25,26,27,28,29,30,31,32],116[36],117[37],151[62],152[63],157[67],162[78],163[79],164[80],165[81]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 5 )->[6]->( 8 7 )
;; bb 6 artificial_defs: { }
;; bb 6 artificial_uses: { u45(7){ d4(bb 0 insn -1) }u46(13){ d5(bb 0 insn -1) }u47(102){ d33(bb 0 insn -1) }u48(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 201
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 100[27]
;; rd  kill	(10) 100[23,24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 6 )->[7]->( 18 )
;; bb 7 artificial_defs: { }
;; bb 7 artificial_uses: { u53(7){ d4(bb 0 insn -1) }u54(13){ d5(bb 0 insn -1) }u55(102){ d33(bb 0 insn -1) }u56(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 161
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 158[69]
;; rd  kill	(7) 158[68,69,70,71,72,73,74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[69],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 6 )->[8]->( 10 9 )
;; bb 8 artificial_defs: { }
;; bb 8 artificial_uses: { u60(7){ d4(bb 0 insn -1) }u61(13){ d5(bb 0 insn -1) }u62(102){ d33(bb 0 insn -1) }u63(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 202
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 100[26]
;; rd  kill	(10) 100[23,24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 8 )->[9]->( 18 )
;; bb 9 artificial_defs: { }
;; bb 9 artificial_uses: { u68(7){ d4(bb 0 insn -1) }u69(13){ d5(bb 0 insn -1) }u70(102){ d33(bb 0 insn -1) }u71(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 170
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 170
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(2) 158[74],170[82]
;; rd  kill	(8) 158[68,69,70,71,72,73,74],170[82]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[74],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 8 )->[10]->( 12 11 )
;; bb 10 artificial_defs: { }
;; bb 10 artificial_uses: { u75(7){ d4(bb 0 insn -1) }u76(13){ d5(bb 0 insn -1) }u77(102){ d33(bb 0 insn -1) }u78(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 203
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 100[25]
;; rd  kill	(10) 100[23,24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 10 )->[11]->( 18 )
;; bb 11 artificial_defs: { }
;; bb 11 artificial_uses: { u83(7){ d4(bb 0 insn -1) }u84(13){ d5(bb 0 insn -1) }u85(102){ d33(bb 0 insn -1) }u86(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 199
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 158[68]
;; rd  kill	(7) 158[68,69,70,71,72,73,74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[68],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 10 )->[12]->( 14 13 )
;; bb 12 artificial_defs: { }
;; bb 12 artificial_uses: { u90(7){ d4(bb 0 insn -1) }u91(13){ d5(bb 0 insn -1) }u92(102){ d33(bb 0 insn -1) }u93(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 204
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 100[24]
;; rd  kill	(10) 100[23,24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 12 )->[13]->( 18 )
;; bb 13 artificial_defs: { }
;; bb 13 artificial_uses: { u98(7){ d4(bb 0 insn -1) }u99(13){ d5(bb 0 insn -1) }u100(102){ d33(bb 0 insn -1) }u101(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 174
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 174
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(2) 158[73],174[83]
;; rd  kill	(8) 158[68,69,70,71,72,73,74],174[83]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[73],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 12 )->[14]->( 16 15 )
;; bb 14 artificial_defs: { }
;; bb 14 artificial_uses: { u105(7){ d4(bb 0 insn -1) }u106(13){ d5(bb 0 insn -1) }u107(102){ d33(bb 0 insn -1) }u108(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 159 205
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 100[23]
;; rd  kill	(10) 100[23,24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 14 )->[15]->( 18 )
;; bb 15 artificial_defs: { }
;; bb 15 artificial_uses: { u113(7){ d4(bb 0 insn -1) }u114(13){ d5(bb 0 insn -1) }u115(102){ d33(bb 0 insn -1) }u116(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 176
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 176
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(2) 158[72],176[84]
;; rd  kill	(8) 158[68,69,70,71,72,73,74],176[84]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[72],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 14 )->[16]->( 18 )
;; bb 16 artificial_defs: { }
;; bb 16 artificial_uses: { u120(7){ d4(bb 0 insn -1) }u121(13){ d5(bb 0 insn -1) }u122(102){ d33(bb 0 insn -1) }u123(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116
;; lr  def 	 158 177
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 116 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158 177
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(2) 158[71],177[85]
;; rd  kill	(8) 158[68,69,70,71,72,73,74],177[85]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[71],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 5 )->[17]->( 18 )
;; bb 17 artificial_defs: { }
;; bb 17 artificial_uses: { u127(7){ d4(bb 0 insn -1) }u128(13){ d5(bb 0 insn -1) }u129(102){ d33(bb 0 insn -1) }u130(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 158
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 158
;; live  kill	
;; rd  in  	(23) 7[4],13[5],102[33],103[34],113[35],116[36],117[37],150[61],152[63],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 158[70]
;; rd  kill	(7) 158[68,69,70,71,72,73,74]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(23) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[70],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 17 11 15 7 9 13 16 )->[18]->( 19 20 )
;; bb 18 artificial_defs: { }
;; bb 18 artificial_uses: { u131(7){ d4(bb 0 insn -1) }u132(13){ d5(bb 0 insn -1) }u133(102){ d33(bb 0 insn -1) }u134(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 152 158
;; lr  def 	 100 [cc]
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 152 153 157 158 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc]
;; live  kill	
;; rd  in  	(29) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],152[63],153[64,65],157[67],158[68,69,70,71,72,73,74],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(1) 100[29]
;; rd  kill	(10) 100[23,24,25,26,27,28,29,30,31,32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(21) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 18 )->[19]->( 20 )
;; bb 19 artificial_defs: { }
;; bb 19 artificial_uses: { u138(7){ d4(bb 0 insn -1) }u139(13){ d5(bb 0 insn -1) }u140(102){ d33(bb 0 insn -1) }u141(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 117 150 157 200
;; lr  def 	 118 119 120 121 122 123 124 125 126 127 129 186
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 117 150 153 157 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 118 119 120 121 122 123 124 125 126 127 129 186
;; live  kill	
;; rd  in  	(21) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(12) 118[38],119[39],120[40],121[41],122[42],123[43],124[44],125[45],126[46],127[47],129[48],186[86]
;; rd  kill	(12) 118[38],119[39],120[40],121[41],122[42],123[43],124[44],125[45],126[46],127[47],129[48],186[86]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(18) 7[4],13[5],102[33],103[34],113[35],153[64,65],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 19 18 )->[20]->( 21 )
;; bb 20 artificial_defs: { }
;; bb 20 artificial_uses: { u170(7){ d4(bb 0 insn -1) }u171(13){ d5(bb 0 insn -1) }u172(102){ d33(bb 0 insn -1) }u173(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 198 199
;; lr  def 	 130 131 132 134 139 140 141 142 143 145 146 147 154 187 189 190 191 192 193 195 196
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 113 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 130 131 132 134 139 140 141 142 143 145 146 147 154 187 189 190 191 192 193 195 196
;; live  kill	
;; rd  in  	(21) 7[4],13[5],102[33],103[34],113[35],117[37],150[61],153[64,65],157[67],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(21) 130[49],131[50],132[51],134[52],139[53],140[54],141[55],142[56],143[57],145[58],146[59],147[60],154[66],187[87],189[88],190[89],191[90],192[91],193[92],195[93],196[94]
;; rd  kill	(21) 130[49],131[50],132[51],134[52],139[53],140[54],141[55],142[56],143[57],145[58],146[59],147[60],154[66],187[87],189[88],190[89],191[90],192[91],193[92],195[93],196[94]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(17) 7[4],13[5],102[33],103[34],153[64,65],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 20 4 )->[21]->( 4 22 )
;; bb 21 artificial_defs: { }
;; bb 21 artificial_uses: { u215(7){ d4(bb 0 insn -1) }u216(13){ d5(bb 0 insn -1) }u217(102){ d33(bb 0 insn -1) }u218(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 160
;; lr  def 	 100 [cc] 153 197
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  gen 	 100 [cc] 153 197
;; live  kill	
;; rd  in  	(19) 7[4],13[5],102[33],103[34],113[35],150[61],153[64,65],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(3) 100[28],153[64],197[95]
;; rd  kill	(13) 100[23,24,25,26,27,28,29,30,31,32],153[64,65],197[95]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 153 159 160 161 198 199 200 201 202 203 204 205
;; rd  out 	(16) 7[4],13[5],102[33],103[34],153[64],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 2 21 )->[22]->( 1 )
;; bb 22 artificial_defs: { }
;; bb 22 artificial_uses: { u225(7){ d4(bb 0 insn -1) }u226(13){ d5(bb 0 insn -1) }u227(102){ d33(bb 0 insn -1) }u228(103){ d34(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(16) 7[4],13[5],102[33],103[34],153[64],159[75],160[76],161[77],198[96],199[97],200[98],201[99],202[100],203[101],204[102],205[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[33],103[34]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }
;;   reg 103 { d34(bb 0 insn -1) }

( 22 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u229(7){ d4(bb 0 insn -1) }u230(13){ d5(bb 0 insn -1) }u231(102){ d33(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[33],103[34]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d33(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 33 to worklist
  Adding insn 51 to worklist
  Adding insn 40 to worklist
  Adding insn 55 to worklist
  Adding insn 65 to worklist
  Adding insn 75 to worklist
  Adding insn 85 to worklist
  Adding insn 95 to worklist
  Adding insn 108 to worklist
  Adding insn 141 to worklist
  Adding insn 138 to worklist
  Adding insn 134 to worklist
  Adding insn 131 to worklist
  Adding insn 128 to worklist
  Adding insn 125 to worklist
  Adding insn 122 to worklist
  Adding insn 119 to worklist
  Adding insn 116 to worklist
  Adding insn 112 to worklist
  Adding insn 176 to worklist
  Adding insn 174 to worklist
  Adding insn 172 to worklist
  Adding insn 169 to worklist
  Adding insn 167 to worklist
  Adding insn 164 to worklist
  Adding insn 162 to worklist
  Adding insn 155 to worklist
  Adding insn 150 to worklist
  Adding insn 145 to worklist
  Adding insn 185 to worklist
Finished finding needed instructions:
Processing use of (reg 100 cc) in insn 185:
  Adding insn 184 to worklist
Processing use of (reg 197) in insn 184:
  Adding insn 183 to worklist
Processing use of (reg 153 [ position ]) in insn 183:
  Adding insn 180 to worklist
Processing use of (reg 160 [ GPIO_Pin ]) in insn 183:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 153 [ position ]) in insn 180:
  Adding insn 5 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 145:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 132 [ _22 ]) in insn 150:
  Adding insn 149 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 150:
Processing use of (reg 130 [ _19 ]) in insn 149:
Processing use of (reg 131 [ _21 ]) in insn 149:
  Adding insn 148 to worklist
Processing use of (reg 187) in insn 148:
  Adding insn 146 to worklist
Processing use of (reg 199) in insn 148:
  Adding insn 147 to worklist
Processing use of (reg 153 [ position ]) in insn 146:
Processing use of (reg 154 [ _64 ]) in insn 155:
  Adding insn 154 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 154:
Processing use of (reg 190) in insn 154:
  Adding insn 153 to worklist
Processing use of (reg 189) in insn 153:
  Adding insn 152 to worklist
Processing use of (reg 153 [ position ]) in insn 152:
Processing use of (reg 139 [ _29 ]) in insn 162:
  Adding insn 161 to worklist
Processing use of (reg 154 [ _64 ]) in insn 162:
Processing use of (reg 134 [ _24 ]) in insn 161:
Processing use of (reg 195) in insn 161:
  Adding insn 160 to worklist
Processing use of (reg 193) in insn 160:
  Adding insn 159 to worklist
Processing use of (reg 192) in insn 159:
  Adding insn 157 to worklist
Processing use of (reg 198) in insn 159:
  Adding insn 45 to worklist
Processing use of (reg 191) in insn 157:
  Adding insn 156 to worklist
Processing use of (reg 153 [ position ]) in insn 156:
Processing use of (reg 159 [ GPIOx ]) in insn 164:
Processing use of (reg 142 [ _32 ]) in insn 167:
  Adding insn 166 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 167:
Processing use of (reg 140 [ _30 ]) in insn 166:
Processing use of (reg 141 [ _31 ]) in insn 166:
  Adding insn 165 to worklist
Processing use of (reg 131 [ _21 ]) in insn 165:
Processing use of (reg 159 [ GPIOx ]) in insn 169:
Processing use of (reg 145 [ _35 ]) in insn 172:
  Adding insn 171 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 172:
Processing use of (reg 143 [ _33 ]) in insn 171:
Processing use of (reg 196) in insn 171:
  Adding insn 170 to worklist
Processing use of (reg 113 [ _1 ]) in insn 170:
  Adding insn 28 to worklist
Processing use of (reg 153 [ position ]) in insn 28:
Processing use of (reg 161) in insn 28:
  Adding insn 27 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 174:
Processing use of (reg 147 [ _37 ]) in insn 176:
  Adding insn 175 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 176:
Processing use of (reg 141 [ _31 ]) in insn 175:
Processing use of (reg 146 [ _36 ]) in insn 175:
Processing use of (reg 200) in insn 112:
  Adding insn 111 to worklist
Processing use of (reg 120 [ _9 ]) in insn 116:
  Adding insn 114 to worklist
Processing use of (reg 200) in insn 116:
Processing use of (reg 118 [ _7 ]) in insn 114:
Processing use of (reg 119 [ _8 ]) in insn 114:
  Adding insn 113 to worklist
Processing use of (reg 150 [ iocurrent ]) in insn 113:
  Adding insn 29 to worklist
Processing use of (reg 113 [ _1 ]) in insn 29:
Processing use of (reg 160 [ GPIO_Pin ]) in insn 29:
Processing use of (reg 200) in insn 119:
Processing use of (reg 122 [ _11 ]) in insn 122:
  Adding insn 120 to worklist
Processing use of (reg 200) in insn 122:
Processing use of (reg 119 [ _8 ]) in insn 120:
Processing use of (reg 121 [ _10 ]) in insn 120:
Processing use of (reg 200) in insn 125:
Processing use of (reg 124 [ _13 ]) in insn 128:
  Adding insn 126 to worklist
Processing use of (reg 200) in insn 128:
Processing use of (reg 119 [ _8 ]) in insn 126:
Processing use of (reg 123 [ _12 ]) in insn 126:
Processing use of (reg 200) in insn 131:
Processing use of (reg 126 [ _15 ]) in insn 134:
  Adding insn 132 to worklist
Processing use of (reg 200) in insn 134:
Processing use of (reg 119 [ _8 ]) in insn 132:
Processing use of (reg 125 [ _14 ]) in insn 132:
Processing use of (reg 157 [ _74 ]) in insn 138:
  Adding insn 39 to worklist
Processing use of (reg 164) in insn 39:
  Adding insn 38 to worklist
Processing use of (reg 163) in insn 38:
  Adding insn 37 to worklist
Processing use of (reg 162) in insn 37:
  Adding insn 36 to worklist
Processing use of (reg 153 [ position ]) in insn 36:
Processing use of (reg 129 [ _18 ]) in insn 141:
  Adding insn 140 to worklist
Processing use of (reg 157 [ _74 ]) in insn 141:
Processing use of (reg 127 [ _16 ]) in insn 140:
Processing use of (reg 186) in insn 140:
  Adding insn 139 to worklist
Processing use of (reg 117 [ _5 ]) in insn 139:
  Adding insn 46 to worklist
Processing use of (reg 116 [ _4 ]) in insn 46:
  Adding insn 44 to worklist
Processing use of (reg 198) in insn 46:
Processing use of (reg 165) in insn 44:
  Adding insn 43 to worklist
Processing use of (reg 153 [ position ]) in insn 43:
Processing use of (reg 100 cc) in insn 108:
  Adding insn 107 to worklist
Processing use of (reg 152 [ tmp ]) in insn 107:
  Adding insn 47 to worklist
Processing use of (reg 158 [ _77 ]) in insn 107:
  Adding insn 68 to worklist
  Adding insn 88 to worklist
  Adding insn 98 to worklist
  Adding insn 104 to worklist
  Adding insn 6 to worklist
  Adding insn 58 to worklist
  Adding insn 78 to worklist
Processing use of (reg 116 [ _4 ]) in insn 78:
Processing use of (reg 199) in insn 78:
Processing use of (reg 116 [ _4 ]) in insn 58:
Processing use of (reg 161) in insn 58:
Processing use of (reg 116 [ _4 ]) in insn 104:
Processing use of (reg 177) in insn 104:
  Adding insn 103 to worklist
Processing use of (reg 116 [ _4 ]) in insn 98:
Processing use of (reg 176) in insn 98:
  Adding insn 97 to worklist
Processing use of (reg 116 [ _4 ]) in insn 88:
Processing use of (reg 174) in insn 88:
  Adding insn 87 to worklist
Processing use of (reg 116 [ _4 ]) in insn 68:
Processing use of (reg 170) in insn 68:
  Adding insn 67 to worklist
Processing use of (reg 117 [ _5 ]) in insn 47:
Processing use of (reg 151 [ tmp ]) in insn 47:
Processing use of (reg 100 cc) in insn 95:
  Adding insn 94 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 94:
Processing use of (reg 205) in insn 94:
  Adding insn 93 to worklist
Processing use of (reg 100 cc) in insn 85:
  Adding insn 84 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 84:
Processing use of (reg 204) in insn 84:
  Adding insn 83 to worklist
Processing use of (reg 100 cc) in insn 75:
  Adding insn 74 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 74:
Processing use of (reg 203) in insn 74:
  Adding insn 73 to worklist
Processing use of (reg 100 cc) in insn 65:
  Adding insn 64 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 64:
Processing use of (reg 202) in insn 64:
  Adding insn 63 to worklist
Processing use of (reg 100 cc) in insn 55:
  Adding insn 54 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 54:
Processing use of (reg 201) in insn 54:
  Adding insn 53 to worklist
Processing use of (reg 157 [ _74 ]) in insn 40:
Processing use of (reg 100 cc) in insn 51:
  Adding insn 50 to worklist
Processing use of (reg 159 [ GPIOx ]) in insn 50:
Processing use of (reg 100 cc) in insn 33:
  Adding insn 32 to worklist
Processing use of (reg 150 [ iocurrent ]) in insn 32:
Processing use of (reg 100 cc) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 160 [ GPIO_Pin ]) in insn 18:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_DeInit

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,22u} r13={1d,22u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={10d,10u} r102={1d,22u} r103={1d,21u} r113={1d,2u} r116={1d,7u,7e} r117={1d,3u} r118={1d,1u} r119={1d,4u} r120={1d,1u} r121={1d,1u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} r126={1d,1u} r127={1d,1u} r129={1d,1u} r130={1d,1u} r131={1d,2u} r132={1d,1u} r134={1d,1u} r139={1d,1u} r140={1d,1u} r141={1d,2u} r142={1d,1u} r143={1d,1u} r145={1d,1u} r146={1d,1u} r147={1d,1u} r150={1d,3u} r151={1d,2u} r152={1d,2u} r153={2d,10u,1e} r154={1d,2u} r157={1d,3u} r158={7d,1u} r159={1d,15u,5e} r160={1d,3u} r161={1d,2u} r162={1d,1u} r163={1d,1u} r164={1d,1u} r165={1d,1u} r170={1d,1u} r174={1d,1u} r176={1d,1u} r177={1d,1u} r186={1d,1u} r187={1d,1u,1e} r189={1d,1u} r190={1d,1u} r191={1d,1u} r192={1d,1u,1e} r193={1d,1u} r195={1d,1u} r196={1d,1u} r197={1d,1u} r198={1d,2u} r199={1d,2u} r200={1d,8u} r201={1d,1u} r202={1d,1u} r203={1d,1u} r204={1d,1u} r205={1d,1u} 
;;    total ref usage 336{104d,217u,15e} in 132{132 regular + 0 call} insns.
(note 7 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v/f:SI 159 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 160 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":293:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 9 4 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:3 -1
     (nil))
(debug_insn 10 9 11 2 (var_location:SI position (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":295:3 -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":296:3 -1
     (nil))
(debug_insn 13 12 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":299:3 -1
     (nil))
(debug_insn 14 13 15 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":300:3 -1
     (nil))
(debug_insn 15 14 16 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:3 -1
     (nil))
(debug_insn 16 15 17 2 (var_location:SI position (const_int 0 [0])) -1
     (nil))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 18 17 19 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 160 [ GPIO_Pin ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 19 18 193 2 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 193)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 193)
      ; pc falls through to BB 22
(code_label 193 19 192 3 55 (nil) [1 uses])
(note 192 193 5 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(insn 5 192 27 3 (set (reg/v:SI 153 [ position ])
        (const_int 0 [0])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":294:12 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 5 45 3 (set (reg:SI 161)
        (const_int 1 [0x1])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 728 {*thumb2_movsi_vfp}
     (nil))
(insn 45 27 147 3 (set (reg:SI 198)
        (const_int 15 [0xf])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 147 45 111 3 (set (reg:SI 199)
        (const_int 3 [0x3])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 111 147 53 3 (set (reg/f:SI 200)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 53 111 63 3 (set (reg:SI 201)
        (const_int 1207960576 [0x48000400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 63 53 73 3 (set (reg:SI 202)
        (const_int 1207961600 [0x48000800])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 73 63 83 3 (set (reg:SI 203)
        (const_int 1207962624 [0x48000c00])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 83 73 93 3 (set (reg:SI 204)
        (const_int 1207963648 [0x48001000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(insn 93 83 23 3 (set (reg:SI 205)
        (const_int 1207964672 [0x48001400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 23 93 24 4 45 (nil) [1 uses])
(note 24 23 25 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 25 24 26 4 (var_location:SI position (reg/v:SI 153 [ position ])) -1
     (nil))
(debug_insn 26 25 28 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:5 -1
     (nil))
(insn 28 26 29 4 (set (reg:SI 113 [ _1 ])
        (ashift:SI (reg:SI 161)
            (reg/v:SI 153 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:35 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
            (reg/v:SI 153 [ position ]))
        (nil)))
(insn 29 28 30 4 (set (reg/v:SI 150 [ iocurrent ])
        (and:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 160 [ GPIO_Pin ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:15 90 {*arm_andsi3_insn}
     (nil))
(debug_insn 30 29 31 4 (var_location:SI iocurrent (reg/v:SI 150 [ iocurrent ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":306:15 -1
     (nil))
(debug_insn 31 30 32 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:5 -1
     (nil))
(insn 32 31 33 4 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 150 [ iocurrent ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 33 32 34 4 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 177)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":308:8 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 177)
(note 34 33 35 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(debug_insn 35 34 36 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:7 -1
     (nil))
(insn 36 35 37 5 (set (reg:SI 162)
        (lshiftrt:SI (reg/v:SI 153 [ position ])
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:37 147 {*arm_shiftsi3}
     (nil))
(insn 37 36 38 5 (set (reg:SI 163)
        (ashift:SI (reg:SI 162)
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 162)
        (nil)))
(insn 38 37 39 5 (set (reg:SI 164)
        (plus:SI (reg:SI 163)
            (const_int 1073741824 [0x40000000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 163)
        (nil)))
(insn 39 38 40 5 (set (reg/f:SI 157 [ _74 ])
        (plus:SI (reg:SI 164)
            (const_int 65536 [0x10000]))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 164)
        (nil)))
(insn 40 39 41 5 (set (reg/v:SI 151 [ tmp ])
        (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 41 40 42 5 (var_location:SI tmp (reg/v:SI 151 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":313:11 -1
     (nil))
(debug_insn 42 41 43 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:7 -1
     (nil))
(insn 43 42 44 5 (set (reg:SI 165)
        (and:SI (reg/v:SI 153 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:41 90 {*arm_andsi3_insn}
     (nil))
(insn 44 43 46 5 (set (reg:SI 116 [ _4 ])
        (ashift:SI (reg:SI 165)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:29 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 165)
        (nil)))
(insn 46 44 47 5 (set (reg:SI 117 [ _5 ])
        (ashift:SI (reg:SI 198)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:22 147 {*arm_shiftsi3}
     (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
            (reg:SI 116 [ _4 ]))
        (nil)))
(insn 47 46 48 5 (set (reg/v:SI 152 [ tmp ])
        (and:SI (reg:SI 117 [ _5 ])
            (reg/v:SI 151 [ tmp ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 151 [ tmp ])
        (nil)))
(debug_insn 48 47 49 5 (var_location:SI tmp (reg/v:SI 152 [ tmp ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":314:11 -1
     (nil))
(debug_insn 49 48 50 5 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:7 -1
     (nil))
(insn 50 49 51 5 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207959552 [0x48000000]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (nil))
(jump_insn 51 50 52 5 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 197)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 197)
(note 52 51 54 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 54 52 55 6 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 201))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207960576 [0x48000400]))
        (nil)))
(jump_insn 55 54 56 6 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 61)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 61)
(note 56 55 58 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 58 56 61 7 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 161)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 1 [0x1])
                (reg:SI 116 [ _4 ]))
            (nil))))
      ; pc falls through to BB 18
(code_label 61 58 62 8 48 (nil) [1 uses])
(note 62 61 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 64 62 65 8 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 202))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207961600 [0x48000800]))
        (nil)))
(jump_insn 65 64 66 8 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 71)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 71)
(note 66 65 67 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 67 66 68 9 (set (reg:SI 170)
        (const_int 2 [0x2])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 68 67 71 9 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 170)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 170)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 2 [0x2])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
      ; pc falls through to BB 18
(code_label 71 68 72 10 49 (nil) [1 uses])
(note 72 71 74 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 74 72 75 10 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 203))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207962624 [0x48000c00]))
        (nil)))
(jump_insn 75 74 76 10 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 81)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 81)
(note 76 75 78 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 78 76 81 11 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 116 [ _4 ]))
            (nil))))
      ; pc falls through to BB 18
(code_label 81 78 82 12 50 (nil) [1 uses])
(note 82 81 84 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 84 82 85 12 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 204))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207963648 [0x48001000]))
        (nil)))
(jump_insn 85 84 86 12 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 751619284 (nil)))
 -> 91)
(note 86 85 87 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 87 86 88 13 (set (reg:SI 174)
        (const_int 4 [0x4])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 88 87 91 13 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 174)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 174)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 4 [0x4])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
      ; pc falls through to BB 18
(code_label 91 88 92 14 51 (nil) [1 uses])
(note 92 91 94 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 94 92 95 14 (set (reg:CC 100 cc)
        (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 205))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 268 {*arm_cmpsi_insn}
     (expr_list:REG_EQUAL (compare:CC (reg/v/f:SI 159 [ GPIOx ])
            (const_int 1207964672 [0x48001400]))
        (nil)))
(jump_insn 95 94 96 14 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:19 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 322122548 (nil)))
 -> 101)
(note 96 95 97 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 15 (set (reg:SI 176)
        (const_int 6 [0x6])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 98 97 101 15 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 176)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 176)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 6 [0x6])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
      ; pc falls through to BB 18
(code_label 101 98 102 16 52 (nil) [1 uses])
(note 102 101 103 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 16 (set (reg:SI 177)
        (const_int 5 [0x5])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 728 {*thumb2_movsi_vfp}
     (nil))
(insn 104 103 197 16 (set (reg:SI 158 [ _77 ])
        (ashift:SI (reg:SI 177)
            (reg:SI 116 [ _4 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 177)
        (expr_list:REG_DEAD (reg:SI 116 [ _4 ])
            (expr_list:REG_EQUAL (ashift:SI (const_int 5 [0x5])
                    (reg:SI 116 [ _4 ]))
                (nil)))))
      ; pc falls through to BB 18
(code_label 197 104 196 17 56 (nil) [1 uses])
(note 196 197 6 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 6 196 105 17 (set (reg:SI 158 [ _77 ])
        (const_int 0 [0])) 728 {*thumb2_movsi_vfp}
     (nil))
(code_label 105 6 106 18 47 (nil) [0 uses])
(note 106 105 107 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 107 106 108 18 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 152 [ tmp ])
            (reg:SI 158 [ _77 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 158 [ _77 ])
        (expr_list:REG_DEAD (reg/v:SI 152 [ tmp ])
            (nil))))
(jump_insn 108 107 109 18 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 142)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":315:10 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 708669604 (nil)))
 -> 142)
(note 109 108 110 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(debug_insn 110 109 112 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:9 -1
     (nil))
(insn 112 110 113 19 (set (reg:SI 118 [ _7 ])
        (mem/v:SI (reg/f:SI 200) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 113 112 114 19 (set (reg:SI 119 [ _8 ])
        (not:SI (reg/v:SI 150 [ iocurrent ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:23 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 150 [ iocurrent ])
        (nil)))
(insn 114 113 116 19 (set (reg:SI 120 [ _9 ])
        (and:SI (reg:SI 118 [ _7 ])
            (reg:SI 119 [ _8 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 118 [ _7 ])
        (nil)))
(insn 116 114 117 19 (set (mem/v:SI (reg/f:SI 200) [1 MEM[(struct EXTI_TypeDef *)1073808384B].IMR1+0 S4 A64])
        (reg:SI 120 [ _9 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":318:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 120 [ _9 ])
        (nil)))
(debug_insn 117 116 119 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:9 -1
     (nil))
(insn 119 117 120 19 (set (reg:SI 121 [ _10 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 120 119 122 19 (set (reg:SI 122 [ _11 ])
        (and:SI (reg:SI 119 [ _8 ])
            (reg:SI 121 [ _10 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 121 [ _10 ])
        (nil)))
(insn 122 120 123 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 4 [0x4])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].EMR1+0 S4 A32])
        (reg:SI 122 [ _11 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":319:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 122 [ _11 ])
        (nil)))
(debug_insn 123 122 125 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:9 -1
     (nil))
(insn 125 123 126 19 (set (reg:SI 123 [ _12 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 126 125 128 19 (set (reg:SI 124 [ _13 ])
        (and:SI (reg:SI 119 [ _8 ])
            (reg:SI 123 [ _12 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 123 [ _12 ])
        (nil)))
(insn 128 126 129 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 12 [0xc])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].FTSR1+0 S4 A32])
        (reg:SI 124 [ _13 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":322:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 124 [ _13 ])
        (nil)))
(debug_insn 129 128 131 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:9 -1
     (nil))
(insn 131 129 132 19 (set (reg:SI 125 [ _14 ])
        (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (nil))
(insn 132 131 134 19 (set (reg:SI 126 [ _15 ])
        (and:SI (reg:SI 119 [ _8 ])
            (reg:SI 125 [ _14 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125 [ _14 ])
        (expr_list:REG_DEAD (reg:SI 119 [ _8 ])
            (nil))))
(insn 134 132 135 19 (set (mem/v:SI (plus:SI (reg/f:SI 200)
                (const_int 8 [0x8])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].RTSR1+0 S4 A64])
        (reg:SI 126 [ _15 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":323:21 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 126 [ _15 ])
        (nil)))
(debug_insn 135 134 136 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:9 -1
     (nil))
(debug_insn 136 135 137 19 (var_location:SI tmp (reg:SI 117 [ _5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":325:13 -1
     (nil))
(debug_insn 137 136 138 19 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:9 -1
     (nil))
(insn 138 137 139 19 (set (reg:SI 127 [ _16 ])
        (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (nil))
(insn 139 138 140 19 (set (reg:SI 186)
        (not:SI (reg:SI 117 [ _5 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:43 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 117 [ _5 ])
        (nil)))
(insn 140 139 141 19 (set (reg:SI 129 [ _18 ])
        (and:SI (reg:SI 186)
            (reg:SI 127 [ _16 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 186)
        (expr_list:REG_DEAD (reg:SI 127 [ _16 ])
            (nil))))
(insn 141 140 142 19 (set (mem/v:SI (plus:SI (reg/f:SI 157 [ _74 ])
                (const_int 8 [0x8])) [5 MEM <volatile uint32_t> [(struct SYSCFG_TypeDef *)_74 + 8B]+0 S4 A32])
        (reg:SI 129 [ _18 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":326:40 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 157 [ _74 ])
        (expr_list:REG_DEAD (reg:SI 129 [ _18 ])
            (nil))))
(code_label 142 141 143 20 53 (nil) [1 uses])
(note 143 142 144 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(debug_insn 144 143 145 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:7 -1
     (nil))
(insn 145 144 146 20 (set (reg:SI 130 [ _19 ])
        (mem/v:SI (reg/v/f:SI 159 [ GPIOx ]) [1 GPIOx_49(D)->MODER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 146 145 148 20 (set (reg:SI 187)
        (ashift:SI (reg/v:SI 153 [ position ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (nil))
(insn 148 146 149 20 (set (reg:SI 131 [ _21 ])
        (ashift:SI (reg:SI 199)
            (reg:SI 187))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:41 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 187)
        (expr_list:REG_EQUAL (ashift:SI (const_int 3 [0x3])
                (reg:SI 187))
            (nil))))
(insn 149 148 150 20 (set (reg:SI 132 [ _22 ])
        (ior:SI (reg:SI 130 [ _19 ])
            (reg:SI 131 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 130 [ _19 ])
        (nil)))
(insn 150 149 151 20 (set (mem/v:SI (reg/v/f:SI 159 [ GPIOx ]) [1 GPIOx_49(D)->MODER+0 S4 A32])
        (reg:SI 132 [ _22 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":331:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 132 [ _22 ])
        (nil)))
(debug_insn 151 150 152 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:7 -1
     (nil))
(insn 152 151 153 20 (set (reg:SI 189)
        (lshiftrt:SI (reg/v:SI 153 [ position ])
            (const_int 3 [0x3]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 147 {*arm_shiftsi3}
     (nil))
(insn 153 152 154 20 (set (reg:SI 190)
        (ashift:SI (reg:SI 189)
            (const_int 2 [0x2]))) 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 189)
        (nil)))
(insn 154 153 155 20 (set (reg/f:SI 154 [ _64 ])
        (plus:SI (reg/v/f:SI 159 [ GPIOx ])
            (reg:SI 190))) 7 {*arm_addsi3}
     (expr_list:REG_DEAD (reg:SI 190)
        (nil)))
(insn 155 154 156 20 (set (reg:SI 134 [ _24 ])
        (mem/v:SI (plus:SI (reg/f:SI 154 [ _64 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (nil))
(insn 156 155 157 20 (set (reg:SI 191)
        (and:SI (reg/v:SI 153 [ position ])
            (const_int 7 [0x7]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:58 90 {*arm_andsi3_insn}
     (nil))
(insn 157 156 159 20 (set (reg:SI 192)
        (ashift:SI (reg:SI 191)
            (const_int 2 [0x2]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:67 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 191)
        (nil)))
(insn 159 157 160 20 (set (reg:SI 193)
        (ashift:SI (reg:SI 198)
            (reg:SI 192))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:44 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 192)
        (expr_list:REG_EQUAL (ashift:SI (const_int 15 [0xf])
                (reg:SI 192))
            (nil))))
(insn 160 159 161 20 (set (reg:SI 195)
        (not:SI (reg:SI 193))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:37 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 193)
        (nil)))
(insn 161 160 162 20 (set (reg:SI 139 [ _29 ])
        (and:SI (reg:SI 195)
            (reg:SI 134 [ _24 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 195)
        (expr_list:REG_DEAD (reg:SI 134 [ _24 ])
            (nil))))
(insn 162 161 163 20 (set (mem/v:SI (plus:SI (reg/f:SI 154 [ _64 ])
                (const_int 32 [0x20])) [2 MEM <volatile uint32_t> [(struct GPIO_TypeDef *)_64 + 32B]+0 S4 A32])
        (reg:SI 139 [ _29 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":334:34 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 154 [ _64 ])
        (expr_list:REG_DEAD (reg:SI 139 [ _29 ])
            (nil))))
(debug_insn 163 162 164 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:7 -1
     (nil))
(insn 164 163 165 20 (set (reg:SI 140 [ _30 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (nil))
(insn 165 164 166 20 (set (reg:SI 141 [ _31 ])
        (not:SI (reg:SI 131 [ _21 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:23 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 131 [ _21 ])
        (nil)))
(insn 166 165 167 20 (set (reg:SI 142 [ _32 ])
        (and:SI (reg:SI 140 [ _30 ])
            (reg:SI 141 [ _31 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 140 [ _30 ])
        (nil)))
(insn 167 166 168 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 12 [0xc])) [1 GPIOx_49(D)->PUPDR+0 S4 A32])
        (reg:SI 142 [ _32 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":337:20 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 142 [ _32 ])
        (nil)))
(debug_insn 168 167 169 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:7 -1
     (nil))
(insn 169 168 170 20 (set (reg:SI 143 [ _33 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 170 169 171 20 (set (reg:SI 196)
        (not:SI (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:25 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 171 170 172 20 (set (reg:SI 145 [ _35 ])
        (and:SI (reg:SI 196)
            (reg:SI 143 [ _33 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 196)
        (expr_list:REG_DEAD (reg:SI 143 [ _33 ])
            (nil))))
(insn 172 171 173 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 4 [0x4])) [1 GPIOx_49(D)->OTYPER+0 S4 A32])
        (reg:SI 145 [ _35 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":340:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 145 [ _35 ])
        (nil)))
(debug_insn 173 172 174 20 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:7 -1
     (nil))
(insn 174 173 175 20 (set (reg:SI 146 [ _36 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (nil))
(insn 175 174 176 20 (set (reg:SI 147 [ _37 ])
        (and:SI (reg:SI 141 [ _31 ])
            (reg:SI 146 [ _36 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 146 [ _36 ])
        (expr_list:REG_DEAD (reg:SI 141 [ _31 ])
            (nil))))
(insn 176 175 177 20 (set (mem/v:SI (plus:SI (reg/v/f:SI 159 [ GPIOx ])
                (const_int 8 [0x8])) [1 GPIOx_49(D)->OSPEEDR+0 S4 A32])
        (reg:SI 147 [ _37 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":343:22 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 147 [ _37 ])
        (nil)))
(code_label 177 176 178 21 46 (nil) [1 uses])
(note 178 177 179 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(debug_insn 179 178 180 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:5 -1
     (nil))
(insn 180 179 181 21 (set (reg/v:SI 153 [ position ])
        (plus:SI (reg/v:SI 153 [ position ])
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":346:13 7 {*arm_addsi3}
     (nil))
(debug_insn 181 180 182 21 (var_location:SI position (reg/v:SI 153 [ position ])) -1
     (nil))
(debug_insn 182 181 183 21 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 -1
     (nil))
(insn 183 182 184 21 (set (reg:SI 197)
        (lshiftrt:SI (reg/v:SI 160 [ GPIO_Pin ])
            (reg/v:SI 153 [ position ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:20 147 {*arm_shiftsi3}
     (nil))
(insn 184 183 185 21 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 197)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 197)
        (nil)))
(jump_insn 185 184 190 21 (set (pc)
        (if_then_else (ne (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 23)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":303:9 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 955630228 (nil)))
 -> 23)
(code_label 190 185 191 22 44 (nil) [0 uses])
(note 191 190 0 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_GPIO_ReadPin (HAL_GPIO_ReadPin, funcdef_no=331, decl_uid=7516, cgraph_uid=335, symbol_order=334)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_ReadPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,2u} r103={1d,1u} r113={1d,2u} r118={1d,1u} r119={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 53{33d,20u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 100[24,24] 102[25,25] 103[26,26] 113[27,27] 118[28,28] 119[29,29] 121[30,30] 122[31,31] 123[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d25(102){ }d26(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[25],103[26]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d25(bb 0 insn -1) }u3(103){ d26(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 100 [cc] 113 118 119 121 122 123
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 100 [cc] 113 118 119 121 122 123
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[25],103[26]
;; rd  gen 	(8) 0[0],100[24],113[27],118[28],119[29],121[30],122[31],123[32]
;; rd  kill	(9) 0[0,1],100[24],113[27],118[28],119[29],121[30],122[31],123[32]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[25],103[26]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }
;;   reg 103 { d26(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u16(0){ d0(bb 2 insn 22) }u17(7){ d5(bb 0 insn -1) }u18(13){ d6(bb 0 insn -1) }u19(102){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[25],103[26]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 22) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d25(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 23 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
  Adding insn 22 to worklist
Processing use of (reg 123) in insn 22:
  Adding insn 17 to worklist
Processing use of (subreg (reg 122) 0) in insn 17:
  Adding insn 15 to worklist
Processing use of (reg 100 cc) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 121) in insn 14:
  Adding insn 13 to worklist
Processing use of (reg 113 [ _1 ]) in insn 13:
Processing use of (reg 119 [ GPIO_Pin ]) in insn 13:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 118 [ GPIOx ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 0 r0) in insn 23:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_ReadPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 100 [cc]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,2u} r103={1d,1u} r113={1d,2u} r118={1d,1u} r119={1d,2u} r121={1d,1u} r122={1d,1u} r123={1d,1u} 
;;    total ref usage 53{33d,20u,0e} in 14{14 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 118 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 119 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":374:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":375:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":378:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:3 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 118 [ GPIOx ])
                (const_int 16 [0x10])) [1 GPIOx_6(D)->IDR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 118 [ GPIOx ])
        (nil)))
(debug_insn 11 10 12 2 (var_location:QI bitstatus (ne:QI (and:SI (zero_extend:SI (subreg:HI (reg/v:SI 119 [ GPIO_Pin ]) 0))
            (reg:SI 113 [ _1 ]))
        (const_int 0 [0]))) -1
     (nil))
(debug_insn 12 11 13 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":388:3 -1
     (nil))
(insn 13 12 14 2 (set (reg:SI 121)
        (and:SI (reg/v:SI 119 [ GPIO_Pin ])
            (reg:SI 113 [ _1 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:19 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg/v:SI 119 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
            (nil))))
(insn 14 13 15 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 121)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 121)
        (nil)))
(insn 15 14 17 2 (set (reg:SI 122)
        (ne:SI (reg:CC 100 cc)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":380:6 981 {*thumb2_mov_scc}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (nil)))
(insn 17 15 22 2 (set (reg:SI 123)
        (zero_extend:SI (subreg:QI (reg:SI 122) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":388:10 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 22 17 23 2 (set (reg/i:SI 0 r0)
        (reg:SI 123)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 123)
        (nil)))
(insn 23 22 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":389:1 -1
     (nil))

;; Function HAL_GPIO_WritePin (HAL_GPIO_WritePin, funcdef_no=332, decl_uid=7520, cgraph_uid=336, symbol_order=335)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 6 n_edges 6 count 6 (    1)


HAL_GPIO_WritePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 57{29d,28u,0e} in 12{12 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 100[23,23] 102[24,24] 103[25,25] 115[26,26] 116[27,27] 117[28,28] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(7) 0[0],1[1],2[2],7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 115 116 117
;; live  in  	 0 [r0] 1 [r1] 2 [r2] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 115 116 117
;; live  kill	
;; rd  in  	(7) 0[0],1[1],2[2],7[4],13[5],102[24],103[25]
;; rd  gen 	(4) 100[23],115[26],116[27],117[28]
;; rd  kill	(4) 100[23],115[26],116[27],117[28]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; rd  out 	(6) 7[4],13[5],102[24],103[25],115[26],116[27]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[3]->( 5 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u9(7){ d4(bb 0 insn -1) }u10(13){ d5(bb 0 insn -1) }u11(102){ d24(bb 0 insn -1) }u12(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[24],103[25],115[26],116[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[4]->( 5 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u15(7){ d4(bb 0 insn -1) }u16(13){ d5(bb 0 insn -1) }u17(102){ d24(bb 0 insn -1) }u18(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 115 116
;; live  gen 	
;; live  kill	
;; rd  in  	(6) 7[4],13[5],102[24],103[25],115[26],116[27]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 4 3 )->[5]->( 1 )
;; bb 5 artificial_defs: { }
;; bb 5 artificial_uses: { u21(7){ d4(bb 0 insn -1) }u22(13){ d5(bb 0 insn -1) }u23(102){ d24(bb 0 insn -1) }u24(103){ d25(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 5 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u25(7){ d4(bb 0 insn -1) }u26(13){ d5(bb 0 insn -1) }u27(102){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 16 to worklist
  Adding insn 23 to worklist
Finished finding needed instructions:
Processing use of (reg 115 [ GPIOx ]) in insn 23:
  Adding insn 2 to worklist
Processing use of (reg 116 [ GPIO_Pin ]) in insn 23:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 115 [ GPIOx ]) in insn 16:
Processing use of (reg 116 [ GPIO_Pin ]) in insn 16:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 117 [ PinState ]) in insn 11:
  Adding insn 4 to worklist
Processing use of (reg 2 r2) in insn 4:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_WritePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1] 2 [r2] 100 [cc]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d,1u} r3={1d} r7={1d,5u} r13={1d,5u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r100={1d,1u} r102={1d,5u} r103={1d,4u} r115={1d,2u} r116={1d,2u} r117={1d,1u} 
;;    total ref usage 57{29d,28u,0e} in 12{12 regular + 0 call} insns.
(note 6 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/v/f:SI 115 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 116 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(insn 4 3 5 2 (set (reg/v:SI 117 [ PinState ])
        (reg:SI 2 r2 [ PinState ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":408:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 2 r2 [ PinState ])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 8 5 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":410:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":411:3 -1
     (nil))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:3 -1
     (nil))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg/v:SI 117 [ PinState ])
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg/v:SI 117 [ PinState ])
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref 19)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":413:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 536870916 (nil)))
 -> 19)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:5 -1
     (nil))
(insn 16 14 19 3 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ GPIOx ])
                (const_int 24 [0x18])) [1 GPIOx_7(D)->BSRR+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":415:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ GPIOx ])
            (nil))))
      ; pc falls through to BB 5
(code_label 19 16 20 4 75 (nil) [1 uses])
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(debug_insn 21 20 23 4 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:5 -1
     (nil))
(insn 23 21 26 4 (set (mem/v:SI (plus:SI (reg/v/f:SI 115 [ GPIOx ])
                (const_int 40 [0x28])) [1 GPIOx_7(D)->BRR+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":419:16 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
        (expr_list:REG_DEAD (reg/v/f:SI 115 [ GPIOx ])
            (nil))))
(code_label 26 23 27 5 74 (nil) [0 uses])
(note 27 26 0 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

;; Function HAL_GPIO_TogglePin (HAL_GPIO_TogglePin, funcdef_no=333, decl_uid=7523, cgraph_uid=337, symbol_order=336)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_TogglePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r118={1d,1u} r119={1d,3u} r120={1d,2u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} 
;;    total ref usage 54{33d,21u,0e} in 14{14 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 118[25,25] 119[26,26] 120[27,27] 121[28,28] 122[29,29] 123[30,30] 124[31,31] 125[32,32] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[0],1[1],7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 118 119 120 121 122 123 124 125
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 118 119 120 121 122 123 124 125
;; live  kill	
;; rd  in  	(6) 0[0],1[1],7[4],13[5],102[23],103[24]
;; rd  gen 	(8) 118[25],119[26],120[27],121[28],122[29],123[30],124[31],125[32]
;; rd  kill	(8) 118[25],119[26],120[27],121[28],122[29],123[30],124[31],125[32]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u18(7){ d4(bb 0 insn -1) }u19(13){ d5(bb 0 insn -1) }u20(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 19 to worklist
  Adding insn 10 to worklist
Finished finding needed instructions:
Processing use of (reg 120 [ GPIOx ]) in insn 10:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 118 [ _6 ]) in insn 19:
  Adding insn 18 to worklist
Processing use of (reg 120 [ GPIOx ]) in insn 19:
Processing use of (reg 123) in insn 18:
  Adding insn 15 to worklist
Processing use of (reg 125) in insn 18:
  Adding insn 17 to worklist
Processing use of (reg 121 [ GPIO_Pin ]) in insn 17:
  Adding insn 3 to worklist
Processing use of (reg 124) in insn 17:
  Adding insn 16 to worklist
Processing use of (reg 119 [ odr ]) in insn 16:
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 122) in insn 15:
  Adding insn 14 to worklist
Processing use of (reg 119 [ odr ]) in insn 14:
Processing use of (reg 121 [ GPIO_Pin ]) in insn 14:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_TogglePin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={1d,1u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} r118={1d,1u} r119={1d,3u} r120={1d,2u} r121={1d,2u} r122={1d,1u} r123={1d,1u} r124={1d,1u} r125={1d,1u} 
;;    total ref usage 54{33d,21u,0e} in 14{14 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 120 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 121 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":431:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":432:3 -1
     (nil))
(debug_insn 8 7 9 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":435:3 -1
     (nil))
(debug_insn 9 8 10 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:3 -1
     (nil))
(insn 10 9 11 2 (set (reg/v:SI 119 [ odr ])
        (mem/v:SI (plus:SI (reg/v/f:SI 120 [ GPIOx ])
                (const_int 20 [0x14])) [1 GPIOx_8(D)->ODR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 728 {*thumb2_movsi_vfp}
     (nil))
(debug_insn 11 10 12 2 (var_location:SI odr (reg/v:SI 119 [ odr ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":438:7 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 122)
        (and:SI (reg/v:SI 121 [ GPIO_Pin ])
            (reg/v:SI 119 [ odr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:23 90 {*arm_andsi3_insn}
     (nil))
(insn 15 14 16 2 (set (reg:SI 123)
        (ashift:SI (reg:SI 122)
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:35 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 122)
        (nil)))
(insn 16 15 17 2 (set (reg:SI 124)
        (not:SI (reg/v:SI 119 [ odr ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:54 169 {*arm_one_cmplsi2}
     (expr_list:REG_DEAD (reg/v:SI 119 [ odr ])
        (nil)))
(insn 17 16 18 2 (set (reg:SI 125)
        (and:SI (reg:SI 124)
            (reg/v:SI 121 [ GPIO_Pin ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:59 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 124)
        (expr_list:REG_DEAD (reg/v:SI 121 [ GPIO_Pin ])
            (nil))))
(insn 18 17 19 2 (set (reg:SI 118 [ _6 ])
        (ior:SI (reg:SI 123)
            (reg:SI 125))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:51 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 125)
        (expr_list:REG_DEAD (reg:SI 123)
            (nil))))
(insn 19 18 0 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 120 [ GPIOx ])
                (const_int 24 [0x18])) [1 GPIOx_8(D)->BSRR+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":441:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 120 [ GPIOx ])
        (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
            (nil))))

;; Function HAL_GPIO_LockPin (HAL_GPIO_LockPin, funcdef_no=334, decl_uid=7526, cgraph_uid=338, symbol_order=337)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_LockPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,8u} r103={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r123={1d,5u} r124={1d,2u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 74{39d,35u,0e} in 30{30 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23
;;  reg->defs[] map:	0[0,1] 1[2,2] 2[3,3] 3[4,4] 7[5,5] 13[6,6] 14[7,7] 16[8,8] 17[9,9] 18[10,10] 19[11,11] 20[12,12] 21[13,13] 22[14,14] 23[15,15] 24[16,16] 25[17,17] 26[18,18] 27[19,19] 28[20,20] 29[21,21] 30[22,22] 31[23,23] 102[24,24] 103[25,25] 114[26,26] 115[27,27] 116[28,28] 117[29,29] 118[30,30] 119[31,31] 123[32,32] 124[33,33] 125[34,34] 127[35,35] 128[36,36] 130[37,37] 131[38,38] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d2(1){ }d3(2){ }d4(3){ }d5(7){ }d6(13){ }d7(14){ }d8(16){ }d9(17){ }d10(18){ }d11(19){ }d12(20){ }d13(21){ }d14(22){ }d15(23){ }d16(24){ }d17(25){ }d18(26){ }d19(27){ }d20(28){ }d21(29){ }d22(30){ }d23(31){ }d24(102){ }d25(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;; rd  kill	(26) 0[0,1],1[2],2[3],3[4],7[5],13[6],14[7],16[8],17[9],18[10],19[11],20[12],21[13],22[14],23[15],24[16],25[17],26[18],27[19],28[20],29[21],30[22],31[23],102[24],103[25]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d5(bb 0 insn -1) }u1(13){ d6(bb 0 insn -1) }u2(102){ d24(bb 0 insn -1) }u3(103){ d25(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 0 [r0] 114 115 116 117 118 119 123 124 125 127 128 130 131
;; live  in  	 0 [r0] 1 [r1] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 0 [r0] 114 115 116 117 118 119 123 124 125 127 128 130 131
;; live  kill	
;; rd  in  	(6) 0[1],1[2],7[5],13[6],102[24],103[25]
;; rd  gen 	(14) 0[0],114[26],115[27],116[28],117[29],118[30],119[31],123[32],124[33],125[34],127[35],128[36],130[37],131[38]
;; rd  kill	(15) 0[0,1],114[26],115[27],116[28],117[29],118[30],119[31],123[32],124[33],125[34],127[35],128[36],130[37],131[38]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[0],7[5],13[6],102[24],103[25]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }
;;   reg 103 { d25(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u31(0){ d0(bb 2 insn 39) }u32(7){ d5(bb 0 insn -1) }u33(13){ d6(bb 0 insn -1) }u34(102){ d24(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(5) 0[0],7[5],13[6],102[24],103[25]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 0 { d0(bb 2 insn 39) }
;;   reg 7 { d5(bb 0 insn -1) }
;;   reg 13 { d6(bb 0 insn -1) }
;;   reg 102 { d24(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 40 to worklist
  Adding insn 29 to worklist
  Adding insn 27 to worklist
  Adding insn 26 to worklist
  Adding insn 24 to worklist
  Adding insn 23 to worklist
  Adding insn 21 to worklist
  Adding insn 19 to worklist
  Adding insn 18 to worklist
  Adding insn 16 to worklist
  Adding insn 14 to worklist
  Adding insn 9 to worklist
Finished finding needed instructions:
  Adding insn 39 to worklist
Processing use of (reg 131) in insn 39:
  Adding insn 34 to worklist
Processing use of (subreg (reg 130) 0) in insn 34:
  Adding insn 33 to worklist
Processing use of (reg 128) in insn 33:
  Adding insn 31 to worklist
Processing use of (reg 127) in insn 31:
  Adding insn 30 to worklist
Processing use of (reg 119 [ _7 ]) in insn 30:
Processing use of (reg 102 sfp) in insn 9:
Processing use of (reg 125) in insn 9:
  Adding insn 8 to worklist
Processing use of (reg 102 sfp) in insn 14:
Processing use of (reg 102 sfp) in insn 16:
Processing use of (reg 115 [ _3 ]) in insn 16:
  Adding insn 15 to worklist
Processing use of (reg 114 [ tmp.13_2 ]) in insn 15:
Processing use of (reg 124 [ GPIO_Pin ]) in insn 15:
  Adding insn 3 to worklist
Processing use of (reg 1 r1) in insn 3:
Processing use of (reg 102 sfp) in insn 18:
Processing use of (reg 116 [ tmp.14_4 ]) in insn 19:
Processing use of (reg 123 [ GPIOx ]) in insn 19:
  Adding insn 2 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 123 [ GPIOx ]) in insn 21:
Processing use of (reg 124 [ GPIO_Pin ]) in insn 21:
Processing use of (reg 102 sfp) in insn 23:
Processing use of (reg 117 [ tmp.15_5 ]) in insn 24:
Processing use of (reg 123 [ GPIOx ]) in insn 24:
Processing use of (reg 123 [ GPIOx ]) in insn 26:
Processing use of (reg 102 sfp) in insn 27:
Processing use of (reg 118 [ _6 ]) in insn 27:
Processing use of (reg 123 [ GPIOx ]) in insn 29:
Processing use of (reg 0 r0) in insn 40:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_LockPin

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 1 [r1]
;;  ref usage 	r0={2d,3u} r1={1d,1u} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,8u} r103={1d,1u} r114={1d,1u} r115={1d,1u} r116={1d,1u} r117={1d,1u} r118={1d,1u} r119={1d,1u} r123={1d,5u} r124={1d,2u} r125={1d,1u} r127={1d,1u} r128={1d,1u} r130={1d,1u} r131={1d,1u} 
;;    total ref usage 74{39d,35u,0e} in 30{30 regular + 0 call} insns.
(note 5 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/v/f:SI 123 [ GPIOx ])
        (reg:SI 0 r0 [ GPIOx ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 0 r0 [ GPIOx ])
        (nil)))
(insn 3 2 4 2 (set (reg/v:SI 124 [ GPIO_Pin ])
        (reg:SI 1 r1 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":456:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 1 r1 [ GPIO_Pin ])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 7 4 8 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:3 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 125)
        (const_int 65536 [0x10000])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (nil))
(insn 9 8 10 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 125)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":457:17 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 125)
        (nil)))
(debug_insn 10 9 11 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":460:3 -1
     (nil))
(debug_insn 11 10 12 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":461:3 -1
     (nil))
(debug_insn 12 11 14 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:3 -1
     (nil))
(insn 14 12 15 2 (set (reg:SI 114 [ tmp.13_2 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 15 14 16 2 (set (reg:SI 115 [ _3 ])
        (ior:SI (reg/v:SI 124 [ GPIO_Pin ])
            (reg:SI 114 [ tmp.13_2 ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 106 {*iorsi3_insn}
     (expr_list:REG_DEAD (reg:SI 114 [ tmp.13_2 ])
        (nil)))
(insn 16 15 17 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 115 [ _3 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":464:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 115 [ _3 ])
        (nil)))
(debug_insn 17 16 18 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:3 -1
     (nil))
(insn 18 17 19 2 (set (reg:SI 116 [ tmp.14_4 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 19 18 20 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 116 [ tmp.14_4 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":466:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 116 [ tmp.14_4 ])
        (nil)))
(debug_insn 20 19 21 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:3 -1
     (nil))
(insn 21 20 22 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg/v:SI 124 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":468:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v:SI 124 [ GPIO_Pin ])
        (nil)))
(debug_insn 22 21 23 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:3 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 117 [ tmp.15_5 ])
        (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (nil))
(insn 24 23 25 2 (set (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])
        (reg:SI 117 [ tmp.15_5 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":470:15 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 117 [ tmp.15_5 ])
        (nil)))
(debug_insn 25 24 26 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:3 -1
     (nil))
(insn 26 25 27 2 (set (reg:SI 118 [ _6 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:14 728 {*thumb2_movsi_vfp}
     (nil))
(insn 27 26 28 2 (set (mem/v/c:SI (plus:SI (reg/f:SI 102 sfp)
                (const_int -4 [0xfffffffffffffffc])) [1 tmp+0 S4 A32])
        (reg:SI 118 [ _6 ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":472:7 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 118 [ _6 ])
        (nil)))
(debug_insn 28 27 29 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:3 -1
     (nil))
(insn 29 28 30 2 (set (reg:SI 119 [ _7 ])
        (mem/v:SI (plus:SI (reg/v/f:SI 123 [ GPIOx ])
                (const_int 28 [0x1c])) [1 GPIOx_14(D)->LCKR+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:13 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/v/f:SI 123 [ GPIOx ])
        (nil)))
(insn 30 29 31 2 (set (reg:SI 127)
        (lshiftrt:SI (reg:SI 119 [ _7 ])
            (const_int 16 [0x10]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:6 147 {*arm_shiftsi3}
     (expr_list:REG_DEAD (reg:SI 119 [ _7 ])
        (nil)))
(insn 31 30 33 2 (set (reg:SI 128)
        (xor:SI (reg:SI 127)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:6 109 {*arm_xorsi3}
     (expr_list:REG_DEAD (reg:SI 127)
        (nil)))
(insn 33 31 34 2 (set (reg:SI 130)
        (and:SI (reg:SI 128)
            (const_int 1 [0x1]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":475:6 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 128)
        (nil)))
(insn 34 33 39 2 (set (reg:SI 131)
        (zero_extend:SI (subreg:QI (reg:SI 130) 0))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 1006 {thumb2_zero_extendqisi2_v6}
     (expr_list:REG_DEAD (reg:SI 130)
        (nil)))
(insn 39 34 40 2 (set (reg/i:SI 0 r0)
        (reg:SI 131)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg:SI 131)
        (nil)))
(insn 40 39 0 2 (use (reg/i:SI 0 r0)) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":483:1 -1
     (nil))

;; Function HAL_GPIO_EXTI_Callback (HAL_GPIO_EXTI_Callback, funcdef_no=336, decl_uid=7530, cgraph_uid=340, symbol_order=339)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 3 n_edges 2 count 3 (    1)


HAL_GPIO_EXTI_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22
;;  reg->defs[] map:	0[0,0] 1[1,1] 2[2,2] 3[3,3] 7[4,4] 13[5,5] 14[6,6] 16[7,7] 17[8,8] 18[9,9] 19[10,10] 20[11,11] 21[12,12] 22[13,13] 23[14,14] 24[15,15] 25[16,16] 26[17,17] 27[18,18] 28[19,19] 29[20,20] 30[21,21] 31[22,22] 102[23,23] 103[24,24] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d0(0){ }d1(1){ }d2(2){ }d3(3){ }d4(7){ }d5(13){ }d6(14){ }d7(16){ }d8(17){ }d9(18){ }d10(19){ }d11(20){ }d12(21){ }d13(22){ }d14(23){ }d15(24){ }d16(25){ }d17(26){ }d18(27){ }d19(28){ }d20(29){ }d21(30){ }d22(31){ }d23(102){ }d24(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;; rd  kill	(25) 0[0],1[1],2[2],3[3],7[4],13[5],14[6],16[7],17[8],18[9],19[10],20[11],21[12],22[13],23[14],24[15],25[16],26[17],27[18],28[19],29[20],30[21],31[22],102[23],103[24]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 1 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d4(bb 0 insn -1) }u1(13){ d5(bb 0 insn -1) }u2(102){ d23(bb 0 insn -1) }u3(103){ d24(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[4],13[5],102[23],103[24]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }
;;   reg 103 { d24(bb 0 insn -1) }

( 2 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u4(7){ d4(bb 0 insn -1) }u5(13){ d5(bb 0 insn -1) }u6(102){ d23(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[4],13[5],102[23],103[24]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d4(bb 0 insn -1) }
;;   reg 13 { d5(bb 0 insn -1) }
;;   reg 102 { d23(bb 0 insn -1) }

Finding needed instructions:
Finished finding needed instructions:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_EXTI_Callback

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	
;;  ref usage 	r0={1d} r1={1d} r2={1d} r3={1d} r7={1d,2u} r13={1d,2u} r14={1d} r16={1d} r17={1d} r18={1d} r19={1d} r20={1d} r21={1d} r22={1d} r23={1d} r24={1d} r25={1d} r26={1d} r27={1d} r28={1d} r29={1d} r30={1d} r31={1d} r102={1d,2u} r103={1d,1u} 
;;    total ref usage 32{25d,7u,0e} in 1{1 regular + 0 call} insns.
(note 4 0 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 3 4 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 0 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":508:3 -1
     (nil))

;; Function HAL_GPIO_EXTI_IRQHandler (HAL_GPIO_EXTI_IRQHandler, funcdef_no=335, decl_uid=7528, cgraph_uid=339, symbol_order=338)

starting the processing of deferred insns
ending the processing of deferred insns
df_analyze called
df_worklist_dataflow_doublequeue: n_basic_blocks 5 n_edges 5 count 5 (    1)


HAL_GPIO_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 136{111d,25u,0e} in 11{10 regular + 1 call} insns.
;; Reaching defs:
;;  sparse invalidated 	
;;  dense invalidated 	0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 104, 105, 106
;;  reg->defs[] map:	0[0,1] 1[2,3] 2[4,5] 3[6,7] 7[8,8] 12[9,10] 13[11,11] 14[12,13] 15[14,14] 16[15,16] 17[17,18] 18[19,20] 19[21,22] 20[23,24] 21[25,26] 22[27,28] 23[29,30] 24[31,32] 25[33,34] 26[35,36] 27[37,38] 28[39,40] 29[41,42] 30[43,44] 31[45,46] 48[47,47] 49[48,48] 50[49,49] 51[50,50] 52[51,51] 53[52,52] 54[53,53] 55[54,54] 56[55,55] 57[56,56] 58[57,57] 59[58,58] 60[59,59] 61[60,60] 62[61,61] 63[62,62] 64[63,63] 65[64,64] 66[65,65] 67[66,66] 68[67,67] 69[68,68] 70[69,69] 71[70,70] 72[71,71] 73[72,72] 74[73,73] 75[74,74] 76[75,75] 77[76,76] 78[77,77] 79[78,78] 80[79,79] 81[80,80] 82[81,81] 83[82,82] 84[83,83] 85[84,84] 86[85,85] 87[86,86] 88[87,87] 89[88,88] 90[89,89] 91[90,90] 92[91,91] 93[92,92] 94[93,93] 95[94,94] 96[95,95] 97[96,96] 98[97,97] 99[98,98] 100[99,100] 101[101,101] 102[102,102] 103[103,103] 104[104,104] 105[105,105] 106[106,106] 113[107,107] 116[108,108] 117[109,109] 118[110,110] 

( )->[0]->( 2 )
;; bb 0 artificial_defs: { d1(0){ }d3(1){ }d5(2){ }d7(3){ }d8(7){ }d11(13){ }d13(14){ }d16(16){ }d18(17){ }d20(18){ }d22(19){ }d24(20){ }d26(21){ }d28(22){ }d30(23){ }d32(24){ }d34(25){ }d36(26){ }d38(27){ }d40(28){ }d42(29){ }d44(30){ }d46(31){ }d102(102){ }d103(103){ }}
;; bb 0 artificial_uses: { }
;; lr  in  	
;; lr  use 	
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  in  	
;; live  gen 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;; live  kill	
;; rd  in  	(0) 
;; rd  gen 	(25) 0[1],1[3],2[5],3[7],7[8],13[11],14[13],16[16],17[18],18[20],19[22],20[24],21[26],22[28],23[30],24[32],25[34],26[36],27[38],28[40],29[42],30[44],31[46],102[102],103[103]
;; rd  kill	(46) 0[0,1],1[2,3],2[4,5],3[6,7],7[8],13[11],14[12,13],16[15,16],17[17,18],18[19,20],19[21,22],20[23,24],21[25,26],22[27,28],23[29,30],24[31,32],25[33,34],26[35,36],27[37,38],28[39,40],29[41,42],30[43,44],31[45,46],102[102],103[103]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(5) 0[1],7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom

( 0 )->[2]->( 3 4 )
;; bb 2 artificial_defs: { }
;; bb 2 artificial_uses: { u0(7){ d8(bb 0 insn -1) }u1(13){ d11(bb 0 insn -1) }u2(102){ d102(bb 0 insn -1) }u3(103){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	 100 [cc] 113 116 117 118
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	 100 [cc] 113 116 117 118
;; live  kill	
;; rd  in  	(5) 0[1],7[8],13[11],102[102],103[103]
;; rd  gen 	(5) 100[100],113[107],116[108],117[109],118[110]
;; rd  kill	(6) 100[99,100],113[107],116[108],117[109],118[110]
;;  UD chains for artificial uses at top
;; lr  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  out 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; rd  out 	(7) 0[1],7[8],13[11],102[102],103[103],116[108],117[109]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 2 )->[3]->( 4 )
;; bb 3 artificial_defs: { }
;; bb 3 artificial_uses: { u10(7){ d8(bb 0 insn -1) }u11(13){ d11(bb 0 insn -1) }u12(102){ d102(bb 0 insn -1) }u13(103){ d103(bb 0 insn -1) }}
;; lr  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  use 	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; lr  def 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;; live  in  	 0 [r0] 7 [r7] 13 [sp] 102 [sfp] 103 [afp] 116 117
;; live  gen 	
;; live  kill	 12 [ip] 14 [lr]
;; rd  in  	(7) 0[1],7[8],13[11],102[102],103[103],116[108],117[109]
;; rd  gen 	(0) 
;; rd  kill	(2) 14[12,13]
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 3 2 )->[4]->( 1 )
;; bb 4 artificial_defs: { }
;; bb 4 artificial_uses: { u18(7){ d8(bb 0 insn -1) }u19(13){ d11(bb 0 insn -1) }u20(102){ d102(bb 0 insn -1) }u21(103){ d103(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  gen 	
;; live  kill	
;; rd  in  	(7) 0[1],7[8],13[11],102[102],103[103],116[108],117[109]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; live  out 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;; rd  out 	(4) 7[8],13[11],102[102],103[103]
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }
;;   reg 103 { d103(bb 0 insn -1) }

( 4 )->[1]->( )
;; bb 1 artificial_defs: { }
;; bb 1 artificial_uses: { u22(7){ d8(bb 0 insn -1) }u23(13){ d11(bb 0 insn -1) }u24(102){ d102(bb 0 insn -1) }}
;; lr  in  	 7 [r7] 13 [sp] 102 [sfp]
;; lr  use 	 7 [r7] 13 [sp] 102 [sfp]
;; lr  def 	
;; live  in  	 7 [r7] 13 [sp] 102 [sfp]
;; live  gen 	
;; live  kill	
;; rd  in  	(4) 7[8],13[11],102[102],103[103]
;; rd  gen 	(0) 
;; rd  kill	(0) 
;;  UD chains for artificial uses at top
;; lr  out 	
;; live  out 	
;; rd  out 	(0) 
;;  UD chains for artificial uses at bottom
;;   reg 7 { d8(bb 0 insn -1) }
;;   reg 13 { d11(bb 0 insn -1) }
;;   reg 102 { d102(bb 0 insn -1) }

Finding needed instructions:
  Adding insn 12 to worklist
  Adding insn 8 to worklist
  Adding insn 19 to worklist
  Adding insn 16 to worklist
Finished finding needed instructions:
Processing use of (reg 116 [ GPIO_Pin ]) in insn 16:
  Adding insn 2 to worklist
Processing use of (reg 117) in insn 16:
  Adding insn 7 to worklist
Processing use of (reg 0 r0) in insn 2:
Processing use of (reg 13 sp) in insn 19:
Processing use of (reg 0 r0) in insn 19:
Processing use of (reg 117) in insn 8:
Processing use of (reg 100 cc) in insn 12:
  Adding insn 11 to worklist
Processing use of (reg 118) in insn 11:
  Adding insn 10 to worklist
Processing use of (reg 113 [ _1 ]) in insn 10:
Processing use of (reg 116 [ GPIO_Pin ]) in insn 10:
starting the processing of deferred insns
ending the processing of deferred insns


HAL_GPIO_EXTI_IRQHandler

Dataflow summary:
;;  fully invalidated by EH 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 12 [ip] 14 [lr] 15 [pc] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 48 [d16] 49 [?16] 50 [d17] 51 [?17] 52 [d18] 53 [?18] 54 [d19] 55 [?19] 56 [d20] 57 [?20] 58 [d21] 59 [?21] 60 [d22] 61 [?22] 62 [d23] 63 [?23] 64 [d24] 65 [?24] 66 [d25] 67 [?25] 68 [d26] 69 [?26] 70 [d27] 71 [?27] 72 [d28] 73 [?28] 74 [d29] 75 [?29] 76 [d30] 77 [?30] 78 [d31] 79 [?31] 80 [wr0] 81 [wr1] 82 [wr2] 83 [wr3] 84 [wr4] 85 [wr5] 86 [wr6] 87 [wr7] 88 [wr8] 89 [wr9] 90 [wr10] 91 [wr11] 92 [wr12] 93 [wr13] 94 [wr14] 95 [wr15] 96 [wcgr0] 97 [wcgr1] 98 [wcgr2] 99 [wcgr3] 100 [cc] 101 [vfpcc] 104 [apsrq] 105 [apsrge] 106 [p0]
;;  hardware regs used 	 13 [sp] 102 [sfp] 103 [afp]
;;  regular block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  eh block artificial uses 	 7 [r7] 13 [sp] 102 [sfp] 103 [afp]
;;  entry block defs 	 0 [r0] 1 [r1] 2 [r2] 3 [r3] 7 [r7] 13 [sp] 14 [lr] 16 [s0] 17 [s1] 18 [s2] 19 [s3] 20 [s4] 21 [s5] 22 [s6] 23 [s7] 24 [s8] 25 [s9] 26 [s10] 27 [s11] 28 [s12] 29 [s13] 30 [s14] 31 [s15] 102 [sfp] 103 [afp]
;;  exit block uses 	 7 [r7] 13 [sp] 102 [sfp]
;;  regs ever live 	 0 [r0] 12 [ip] 13 [sp] 14 [lr] 100 [cc]
;;  ref usage 	r0={2d,2u} r1={2d} r2={2d} r3={2d} r7={1d,4u} r12={2d} r13={1d,5u} r14={2d} r15={1d} r16={2d} r17={2d} r18={2d} r19={2d} r20={2d} r21={2d} r22={2d} r23={2d} r24={2d} r25={2d} r26={2d} r27={2d} r28={2d} r29={2d} r30={2d} r31={2d} r48={1d} r49={1d} r50={1d} r51={1d} r52={1d} r53={1d} r54={1d} r55={1d} r56={1d} r57={1d} r58={1d} r59={1d} r60={1d} r61={1d} r62={1d} r63={1d} r64={1d} r65={1d} r66={1d} r67={1d} r68={1d} r69={1d} r70={1d} r71={1d} r72={1d} r73={1d} r74={1d} r75={1d} r76={1d} r77={1d} r78={1d} r79={1d} r80={1d} r81={1d} r82={1d} r83={1d} r84={1d} r85={1d} r86={1d} r87={1d} r88={1d} r89={1d} r90={1d} r91={1d} r92={1d} r93={1d} r94={1d} r95={1d} r96={1d} r97={1d} r98={1d} r99={1d} r100={2d,1u} r101={1d} r102={1d,4u} r103={1d,3u} r104={1d} r105={1d} r106={1d} r113={1d,1u} r116={1d,2u} r117={1d,2u} r118={1d,1u} 
;;    total ref usage 136{111d,25u,0e} in 11{10 regular + 1 call} insns.
(note 4 0 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:SI 116 [ GPIO_Pin ])
        (reg:SI 0 r0 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":491:1 728 {*thumb2_movsi_vfp}
     (nil))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(debug_insn 6 3 7 2 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:3 -1
     (nil))
(insn 7 6 8 2 (set (reg/f:SI 117)
        (const_int 1073808384 [0x40010400])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 8 7 10 2 (set (reg:SI 113 [ _1 ])
        (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 728 {*thumb2_movsi_vfp}
     (nil))
(insn 10 8 11 2 (set (reg:SI 118)
        (and:SI (reg:SI 113 [ _1 ])
            (reg/v:SI 116 [ GPIO_Pin ]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:7 90 {*arm_andsi3_insn}
     (expr_list:REG_DEAD (reg:SI 113 [ _1 ])
        (nil)))
(insn 11 10 12 2 (set (reg:CC 100 cc)
        (compare:CC (reg:SI 118)
            (const_int 0 [0]))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 268 {*arm_cmpsi_insn}
     (expr_list:REG_DEAD (reg:SI 118)
        (nil)))
(jump_insn 12 11 13 2 (set (pc)
        (if_then_else (eq (reg:CC 100 cc)
                (const_int 0 [0]))
            (label_ref:SI 22)
            (pc))) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":493:6 273 {arm_cond_branch}
     (expr_list:REG_DEAD (reg:CC 100 cc)
        (int_list:REG_BR_PROB 719407028 (nil)))
 -> 22)
(note 13 12 14 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
(debug_insn 14 13 16 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 -1
     (nil))
(insn 16 14 17 3 (set (mem/v:SI (plus:SI (reg/f:SI 117)
                (const_int 20 [0x14])) [1 MEM[(struct EXTI_TypeDef *)1073808384B].PR1+0 S4 A32])
        (reg/v:SI 116 [ GPIO_Pin ])) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":495:5 728 {*thumb2_movsi_vfp}
     (expr_list:REG_DEAD (reg/f:SI 117)
        (expr_list:REG_DEAD (reg/v:SI 116 [ GPIO_Pin ])
            (nil))))
(debug_insn 17 16 19 3 (debug_marker) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 -1
     (nil))
(call_insn 19 17 22 3 (parallel [
            (call (mem:SI (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>) [0 HAL_GPIO_EXTI_Callback S4 A32])
                (const_int 0 [0]))
            (use (const_int 0 [0]))
            (clobber (reg:SI 14 lr))
        ]) "../Drivers/STM32G4xx_HAL_Driver/Src/stm32g4xx_hal_gpio.c":496:5 290 {*call_symbol}
     (expr_list:REG_DEAD (reg:SI 0 r0)
        (expr_list:REG_CALL_DECL (symbol_ref/i:SI ("HAL_GPIO_EXTI_Callback") [flags 0x3]  <function_decl 0000000006882c00 HAL_GPIO_EXTI_Callback>)
            (nil)))
    (expr_list (clobber (reg:SI 12 ip))
        (expr_list:HI (use (reg:SI 0 r0))
            (nil))))
(code_label 22 19 23 4 81 (nil) [1 uses])
(note 23 22 0 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
