// Seed: 1390124299
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    output wand id_7,
    input uwire id_8
);
  uwire id_10, id_11, id_12, id_13;
  assign id_11 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1,
    output wire  id_2,
    input  logic id_3
);
  tri0 id_5;
  initial id_0 <= id_3;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_1,
      id_5,
      id_5,
      id_5
  );
endmodule
