|ifttt_top_level
i_CLK => cpu_core:INST_cpu_core.i_CORE_CLK
i_CLK => GPIO_register:INST_GPIO_register.i_GPIO_clk
i_CLK => I2C_tx_rx:INST_I2C_tx_rx.i_I2C_clk
i_RESET => cpu_core:INST_cpu_core.i_CORE_RESET
i_HALT => cpu_core:INST_cpu_core.i_CORE_HALT
o_DATA[0] <= cpu_core:INST_cpu_core.o_DATA[0]
o_DATA[1] <= cpu_core:INST_cpu_core.o_DATA[1]
o_DATA[2] <= cpu_core:INST_cpu_core.o_DATA[2]
o_DATA[3] <= cpu_core:INST_cpu_core.o_DATA[3]
o_DATA[4] <= cpu_core:INST_cpu_core.o_DATA[4]
o_DATA[5] <= cpu_core:INST_cpu_core.o_DATA[5]
o_DATA[6] <= cpu_core:INST_cpu_core.o_DATA[6]
o_DATA[7] <= cpu_core:INST_cpu_core.o_DATA[7]
o_STATE[0] <= cpu_core:INST_cpu_core.o_STATE[0]
o_STATE[1] <= cpu_core:INST_cpu_core.o_STATE[1]
o_STATE[2] <= cpu_core:INST_cpu_core.o_STATE[2]
o_STATE[3] <= cpu_core:INST_cpu_core.o_STATE[3]
o_STATE[4] <= cpu_core:INST_cpu_core.o_STATE[4]
o_STATE[5] <= cpu_core:INST_cpu_core.o_STATE[5]
o_STATE[6] <= cpu_core:INST_cpu_core.o_STATE[6]
i_INTERRUPT_request => cpu_core:INST_cpu_core.i_INTERRUPT_request
o_INTERRUPT_ack <= cpu_core:INST_cpu_core.o_INTERRUPT_ack
io_GPIO_PIN0[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[0]
io_GPIO_PIN0[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[1]
io_GPIO_PIN0[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[2]
io_GPIO_PIN0[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[3]
io_GPIO_PIN0[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[4]
io_GPIO_PIN0[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[5]
io_GPIO_PIN0[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[6]
io_GPIO_PIN0[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN0[7]
io_GPIO_PIN1[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[0]
io_GPIO_PIN1[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[1]
io_GPIO_PIN1[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[2]
io_GPIO_PIN1[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[3]
io_GPIO_PIN1[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[4]
io_GPIO_PIN1[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[5]
io_GPIO_PIN1[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[6]
io_GPIO_PIN1[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN1[7]
io_GPIO_PIN2[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[0]
io_GPIO_PIN2[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[1]
io_GPIO_PIN2[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[2]
io_GPIO_PIN2[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[3]
io_GPIO_PIN2[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[4]
io_GPIO_PIN2[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[5]
io_GPIO_PIN2[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[6]
io_GPIO_PIN2[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN2[7]
io_GPIO_PIN3[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[0]
io_GPIO_PIN3[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[1]
io_GPIO_PIN3[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[2]
io_GPIO_PIN3[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[3]
io_GPIO_PIN3[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[4]
io_GPIO_PIN3[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[5]
io_GPIO_PIN3[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[6]
io_GPIO_PIN3[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN3[7]
io_GPIO_PIN4[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[0]
io_GPIO_PIN4[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[1]
io_GPIO_PIN4[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[2]
io_GPIO_PIN4[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[3]
io_GPIO_PIN4[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[4]
io_GPIO_PIN4[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[5]
io_GPIO_PIN4[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[6]
io_GPIO_PIN4[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN4[7]
io_GPIO_PIN5[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[0]
io_GPIO_PIN5[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[1]
io_GPIO_PIN5[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[2]
io_GPIO_PIN5[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[3]
io_GPIO_PIN5[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[4]
io_GPIO_PIN5[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[5]
io_GPIO_PIN5[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[6]
io_GPIO_PIN5[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN5[7]
io_GPIO_PIN6[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[0]
io_GPIO_PIN6[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[1]
io_GPIO_PIN6[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[2]
io_GPIO_PIN6[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[3]
io_GPIO_PIN6[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[4]
io_GPIO_PIN6[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[5]
io_GPIO_PIN6[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[6]
io_GPIO_PIN6[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN6[7]
io_GPIO_PIN7[0] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[0]
io_GPIO_PIN7[1] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[1]
io_GPIO_PIN7[2] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[2]
io_GPIO_PIN7[3] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[3]
io_GPIO_PIN7[4] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[4]
io_GPIO_PIN7[5] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[5]
io_GPIO_PIN7[6] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[6]
io_GPIO_PIN7[7] <> GPIO_register:INST_GPIO_register.io_GPIO_PIN7[7]
io_I2C_scl <> I2C_tx_rx:INST_I2C_tx_rx.io_I2C_scl
io_I2C_sda <> I2C_tx_rx:INST_I2C_tx_rx.io_I2C_sda


|ifttt_top_level|cpu_core:INST_cpu_core
i_CORE_CLK => mega_prog_mem:mega_prog_mem_inst.clock
i_CORE_CLK => InstrucReg:INST_InstrucReg.i_IR_clk
i_CORE_CLK => instruction_decoder:INST_instruction_decoder.i_CLK
i_CORE_CLK => control_unit:INST_control_unit.i_CLK
i_CORE_CLK => register32x8:INST_GPR.i_GPR_clk
i_CORE_CLK => ALU:INST_ALU.i_CLK
i_CORE_CLK => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_clk
i_CORE_CLK => branch_control:INST_branch_control.i_CLK
i_CORE_CLK => Program_counter:INST_Program_counter.i_PC_clk
i_CORE_CLK => DATA_RAM:INST_DATA_RAM.i_RAM_clk
i_CORE_RESET => control_unit:INST_control_unit.i_RESET
i_CORE_RESET => Program_counter:INST_Program_counter.i_PC_reset
i_CORE_HALT => control_unit:INST_control_unit.i_HALT
o_DATA[0] <= ALU:INST_ALU.o_ALU_out[0]
o_DATA[1] <= ALU:INST_ALU.o_ALU_out[1]
o_DATA[2] <= ALU:INST_ALU.o_ALU_out[2]
o_DATA[3] <= ALU:INST_ALU.o_ALU_out[3]
o_DATA[4] <= ALU:INST_ALU.o_ALU_out[4]
o_DATA[5] <= ALU:INST_ALU.o_ALU_out[5]
o_DATA[6] <= ALU:INST_ALU.o_ALU_out[6]
o_DATA[7] <= ALU:INST_ALU.o_ALU_out[7]
o_STATE[0] <= control_unit:INST_control_unit.o_STATE[0]
o_STATE[1] <= control_unit:INST_control_unit.o_STATE[1]
o_STATE[2] <= control_unit:INST_control_unit.o_STATE[2]
o_STATE[3] <= control_unit:INST_control_unit.o_STATE[3]
o_STATE[4] <= control_unit:INST_control_unit.o_STATE[4]
o_STATE[5] <= control_unit:INST_control_unit.o_STATE[5]
o_STATE[6] <= control_unit:INST_control_unit.o_STATE[6]
i_MC_GPIO_data[0] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[0]
i_MC_GPIO_data[1] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[1]
i_MC_GPIO_data[2] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[2]
i_MC_GPIO_data[3] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[3]
i_MC_GPIO_data[4] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[4]
i_MC_GPIO_data[5] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[5]
i_MC_GPIO_data[6] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[6]
i_MC_GPIO_data[7] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_GPIO_data[7]
o_MC_GPIO_address[0] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_address[0]
o_MC_GPIO_address[1] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_address[1]
o_MC_GPIO_address[2] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_address[2]
o_MC_GPIO_address[3] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_address[3]
o_MC_GPIO_write_enable <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_write_enable
o_MC_GPIO_data[0] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[0]
o_MC_GPIO_data[1] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[1]
o_MC_GPIO_data[2] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[2]
o_MC_GPIO_data[3] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[3]
o_MC_GPIO_data[4] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[4]
o_MC_GPIO_data[5] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[5]
o_MC_GPIO_data[6] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[6]
o_MC_GPIO_data[7] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_GPIO_data[7]
i_MC_I2C_data[0] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[0]
i_MC_I2C_data[1] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[1]
i_MC_I2C_data[2] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[2]
i_MC_I2C_data[3] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[3]
i_MC_I2C_data[4] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[4]
i_MC_I2C_data[5] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[5]
i_MC_I2C_data[6] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[6]
i_MC_I2C_data[7] => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_data[7]
i_MC_I2C_busy => MEMORY_CONTROL:INST_MEMORY_CONTROL.i_MC_I2C_busy
o_MC_I2C_address[0] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_address[0]
o_MC_I2C_address[1] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_address[1]
o_MC_I2C_address[2] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_address[2]
o_MC_I2C_address[3] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_address[3]
o_MC_I2C_write_enable <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2c_write_enable
o_MC_I2C_data[0] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[0]
o_MC_I2C_data[1] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[1]
o_MC_I2C_data[2] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[2]
o_MC_I2C_data[3] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[3]
o_MC_I2C_data[4] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[4]
o_MC_I2C_data[5] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[5]
o_MC_I2C_data[6] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[6]
o_MC_I2C_data[7] <= MEMORY_CONTROL:INST_MEMORY_CONTROL.o_MC_I2C_data[7]
i_INTERRUPT_request => control_unit:INST_control_unit.i_INTERRUPT_request
o_INTERRUPT_ack <= control_unit:INST_control_unit.o_INTERRUPT_ack


|ifttt_top_level|cpu_core:INST_cpu_core|mega_prog_mem:mega_prog_mem_inst
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|ifttt_top_level|cpu_core:INST_cpu_core|mega_prog_mem:mega_prog_mem_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_23r3:auto_generated.address_a[0]
address_a[1] => altsyncram_23r3:auto_generated.address_a[1]
address_a[2] => altsyncram_23r3:auto_generated.address_a[2]
address_a[3] => altsyncram_23r3:auto_generated.address_a[3]
address_a[4] => altsyncram_23r3:auto_generated.address_a[4]
address_a[5] => altsyncram_23r3:auto_generated.address_a[5]
address_a[6] => altsyncram_23r3:auto_generated.address_a[6]
address_a[7] => altsyncram_23r3:auto_generated.address_a[7]
address_a[8] => altsyncram_23r3:auto_generated.address_a[8]
address_a[9] => altsyncram_23r3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_23r3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_23r3:auto_generated.q_a[0]
q_a[1] <= altsyncram_23r3:auto_generated.q_a[1]
q_a[2] <= altsyncram_23r3:auto_generated.q_a[2]
q_a[3] <= altsyncram_23r3:auto_generated.q_a[3]
q_a[4] <= altsyncram_23r3:auto_generated.q_a[4]
q_a[5] <= altsyncram_23r3:auto_generated.q_a[5]
q_a[6] <= altsyncram_23r3:auto_generated.q_a[6]
q_a[7] <= altsyncram_23r3:auto_generated.q_a[7]
q_a[8] <= altsyncram_23r3:auto_generated.q_a[8]
q_a[9] <= altsyncram_23r3:auto_generated.q_a[9]
q_a[10] <= altsyncram_23r3:auto_generated.q_a[10]
q_a[11] <= altsyncram_23r3:auto_generated.q_a[11]
q_a[12] <= altsyncram_23r3:auto_generated.q_a[12]
q_a[13] <= altsyncram_23r3:auto_generated.q_a[13]
q_a[14] <= altsyncram_23r3:auto_generated.q_a[14]
q_a[15] <= altsyncram_23r3:auto_generated.q_a[15]
q_a[16] <= altsyncram_23r3:auto_generated.q_a[16]
q_a[17] <= altsyncram_23r3:auto_generated.q_a[17]
q_a[18] <= altsyncram_23r3:auto_generated.q_a[18]
q_a[19] <= altsyncram_23r3:auto_generated.q_a[19]
q_a[20] <= altsyncram_23r3:auto_generated.q_a[20]
q_a[21] <= altsyncram_23r3:auto_generated.q_a[21]
q_a[22] <= altsyncram_23r3:auto_generated.q_a[22]
q_a[23] <= altsyncram_23r3:auto_generated.q_a[23]
q_a[24] <= altsyncram_23r3:auto_generated.q_a[24]
q_a[25] <= altsyncram_23r3:auto_generated.q_a[25]
q_a[26] <= altsyncram_23r3:auto_generated.q_a[26]
q_a[27] <= altsyncram_23r3:auto_generated.q_a[27]
q_a[28] <= altsyncram_23r3:auto_generated.q_a[28]
q_a[29] <= altsyncram_23r3:auto_generated.q_a[29]
q_a[30] <= altsyncram_23r3:auto_generated.q_a[30]
q_a[31] <= altsyncram_23r3:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ifttt_top_level|cpu_core:INST_cpu_core|mega_prog_mem:mega_prog_mem_inst|altsyncram:altsyncram_component|altsyncram_23r3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|ifttt_top_level|cpu_core:INST_cpu_core|InstrucReg:INST_InstrucReg
i_IR_clk => r_register[0].CLK
i_IR_clk => r_register[1].CLK
i_IR_clk => r_register[2].CLK
i_IR_clk => r_register[3].CLK
i_IR_clk => r_register[4].CLK
i_IR_clk => r_register[5].CLK
i_IR_clk => r_register[6].CLK
i_IR_clk => r_register[7].CLK
i_IR_clk => r_register[8].CLK
i_IR_clk => r_register[9].CLK
i_IR_clk => r_register[10].CLK
i_IR_clk => r_register[11].CLK
i_IR_clk => r_register[12].CLK
i_IR_clk => r_register[13].CLK
i_IR_clk => r_register[14].CLK
i_IR_clk => r_register[15].CLK
i_IR_clk => r_register[16].CLK
i_IR_clk => r_register[17].CLK
i_IR_clk => r_register[18].CLK
i_IR_clk => r_register[19].CLK
i_IR_clk => r_register[20].CLK
i_IR_clk => r_register[21].CLK
i_IR_clk => r_register[22].CLK
i_IR_clk => r_register[23].CLK
i_IR_clk => r_register[24].CLK
i_IR_clk => r_register[25].CLK
i_IR_clk => r_register[26].CLK
i_IR_clk => r_register[27].CLK
i_IR_clk => r_register[28].CLK
i_IR_clk => r_register[29].CLK
i_IR_clk => r_register[30].CLK
i_IR_clk => r_register[31].CLK
i_IR_enable => r_register[0].ENA
i_IR_enable => r_register[1].ENA
i_IR_enable => r_register[2].ENA
i_IR_enable => r_register[3].ENA
i_IR_enable => r_register[4].ENA
i_IR_enable => r_register[5].ENA
i_IR_enable => r_register[6].ENA
i_IR_enable => r_register[7].ENA
i_IR_enable => r_register[8].ENA
i_IR_enable => r_register[9].ENA
i_IR_enable => r_register[10].ENA
i_IR_enable => r_register[11].ENA
i_IR_enable => r_register[12].ENA
i_IR_enable => r_register[13].ENA
i_IR_enable => r_register[14].ENA
i_IR_enable => r_register[15].ENA
i_IR_enable => r_register[16].ENA
i_IR_enable => r_register[17].ENA
i_IR_enable => r_register[18].ENA
i_IR_enable => r_register[19].ENA
i_IR_enable => r_register[20].ENA
i_IR_enable => r_register[21].ENA
i_IR_enable => r_register[22].ENA
i_IR_enable => r_register[23].ENA
i_IR_enable => r_register[24].ENA
i_IR_enable => r_register[25].ENA
i_IR_enable => r_register[26].ENA
i_IR_enable => r_register[27].ENA
i_IR_enable => r_register[28].ENA
i_IR_enable => r_register[29].ENA
i_IR_enable => r_register[30].ENA
i_IR_enable => r_register[31].ENA
i_IR_data[0] => r_register[0].DATAIN
i_IR_data[1] => r_register[1].DATAIN
i_IR_data[2] => r_register[2].DATAIN
i_IR_data[3] => r_register[3].DATAIN
i_IR_data[4] => r_register[4].DATAIN
i_IR_data[5] => r_register[5].DATAIN
i_IR_data[6] => r_register[6].DATAIN
i_IR_data[7] => r_register[7].DATAIN
i_IR_data[8] => r_register[8].DATAIN
i_IR_data[9] => r_register[9].DATAIN
i_IR_data[10] => r_register[10].DATAIN
i_IR_data[11] => r_register[11].DATAIN
i_IR_data[12] => r_register[12].DATAIN
i_IR_data[13] => r_register[13].DATAIN
i_IR_data[14] => r_register[14].DATAIN
i_IR_data[15] => r_register[15].DATAIN
i_IR_data[16] => r_register[16].DATAIN
i_IR_data[17] => r_register[17].DATAIN
i_IR_data[18] => r_register[18].DATAIN
i_IR_data[19] => r_register[19].DATAIN
i_IR_data[20] => r_register[20].DATAIN
i_IR_data[21] => r_register[21].DATAIN
i_IR_data[22] => r_register[22].DATAIN
i_IR_data[23] => r_register[23].DATAIN
i_IR_data[24] => r_register[24].DATAIN
i_IR_data[25] => r_register[25].DATAIN
i_IR_data[26] => r_register[26].DATAIN
i_IR_data[27] => r_register[27].DATAIN
i_IR_data[28] => r_register[28].DATAIN
i_IR_data[29] => r_register[29].DATAIN
i_IR_data[30] => r_register[30].DATAIN
i_IR_data[31] => r_register[31].DATAIN
o_IR_instruction[0] <= r_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[1] <= r_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[2] <= r_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[3] <= r_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[4] <= r_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[5] <= r_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[6] <= r_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[7] <= r_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[8] <= r_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[9] <= r_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[10] <= r_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[11] <= r_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[12] <= r_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[13] <= r_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[14] <= r_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[15] <= r_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[16] <= r_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[17] <= r_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[18] <= r_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[19] <= r_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[20] <= r_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[21] <= r_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[22] <= r_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[23] <= r_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[24] <= r_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[25] <= r_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[26] <= r_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[27] <= r_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[28] <= r_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[29] <= r_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[30] <= r_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_IR_instruction[31] <= r_register[31].DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|instruction_decoder:INST_instruction_decoder
i_CLK => r_STACK_POINTER[0].CLK
i_CLK => r_STACK_POINTER[1].CLK
i_CLK => r_STACK_POINTER[2].CLK
i_CLK => r_STACK_POINTER[3].CLK
i_CLK => r_STACK_POINTER[4].CLK
i_CLK => r_STACK_POINTER[5].CLK
i_CLK => r_STACK_POINTER[6].CLK
i_CLK => r_STACK_POINTER[7].CLK
i_CLK => r_STACK_POINTER[8].CLK
i_CLK => r_STACK_POINTER[9].CLK
i_CLK => r_STACK_POINTER[10].CLK
i_CLK => r_STACK_POINTER[11].CLK
i_CLK => r_STACK_POINTER[12].CLK
i_CLK => r_STACK_POINTER[13].CLK
i_CLK => r_STACK_POINTER[14].CLK
i_CLK => r_STACK_POINTER[15].CLK
i_CLK => o_Address_MEM[0]~reg0.CLK
i_CLK => o_Address_MEM[1]~reg0.CLK
i_CLK => o_Address_MEM[2]~reg0.CLK
i_CLK => o_Address_MEM[3]~reg0.CLK
i_CLK => o_Address_MEM[4]~reg0.CLK
i_CLK => o_Address_MEM[5]~reg0.CLK
i_CLK => o_Address_MEM[6]~reg0.CLK
i_CLK => o_Address_MEM[7]~reg0.CLK
i_CLK => o_Address_MEM[8]~reg0.CLK
i_CLK => o_Address_MEM[9]~reg0.CLK
i_CLK => o_Address_MEM[10]~reg0.CLK
i_CLK => o_Address_MEM[11]~reg0.CLK
i_CLK => o_Address_MEM[12]~reg0.CLK
i_CLK => o_Address_MEM[13]~reg0.CLK
i_CLK => o_Address_MEM[14]~reg0.CLK
i_CLK => o_Address_MEM[15]~reg0.CLK
i_CLK => o_SAVE_PC~reg0.CLK
i_CLK => o_BRANCH_CONTROL[0]~reg0.CLK
i_CLK => o_BRANCH_CONTROL[1]~reg0.CLK
i_CLK => o_BRANCH_CONTROL[2]~reg0.CLK
i_CLK => o_MEM_write_enable~reg0.CLK
i_CLK => o_BUS_select[0]~reg0.CLK
i_CLK => o_BUS_select[1]~reg0.CLK
i_CLK => o_REGISTER_C_WRITE_ENABLE~reg0.CLK
i_CLK => o_Address_PROG[0]~reg0.CLK
i_CLK => o_Address_PROG[1]~reg0.CLK
i_CLK => o_Address_PROG[2]~reg0.CLK
i_CLK => o_Address_PROG[3]~reg0.CLK
i_CLK => o_Address_PROG[4]~reg0.CLK
i_CLK => o_Address_PROG[5]~reg0.CLK
i_CLK => o_Address_PROG[6]~reg0.CLK
i_CLK => o_Address_PROG[7]~reg0.CLK
i_CLK => o_Address_PROG[8]~reg0.CLK
i_CLK => o_Address_PROG[9]~reg0.CLK
i_CLK => o_IMM_enable~reg0.CLK
i_CLK => o_Signed~reg0.CLK
i_CLK => o_carry~reg0.CLK
i_CLK => o_DATA_IMM[0]~reg0.CLK
i_CLK => o_DATA_IMM[1]~reg0.CLK
i_CLK => o_DATA_IMM[2]~reg0.CLK
i_CLK => o_DATA_IMM[3]~reg0.CLK
i_CLK => o_DATA_IMM[4]~reg0.CLK
i_CLK => o_DATA_IMM[5]~reg0.CLK
i_CLK => o_DATA_IMM[6]~reg0.CLK
i_CLK => o_DATA_IMM[7]~reg0.CLK
i_CLK => o_REGISTER_C[0]~reg0.CLK
i_CLK => o_REGISTER_C[1]~reg0.CLK
i_CLK => o_REGISTER_C[2]~reg0.CLK
i_CLK => o_REGISTER_C[3]~reg0.CLK
i_CLK => o_REGISTER_C[4]~reg0.CLK
i_CLK => o_REGISTER_B[0]~reg0.CLK
i_CLK => o_REGISTER_B[1]~reg0.CLK
i_CLK => o_REGISTER_B[2]~reg0.CLK
i_CLK => o_REGISTER_B[3]~reg0.CLK
i_CLK => o_REGISTER_B[4]~reg0.CLK
i_CLK => o_REGISTER_A[0]~reg0.CLK
i_CLK => o_REGISTER_A[1]~reg0.CLK
i_CLK => o_REGISTER_A[2]~reg0.CLK
i_CLK => o_REGISTER_A[3]~reg0.CLK
i_CLK => o_REGISTER_A[4]~reg0.CLK
i_CLK => o_OPCODE[0]~reg0.CLK
i_CLK => o_OPCODE[1]~reg0.CLK
i_CLK => o_OPCODE[2]~reg0.CLK
i_CLK => o_OPCODE[3]~reg0.CLK
i_ENABLE => r_STACK_POINTER[0].ENA
i_ENABLE => r_STACK_POINTER[1].ENA
i_ENABLE => r_STACK_POINTER[2].ENA
i_ENABLE => r_STACK_POINTER[3].ENA
i_ENABLE => r_STACK_POINTER[4].ENA
i_ENABLE => r_STACK_POINTER[5].ENA
i_ENABLE => r_STACK_POINTER[6].ENA
i_ENABLE => r_STACK_POINTER[7].ENA
i_ENABLE => r_STACK_POINTER[8].ENA
i_ENABLE => r_STACK_POINTER[9].ENA
i_ENABLE => r_STACK_POINTER[10].ENA
i_ENABLE => r_STACK_POINTER[11].ENA
i_ENABLE => r_STACK_POINTER[12].ENA
i_ENABLE => r_STACK_POINTER[13].ENA
i_ENABLE => r_STACK_POINTER[14].ENA
i_ENABLE => r_STACK_POINTER[15].ENA
i_ENABLE => o_Address_MEM[0]~reg0.ENA
i_ENABLE => o_Address_MEM[1]~reg0.ENA
i_ENABLE => o_Address_MEM[2]~reg0.ENA
i_ENABLE => o_Address_MEM[3]~reg0.ENA
i_ENABLE => o_Address_MEM[4]~reg0.ENA
i_ENABLE => o_Address_MEM[5]~reg0.ENA
i_ENABLE => o_Address_MEM[6]~reg0.ENA
i_ENABLE => o_Address_MEM[7]~reg0.ENA
i_ENABLE => o_Address_MEM[8]~reg0.ENA
i_ENABLE => o_Address_MEM[9]~reg0.ENA
i_ENABLE => o_Address_MEM[10]~reg0.ENA
i_ENABLE => o_Address_MEM[11]~reg0.ENA
i_ENABLE => o_Address_MEM[12]~reg0.ENA
i_ENABLE => o_Address_MEM[13]~reg0.ENA
i_ENABLE => o_Address_MEM[14]~reg0.ENA
i_ENABLE => o_Address_MEM[15]~reg0.ENA
i_ENABLE => o_SAVE_PC~reg0.ENA
i_ENABLE => o_BRANCH_CONTROL[0]~reg0.ENA
i_ENABLE => o_BRANCH_CONTROL[1]~reg0.ENA
i_ENABLE => o_BRANCH_CONTROL[2]~reg0.ENA
i_ENABLE => o_MEM_write_enable~reg0.ENA
i_ENABLE => o_BUS_select[0]~reg0.ENA
i_ENABLE => o_BUS_select[1]~reg0.ENA
i_ENABLE => o_REGISTER_C_WRITE_ENABLE~reg0.ENA
i_ENABLE => o_Address_PROG[0]~reg0.ENA
i_ENABLE => o_Address_PROG[1]~reg0.ENA
i_ENABLE => o_Address_PROG[2]~reg0.ENA
i_ENABLE => o_Address_PROG[3]~reg0.ENA
i_ENABLE => o_Address_PROG[4]~reg0.ENA
i_ENABLE => o_Address_PROG[5]~reg0.ENA
i_ENABLE => o_Address_PROG[6]~reg0.ENA
i_ENABLE => o_Address_PROG[7]~reg0.ENA
i_ENABLE => o_Address_PROG[8]~reg0.ENA
i_ENABLE => o_Address_PROG[9]~reg0.ENA
i_ENABLE => o_IMM_enable~reg0.ENA
i_ENABLE => o_Signed~reg0.ENA
i_ENABLE => o_carry~reg0.ENA
i_ENABLE => o_DATA_IMM[0]~reg0.ENA
i_ENABLE => o_DATA_IMM[1]~reg0.ENA
i_ENABLE => o_DATA_IMM[2]~reg0.ENA
i_ENABLE => o_DATA_IMM[3]~reg0.ENA
i_ENABLE => o_DATA_IMM[4]~reg0.ENA
i_ENABLE => o_DATA_IMM[5]~reg0.ENA
i_ENABLE => o_DATA_IMM[6]~reg0.ENA
i_ENABLE => o_DATA_IMM[7]~reg0.ENA
i_ENABLE => o_REGISTER_C[0]~reg0.ENA
i_ENABLE => o_REGISTER_C[1]~reg0.ENA
i_ENABLE => o_REGISTER_C[2]~reg0.ENA
i_ENABLE => o_REGISTER_C[3]~reg0.ENA
i_ENABLE => o_REGISTER_C[4]~reg0.ENA
i_ENABLE => o_REGISTER_B[0]~reg0.ENA
i_ENABLE => o_REGISTER_B[1]~reg0.ENA
i_ENABLE => o_REGISTER_B[2]~reg0.ENA
i_ENABLE => o_REGISTER_B[3]~reg0.ENA
i_ENABLE => o_REGISTER_B[4]~reg0.ENA
i_ENABLE => o_REGISTER_A[0]~reg0.ENA
i_ENABLE => o_REGISTER_A[1]~reg0.ENA
i_ENABLE => o_REGISTER_A[2]~reg0.ENA
i_ENABLE => o_REGISTER_A[3]~reg0.ENA
i_ENABLE => o_REGISTER_A[4]~reg0.ENA
i_ENABLE => o_OPCODE[0]~reg0.ENA
i_ENABLE => o_OPCODE[1]~reg0.ENA
i_ENABLE => o_OPCODE[2]~reg0.ENA
i_ENABLE => o_OPCODE[3]~reg0.ENA
i_INSTRUCTION[0] => Mux9.IN19
i_INSTRUCTION[0] => o_IMM_enable~reg0.DATAIN
i_INSTRUCTION[1] => Mux8.IN19
i_INSTRUCTION[1] => o_Signed~reg0.DATAIN
i_INSTRUCTION[2] => Mux7.IN19
i_INSTRUCTION[2] => Mux26.IN4
i_INSTRUCTION[2] => Mux26.IN5
i_INSTRUCTION[2] => Mux26.IN6
i_INSTRUCTION[2] => Mux26.IN7
i_INSTRUCTION[2] => Mux26.IN8
i_INSTRUCTION[2] => Mux26.IN9
i_INSTRUCTION[2] => Mux58.IN5
i_INSTRUCTION[2] => Mux58.IN6
i_INSTRUCTION[2] => Mux58.IN7
i_INSTRUCTION[2] => Mux58.IN8
i_INSTRUCTION[2] => Mux58.IN9
i_INSTRUCTION[2] => Mux58.IN10
i_INSTRUCTION[2] => Mux58.IN11
i_INSTRUCTION[2] => Mux58.IN12
i_INSTRUCTION[2] => Mux58.IN13
i_INSTRUCTION[2] => Mux58.IN14
i_INSTRUCTION[2] => Mux58.IN15
i_INSTRUCTION[2] => Mux58.IN16
i_INSTRUCTION[2] => Mux58.IN17
i_INSTRUCTION[2] => Mux58.IN18
i_INSTRUCTION[2] => Mux58.IN19
i_INSTRUCTION[2] => o_carry~reg0.DATAIN
i_INSTRUCTION[3] => Mux25.IN4
i_INSTRUCTION[3] => Mux25.IN5
i_INSTRUCTION[3] => Mux25.IN6
i_INSTRUCTION[3] => Mux25.IN7
i_INSTRUCTION[3] => Mux25.IN8
i_INSTRUCTION[3] => Mux25.IN9
i_INSTRUCTION[3] => Mux57.IN5
i_INSTRUCTION[3] => Mux57.IN6
i_INSTRUCTION[3] => Mux57.IN7
i_INSTRUCTION[3] => Mux57.IN8
i_INSTRUCTION[3] => Mux57.IN9
i_INSTRUCTION[3] => Mux57.IN10
i_INSTRUCTION[3] => Mux57.IN11
i_INSTRUCTION[3] => Mux57.IN12
i_INSTRUCTION[3] => Mux57.IN13
i_INSTRUCTION[3] => Mux57.IN14
i_INSTRUCTION[3] => Mux57.IN15
i_INSTRUCTION[3] => Mux57.IN16
i_INSTRUCTION[3] => Mux57.IN17
i_INSTRUCTION[3] => Mux57.IN18
i_INSTRUCTION[3] => Mux57.IN19
i_INSTRUCTION[3] => o_Address_PROG[0]~reg0.DATAIN
i_INSTRUCTION[4] => Mux24.IN4
i_INSTRUCTION[4] => Mux24.IN5
i_INSTRUCTION[4] => Mux24.IN6
i_INSTRUCTION[4] => Mux24.IN7
i_INSTRUCTION[4] => Mux24.IN8
i_INSTRUCTION[4] => Mux24.IN9
i_INSTRUCTION[4] => Mux56.IN5
i_INSTRUCTION[4] => Mux56.IN6
i_INSTRUCTION[4] => Mux56.IN7
i_INSTRUCTION[4] => Mux56.IN8
i_INSTRUCTION[4] => Mux56.IN9
i_INSTRUCTION[4] => Mux56.IN10
i_INSTRUCTION[4] => Mux56.IN11
i_INSTRUCTION[4] => Mux56.IN12
i_INSTRUCTION[4] => Mux56.IN13
i_INSTRUCTION[4] => Mux56.IN14
i_INSTRUCTION[4] => Mux56.IN15
i_INSTRUCTION[4] => Mux56.IN16
i_INSTRUCTION[4] => Mux56.IN17
i_INSTRUCTION[4] => Mux56.IN18
i_INSTRUCTION[4] => Mux56.IN19
i_INSTRUCTION[4] => o_Address_PROG[1]~reg0.DATAIN
i_INSTRUCTION[5] => Mux23.IN4
i_INSTRUCTION[5] => Mux23.IN5
i_INSTRUCTION[5] => Mux23.IN6
i_INSTRUCTION[5] => Mux23.IN7
i_INSTRUCTION[5] => Mux23.IN8
i_INSTRUCTION[5] => Mux23.IN9
i_INSTRUCTION[5] => Mux55.IN5
i_INSTRUCTION[5] => Mux55.IN6
i_INSTRUCTION[5] => Mux55.IN7
i_INSTRUCTION[5] => Mux55.IN8
i_INSTRUCTION[5] => Mux55.IN9
i_INSTRUCTION[5] => Mux55.IN10
i_INSTRUCTION[5] => Mux55.IN11
i_INSTRUCTION[5] => Mux55.IN12
i_INSTRUCTION[5] => Mux55.IN13
i_INSTRUCTION[5] => Mux55.IN14
i_INSTRUCTION[5] => Mux55.IN15
i_INSTRUCTION[5] => Mux55.IN16
i_INSTRUCTION[5] => Mux55.IN17
i_INSTRUCTION[5] => Mux55.IN18
i_INSTRUCTION[5] => Mux55.IN19
i_INSTRUCTION[5] => o_Address_PROG[2]~reg0.DATAIN
i_INSTRUCTION[5] => o_DATA_IMM[0]~reg0.DATAIN
i_INSTRUCTION[6] => Mux22.IN4
i_INSTRUCTION[6] => Mux22.IN5
i_INSTRUCTION[6] => Mux22.IN6
i_INSTRUCTION[6] => Mux22.IN7
i_INSTRUCTION[6] => Mux22.IN8
i_INSTRUCTION[6] => Mux22.IN9
i_INSTRUCTION[6] => Mux54.IN5
i_INSTRUCTION[6] => Mux54.IN6
i_INSTRUCTION[6] => Mux54.IN7
i_INSTRUCTION[6] => Mux54.IN8
i_INSTRUCTION[6] => Mux54.IN9
i_INSTRUCTION[6] => Mux54.IN10
i_INSTRUCTION[6] => Mux54.IN11
i_INSTRUCTION[6] => Mux54.IN12
i_INSTRUCTION[6] => Mux54.IN13
i_INSTRUCTION[6] => Mux54.IN14
i_INSTRUCTION[6] => Mux54.IN15
i_INSTRUCTION[6] => Mux54.IN16
i_INSTRUCTION[6] => Mux54.IN17
i_INSTRUCTION[6] => Mux54.IN18
i_INSTRUCTION[6] => Mux54.IN19
i_INSTRUCTION[6] => o_Address_PROG[3]~reg0.DATAIN
i_INSTRUCTION[6] => o_DATA_IMM[1]~reg0.DATAIN
i_INSTRUCTION[7] => Mux21.IN4
i_INSTRUCTION[7] => Mux21.IN5
i_INSTRUCTION[7] => Mux21.IN6
i_INSTRUCTION[7] => Mux21.IN7
i_INSTRUCTION[7] => Mux21.IN8
i_INSTRUCTION[7] => Mux21.IN9
i_INSTRUCTION[7] => Mux53.IN5
i_INSTRUCTION[7] => Mux53.IN6
i_INSTRUCTION[7] => Mux53.IN7
i_INSTRUCTION[7] => Mux53.IN8
i_INSTRUCTION[7] => Mux53.IN9
i_INSTRUCTION[7] => Mux53.IN10
i_INSTRUCTION[7] => Mux53.IN11
i_INSTRUCTION[7] => Mux53.IN12
i_INSTRUCTION[7] => Mux53.IN13
i_INSTRUCTION[7] => Mux53.IN14
i_INSTRUCTION[7] => Mux53.IN15
i_INSTRUCTION[7] => Mux53.IN16
i_INSTRUCTION[7] => Mux53.IN17
i_INSTRUCTION[7] => Mux53.IN18
i_INSTRUCTION[7] => Mux53.IN19
i_INSTRUCTION[7] => o_Address_PROG[4]~reg0.DATAIN
i_INSTRUCTION[7] => o_DATA_IMM[2]~reg0.DATAIN
i_INSTRUCTION[8] => Mux20.IN4
i_INSTRUCTION[8] => Mux20.IN5
i_INSTRUCTION[8] => Mux20.IN6
i_INSTRUCTION[8] => Mux20.IN7
i_INSTRUCTION[8] => Mux20.IN8
i_INSTRUCTION[8] => Mux20.IN9
i_INSTRUCTION[8] => Mux52.IN5
i_INSTRUCTION[8] => Mux52.IN6
i_INSTRUCTION[8] => Mux52.IN7
i_INSTRUCTION[8] => Mux52.IN8
i_INSTRUCTION[8] => Mux52.IN9
i_INSTRUCTION[8] => Mux52.IN10
i_INSTRUCTION[8] => Mux52.IN11
i_INSTRUCTION[8] => Mux52.IN12
i_INSTRUCTION[8] => Mux52.IN13
i_INSTRUCTION[8] => Mux52.IN14
i_INSTRUCTION[8] => Mux52.IN15
i_INSTRUCTION[8] => Mux52.IN16
i_INSTRUCTION[8] => Mux52.IN17
i_INSTRUCTION[8] => Mux52.IN18
i_INSTRUCTION[8] => Mux52.IN19
i_INSTRUCTION[8] => o_Address_PROG[5]~reg0.DATAIN
i_INSTRUCTION[8] => o_DATA_IMM[3]~reg0.DATAIN
i_INSTRUCTION[9] => Mux19.IN4
i_INSTRUCTION[9] => Mux19.IN5
i_INSTRUCTION[9] => Mux19.IN6
i_INSTRUCTION[9] => Mux19.IN7
i_INSTRUCTION[9] => Mux19.IN8
i_INSTRUCTION[9] => Mux19.IN9
i_INSTRUCTION[9] => Mux51.IN5
i_INSTRUCTION[9] => Mux51.IN6
i_INSTRUCTION[9] => Mux51.IN7
i_INSTRUCTION[9] => Mux51.IN8
i_INSTRUCTION[9] => Mux51.IN9
i_INSTRUCTION[9] => Mux51.IN10
i_INSTRUCTION[9] => Mux51.IN11
i_INSTRUCTION[9] => Mux51.IN12
i_INSTRUCTION[9] => Mux51.IN13
i_INSTRUCTION[9] => Mux51.IN14
i_INSTRUCTION[9] => Mux51.IN15
i_INSTRUCTION[9] => Mux51.IN16
i_INSTRUCTION[9] => Mux51.IN17
i_INSTRUCTION[9] => Mux51.IN18
i_INSTRUCTION[9] => Mux51.IN19
i_INSTRUCTION[9] => o_Address_PROG[6]~reg0.DATAIN
i_INSTRUCTION[9] => o_DATA_IMM[4]~reg0.DATAIN
i_INSTRUCTION[10] => Mux18.IN4
i_INSTRUCTION[10] => Mux18.IN5
i_INSTRUCTION[10] => Mux18.IN6
i_INSTRUCTION[10] => Mux18.IN7
i_INSTRUCTION[10] => Mux18.IN8
i_INSTRUCTION[10] => Mux18.IN9
i_INSTRUCTION[10] => Mux50.IN5
i_INSTRUCTION[10] => Mux50.IN6
i_INSTRUCTION[10] => Mux50.IN7
i_INSTRUCTION[10] => Mux50.IN8
i_INSTRUCTION[10] => Mux50.IN9
i_INSTRUCTION[10] => Mux50.IN10
i_INSTRUCTION[10] => Mux50.IN11
i_INSTRUCTION[10] => Mux50.IN12
i_INSTRUCTION[10] => Mux50.IN13
i_INSTRUCTION[10] => Mux50.IN14
i_INSTRUCTION[10] => Mux50.IN15
i_INSTRUCTION[10] => Mux50.IN16
i_INSTRUCTION[10] => Mux50.IN17
i_INSTRUCTION[10] => Mux50.IN18
i_INSTRUCTION[10] => Mux50.IN19
i_INSTRUCTION[10] => o_Address_PROG[7]~reg0.DATAIN
i_INSTRUCTION[10] => o_DATA_IMM[5]~reg0.DATAIN
i_INSTRUCTION[11] => Mux17.IN4
i_INSTRUCTION[11] => Mux17.IN5
i_INSTRUCTION[11] => Mux17.IN6
i_INSTRUCTION[11] => Mux17.IN7
i_INSTRUCTION[11] => Mux17.IN8
i_INSTRUCTION[11] => Mux17.IN9
i_INSTRUCTION[11] => Mux49.IN5
i_INSTRUCTION[11] => Mux49.IN6
i_INSTRUCTION[11] => Mux49.IN7
i_INSTRUCTION[11] => Mux49.IN8
i_INSTRUCTION[11] => Mux49.IN9
i_INSTRUCTION[11] => Mux49.IN10
i_INSTRUCTION[11] => Mux49.IN11
i_INSTRUCTION[11] => Mux49.IN12
i_INSTRUCTION[11] => Mux49.IN13
i_INSTRUCTION[11] => Mux49.IN14
i_INSTRUCTION[11] => Mux49.IN15
i_INSTRUCTION[11] => Mux49.IN16
i_INSTRUCTION[11] => Mux49.IN17
i_INSTRUCTION[11] => Mux49.IN18
i_INSTRUCTION[11] => Mux49.IN19
i_INSTRUCTION[11] => o_Address_PROG[8]~reg0.DATAIN
i_INSTRUCTION[11] => o_DATA_IMM[6]~reg0.DATAIN
i_INSTRUCTION[12] => Mux16.IN4
i_INSTRUCTION[12] => Mux16.IN5
i_INSTRUCTION[12] => Mux16.IN6
i_INSTRUCTION[12] => Mux16.IN7
i_INSTRUCTION[12] => Mux16.IN8
i_INSTRUCTION[12] => Mux16.IN9
i_INSTRUCTION[12] => Mux48.IN5
i_INSTRUCTION[12] => Mux48.IN6
i_INSTRUCTION[12] => Mux48.IN7
i_INSTRUCTION[12] => Mux48.IN8
i_INSTRUCTION[12] => Mux48.IN9
i_INSTRUCTION[12] => Mux48.IN10
i_INSTRUCTION[12] => Mux48.IN11
i_INSTRUCTION[12] => Mux48.IN12
i_INSTRUCTION[12] => Mux48.IN13
i_INSTRUCTION[12] => Mux48.IN14
i_INSTRUCTION[12] => Mux48.IN15
i_INSTRUCTION[12] => Mux48.IN16
i_INSTRUCTION[12] => Mux48.IN17
i_INSTRUCTION[12] => Mux48.IN18
i_INSTRUCTION[12] => Mux48.IN19
i_INSTRUCTION[12] => o_Address_PROG[9]~reg0.DATAIN
i_INSTRUCTION[12] => o_DATA_IMM[7]~reg0.DATAIN
i_INSTRUCTION[13] => Mux15.IN4
i_INSTRUCTION[13] => Mux15.IN5
i_INSTRUCTION[13] => Mux15.IN6
i_INSTRUCTION[13] => Mux15.IN7
i_INSTRUCTION[13] => Mux15.IN8
i_INSTRUCTION[13] => Mux15.IN9
i_INSTRUCTION[13] => Mux47.IN5
i_INSTRUCTION[13] => Mux47.IN6
i_INSTRUCTION[13] => Mux47.IN7
i_INSTRUCTION[13] => Mux47.IN8
i_INSTRUCTION[13] => Mux47.IN9
i_INSTRUCTION[13] => Mux47.IN10
i_INSTRUCTION[13] => Mux47.IN11
i_INSTRUCTION[13] => Mux47.IN12
i_INSTRUCTION[13] => Mux47.IN13
i_INSTRUCTION[13] => Mux47.IN14
i_INSTRUCTION[13] => Mux47.IN15
i_INSTRUCTION[13] => Mux47.IN16
i_INSTRUCTION[13] => Mux47.IN17
i_INSTRUCTION[13] => Mux47.IN18
i_INSTRUCTION[13] => Mux47.IN19
i_INSTRUCTION[13] => o_REGISTER_B[0]~reg0.DATAIN
i_INSTRUCTION[14] => Mux14.IN4
i_INSTRUCTION[14] => Mux14.IN5
i_INSTRUCTION[14] => Mux14.IN6
i_INSTRUCTION[14] => Mux14.IN7
i_INSTRUCTION[14] => Mux14.IN8
i_INSTRUCTION[14] => Mux14.IN9
i_INSTRUCTION[14] => Mux46.IN5
i_INSTRUCTION[14] => Mux46.IN6
i_INSTRUCTION[14] => Mux46.IN7
i_INSTRUCTION[14] => Mux46.IN8
i_INSTRUCTION[14] => Mux46.IN9
i_INSTRUCTION[14] => Mux46.IN10
i_INSTRUCTION[14] => Mux46.IN11
i_INSTRUCTION[14] => Mux46.IN12
i_INSTRUCTION[14] => Mux46.IN13
i_INSTRUCTION[14] => Mux46.IN14
i_INSTRUCTION[14] => Mux46.IN15
i_INSTRUCTION[14] => Mux46.IN16
i_INSTRUCTION[14] => Mux46.IN17
i_INSTRUCTION[14] => Mux46.IN18
i_INSTRUCTION[14] => Mux46.IN19
i_INSTRUCTION[14] => o_REGISTER_B[1]~reg0.DATAIN
i_INSTRUCTION[15] => Mux0.IN10
i_INSTRUCTION[15] => Mux4.IN10
i_INSTRUCTION[15] => Mux6.IN10
i_INSTRUCTION[15] => Mux11.IN9
i_INSTRUCTION[15] => Mux12.IN9
i_INSTRUCTION[15] => Mux13.IN3
i_INSTRUCTION[15] => Mux13.IN4
i_INSTRUCTION[15] => Mux13.IN5
i_INSTRUCTION[15] => Mux13.IN6
i_INSTRUCTION[15] => Mux13.IN7
i_INSTRUCTION[15] => Mux13.IN8
i_INSTRUCTION[15] => Mux13.IN9
i_INSTRUCTION[15] => Mux14.IN3
i_INSTRUCTION[15] => Mux15.IN3
i_INSTRUCTION[15] => Mux16.IN3
i_INSTRUCTION[15] => Mux17.IN3
i_INSTRUCTION[15] => Mux18.IN3
i_INSTRUCTION[15] => Mux19.IN3
i_INSTRUCTION[15] => Mux20.IN3
i_INSTRUCTION[15] => Mux21.IN3
i_INSTRUCTION[15] => Mux22.IN3
i_INSTRUCTION[15] => Mux23.IN3
i_INSTRUCTION[15] => Mux24.IN3
i_INSTRUCTION[15] => Mux25.IN3
i_INSTRUCTION[15] => Mux26.IN3
i_INSTRUCTION[15] => Mux27.IN4
i_INSTRUCTION[15] => Mux28.IN4
i_INSTRUCTION[15] => Mux29.IN4
i_INSTRUCTION[15] => Mux30.IN4
i_INSTRUCTION[15] => Mux31.IN4
i_INSTRUCTION[15] => Mux32.IN4
i_INSTRUCTION[15] => Mux33.IN4
i_INSTRUCTION[15] => Mux34.IN4
i_INSTRUCTION[15] => Mux35.IN4
i_INSTRUCTION[15] => Mux36.IN4
i_INSTRUCTION[15] => Mux37.IN4
i_INSTRUCTION[15] => Mux38.IN4
i_INSTRUCTION[15] => Mux39.IN4
i_INSTRUCTION[15] => Mux40.IN4
i_INSTRUCTION[15] => Mux41.IN4
i_INSTRUCTION[15] => Mux42.IN4
i_INSTRUCTION[15] => Mux45.IN5
i_INSTRUCTION[15] => Mux45.IN6
i_INSTRUCTION[15] => Mux45.IN7
i_INSTRUCTION[15] => Mux45.IN8
i_INSTRUCTION[15] => Mux45.IN9
i_INSTRUCTION[15] => Mux45.IN10
i_INSTRUCTION[15] => Mux45.IN11
i_INSTRUCTION[15] => Mux45.IN12
i_INSTRUCTION[15] => Mux45.IN13
i_INSTRUCTION[15] => Mux45.IN14
i_INSTRUCTION[15] => Mux45.IN15
i_INSTRUCTION[15] => Mux45.IN16
i_INSTRUCTION[15] => Mux45.IN17
i_INSTRUCTION[15] => Mux45.IN18
i_INSTRUCTION[15] => Mux45.IN19
i_INSTRUCTION[15] => o_REGISTER_B[2]~reg0.DATAIN
i_INSTRUCTION[16] => Mux0.IN9
i_INSTRUCTION[16] => Mux4.IN9
i_INSTRUCTION[16] => Mux6.IN9
i_INSTRUCTION[16] => Mux11.IN8
i_INSTRUCTION[16] => Mux12.IN2
i_INSTRUCTION[16] => Mux12.IN3
i_INSTRUCTION[16] => Mux12.IN4
i_INSTRUCTION[16] => Mux12.IN5
i_INSTRUCTION[16] => Mux12.IN6
i_INSTRUCTION[16] => Mux12.IN7
i_INSTRUCTION[16] => Mux12.IN8
i_INSTRUCTION[16] => Mux13.IN2
i_INSTRUCTION[16] => Mux14.IN2
i_INSTRUCTION[16] => Mux15.IN2
i_INSTRUCTION[16] => Mux16.IN2
i_INSTRUCTION[16] => Mux17.IN2
i_INSTRUCTION[16] => Mux18.IN2
i_INSTRUCTION[16] => Mux19.IN2
i_INSTRUCTION[16] => Mux20.IN2
i_INSTRUCTION[16] => Mux21.IN2
i_INSTRUCTION[16] => Mux22.IN2
i_INSTRUCTION[16] => Mux23.IN2
i_INSTRUCTION[16] => Mux24.IN2
i_INSTRUCTION[16] => Mux25.IN2
i_INSTRUCTION[16] => Mux26.IN2
i_INSTRUCTION[16] => Mux27.IN3
i_INSTRUCTION[16] => Mux28.IN3
i_INSTRUCTION[16] => Mux29.IN3
i_INSTRUCTION[16] => Mux30.IN3
i_INSTRUCTION[16] => Mux31.IN3
i_INSTRUCTION[16] => Mux32.IN3
i_INSTRUCTION[16] => Mux33.IN3
i_INSTRUCTION[16] => Mux34.IN3
i_INSTRUCTION[16] => Mux35.IN3
i_INSTRUCTION[16] => Mux36.IN3
i_INSTRUCTION[16] => Mux37.IN3
i_INSTRUCTION[16] => Mux38.IN3
i_INSTRUCTION[16] => Mux39.IN3
i_INSTRUCTION[16] => Mux40.IN3
i_INSTRUCTION[16] => Mux41.IN3
i_INSTRUCTION[16] => Mux42.IN3
i_INSTRUCTION[16] => Mux44.IN5
i_INSTRUCTION[16] => Mux44.IN6
i_INSTRUCTION[16] => Mux44.IN7
i_INSTRUCTION[16] => Mux44.IN8
i_INSTRUCTION[16] => Mux44.IN9
i_INSTRUCTION[16] => Mux44.IN10
i_INSTRUCTION[16] => Mux44.IN11
i_INSTRUCTION[16] => Mux44.IN12
i_INSTRUCTION[16] => Mux44.IN13
i_INSTRUCTION[16] => Mux44.IN14
i_INSTRUCTION[16] => Mux44.IN15
i_INSTRUCTION[16] => Mux44.IN16
i_INSTRUCTION[16] => Mux44.IN17
i_INSTRUCTION[16] => Mux44.IN18
i_INSTRUCTION[16] => Mux44.IN19
i_INSTRUCTION[16] => o_REGISTER_B[3]~reg0.DATAIN
i_INSTRUCTION[17] => Mux0.IN8
i_INSTRUCTION[17] => Mux4.IN8
i_INSTRUCTION[17] => Mux6.IN8
i_INSTRUCTION[17] => Mux11.IN1
i_INSTRUCTION[17] => Mux11.IN2
i_INSTRUCTION[17] => Mux11.IN3
i_INSTRUCTION[17] => Mux11.IN4
i_INSTRUCTION[17] => Mux11.IN5
i_INSTRUCTION[17] => Mux11.IN6
i_INSTRUCTION[17] => Mux11.IN7
i_INSTRUCTION[17] => Mux12.IN1
i_INSTRUCTION[17] => Mux13.IN1
i_INSTRUCTION[17] => Mux14.IN1
i_INSTRUCTION[17] => Mux15.IN1
i_INSTRUCTION[17] => Mux16.IN1
i_INSTRUCTION[17] => Mux17.IN1
i_INSTRUCTION[17] => Mux18.IN1
i_INSTRUCTION[17] => Mux19.IN1
i_INSTRUCTION[17] => Mux20.IN1
i_INSTRUCTION[17] => Mux21.IN1
i_INSTRUCTION[17] => Mux22.IN1
i_INSTRUCTION[17] => Mux23.IN1
i_INSTRUCTION[17] => Mux24.IN1
i_INSTRUCTION[17] => Mux25.IN1
i_INSTRUCTION[17] => Mux26.IN1
i_INSTRUCTION[17] => Mux27.IN2
i_INSTRUCTION[17] => Mux28.IN2
i_INSTRUCTION[17] => Mux29.IN2
i_INSTRUCTION[17] => Mux30.IN2
i_INSTRUCTION[17] => Mux31.IN2
i_INSTRUCTION[17] => Mux32.IN2
i_INSTRUCTION[17] => Mux33.IN2
i_INSTRUCTION[17] => Mux34.IN2
i_INSTRUCTION[17] => Mux35.IN2
i_INSTRUCTION[17] => Mux36.IN2
i_INSTRUCTION[17] => Mux37.IN2
i_INSTRUCTION[17] => Mux38.IN2
i_INSTRUCTION[17] => Mux39.IN2
i_INSTRUCTION[17] => Mux40.IN2
i_INSTRUCTION[17] => Mux41.IN2
i_INSTRUCTION[17] => Mux42.IN2
i_INSTRUCTION[17] => Mux43.IN5
i_INSTRUCTION[17] => Mux43.IN6
i_INSTRUCTION[17] => Mux43.IN7
i_INSTRUCTION[17] => Mux43.IN8
i_INSTRUCTION[17] => Mux43.IN9
i_INSTRUCTION[17] => Mux43.IN10
i_INSTRUCTION[17] => Mux43.IN11
i_INSTRUCTION[17] => Mux43.IN12
i_INSTRUCTION[17] => Mux43.IN13
i_INSTRUCTION[17] => Mux43.IN14
i_INSTRUCTION[17] => Mux43.IN15
i_INSTRUCTION[17] => Mux43.IN16
i_INSTRUCTION[17] => Mux43.IN17
i_INSTRUCTION[17] => Mux43.IN18
i_INSTRUCTION[17] => Mux43.IN19
i_INSTRUCTION[17] => o_REGISTER_B[4]~reg0.DATAIN
i_INSTRUCTION[18] => o_REGISTER_A[0]~reg0.DATAIN
i_INSTRUCTION[19] => o_REGISTER_A[1]~reg0.DATAIN
i_INSTRUCTION[20] => o_REGISTER_A[2]~reg0.DATAIN
i_INSTRUCTION[21] => o_REGISTER_A[3]~reg0.DATAIN
i_INSTRUCTION[22] => o_REGISTER_A[4]~reg0.DATAIN
i_INSTRUCTION[23] => o_REGISTER_C[0]~reg0.DATAIN
i_INSTRUCTION[24] => o_REGISTER_C[1]~reg0.DATAIN
i_INSTRUCTION[25] => o_REGISTER_C[2]~reg0.DATAIN
i_INSTRUCTION[26] => o_REGISTER_C[3]~reg0.DATAIN
i_INSTRUCTION[27] => o_REGISTER_C[4]~reg0.DATAIN
i_INSTRUCTION[28] => Mux1.IN19
i_INSTRUCTION[28] => Mux2.IN19
i_INSTRUCTION[28] => Mux3.IN19
i_INSTRUCTION[28] => Mux5.IN19
i_INSTRUCTION[28] => Mux7.IN18
i_INSTRUCTION[28] => Mux8.IN18
i_INSTRUCTION[28] => Mux9.IN18
i_INSTRUCTION[28] => Mux10.IN18
i_INSTRUCTION[28] => Mux43.IN4
i_INSTRUCTION[28] => Mux44.IN4
i_INSTRUCTION[28] => Mux45.IN4
i_INSTRUCTION[28] => Mux46.IN4
i_INSTRUCTION[28] => Mux47.IN4
i_INSTRUCTION[28] => Mux48.IN4
i_INSTRUCTION[28] => Mux49.IN4
i_INSTRUCTION[28] => Mux50.IN4
i_INSTRUCTION[28] => Mux51.IN4
i_INSTRUCTION[28] => Mux52.IN4
i_INSTRUCTION[28] => Mux53.IN4
i_INSTRUCTION[28] => Mux54.IN4
i_INSTRUCTION[28] => Mux55.IN4
i_INSTRUCTION[28] => Mux56.IN4
i_INSTRUCTION[28] => Mux57.IN4
i_INSTRUCTION[28] => Mux58.IN4
i_INSTRUCTION[28] => Mux59.IN4
i_INSTRUCTION[28] => Mux60.IN4
i_INSTRUCTION[28] => Mux61.IN4
i_INSTRUCTION[28] => Mux62.IN4
i_INSTRUCTION[28] => Mux63.IN4
i_INSTRUCTION[28] => Mux64.IN4
i_INSTRUCTION[28] => Mux65.IN4
i_INSTRUCTION[28] => Mux66.IN4
i_INSTRUCTION[28] => Mux67.IN4
i_INSTRUCTION[28] => Mux68.IN4
i_INSTRUCTION[28] => Mux69.IN4
i_INSTRUCTION[28] => Mux70.IN4
i_INSTRUCTION[28] => Mux71.IN4
i_INSTRUCTION[28] => Mux72.IN4
i_INSTRUCTION[28] => Mux73.IN4
i_INSTRUCTION[28] => Mux74.IN4
i_INSTRUCTION[28] => o_OPCODE[0]~reg0.DATAIN
i_INSTRUCTION[29] => Mux1.IN18
i_INSTRUCTION[29] => Mux2.IN18
i_INSTRUCTION[29] => Mux3.IN18
i_INSTRUCTION[29] => Mux5.IN18
i_INSTRUCTION[29] => Mux7.IN17
i_INSTRUCTION[29] => Mux8.IN17
i_INSTRUCTION[29] => Mux9.IN17
i_INSTRUCTION[29] => Mux10.IN17
i_INSTRUCTION[29] => Mux43.IN3
i_INSTRUCTION[29] => Mux44.IN3
i_INSTRUCTION[29] => Mux45.IN3
i_INSTRUCTION[29] => Mux46.IN3
i_INSTRUCTION[29] => Mux47.IN3
i_INSTRUCTION[29] => Mux48.IN3
i_INSTRUCTION[29] => Mux49.IN3
i_INSTRUCTION[29] => Mux50.IN3
i_INSTRUCTION[29] => Mux51.IN3
i_INSTRUCTION[29] => Mux52.IN3
i_INSTRUCTION[29] => Mux53.IN3
i_INSTRUCTION[29] => Mux54.IN3
i_INSTRUCTION[29] => Mux55.IN3
i_INSTRUCTION[29] => Mux56.IN3
i_INSTRUCTION[29] => Mux57.IN3
i_INSTRUCTION[29] => Mux58.IN3
i_INSTRUCTION[29] => Mux59.IN3
i_INSTRUCTION[29] => Mux60.IN3
i_INSTRUCTION[29] => Mux61.IN3
i_INSTRUCTION[29] => Mux62.IN3
i_INSTRUCTION[29] => Mux63.IN3
i_INSTRUCTION[29] => Mux64.IN3
i_INSTRUCTION[29] => Mux65.IN3
i_INSTRUCTION[29] => Mux66.IN3
i_INSTRUCTION[29] => Mux67.IN3
i_INSTRUCTION[29] => Mux68.IN3
i_INSTRUCTION[29] => Mux69.IN3
i_INSTRUCTION[29] => Mux70.IN3
i_INSTRUCTION[29] => Mux71.IN3
i_INSTRUCTION[29] => Mux72.IN3
i_INSTRUCTION[29] => Mux73.IN3
i_INSTRUCTION[29] => Mux74.IN3
i_INSTRUCTION[29] => o_OPCODE[1]~reg0.DATAIN
i_INSTRUCTION[30] => Mux1.IN17
i_INSTRUCTION[30] => Mux2.IN17
i_INSTRUCTION[30] => Mux3.IN17
i_INSTRUCTION[30] => Mux5.IN17
i_INSTRUCTION[30] => Mux7.IN16
i_INSTRUCTION[30] => Mux8.IN16
i_INSTRUCTION[30] => Mux9.IN16
i_INSTRUCTION[30] => Mux10.IN16
i_INSTRUCTION[30] => Mux43.IN2
i_INSTRUCTION[30] => Mux44.IN2
i_INSTRUCTION[30] => Mux45.IN2
i_INSTRUCTION[30] => Mux46.IN2
i_INSTRUCTION[30] => Mux47.IN2
i_INSTRUCTION[30] => Mux48.IN2
i_INSTRUCTION[30] => Mux49.IN2
i_INSTRUCTION[30] => Mux50.IN2
i_INSTRUCTION[30] => Mux51.IN2
i_INSTRUCTION[30] => Mux52.IN2
i_INSTRUCTION[30] => Mux53.IN2
i_INSTRUCTION[30] => Mux54.IN2
i_INSTRUCTION[30] => Mux55.IN2
i_INSTRUCTION[30] => Mux56.IN2
i_INSTRUCTION[30] => Mux57.IN2
i_INSTRUCTION[30] => Mux58.IN2
i_INSTRUCTION[30] => Mux59.IN2
i_INSTRUCTION[30] => Mux60.IN2
i_INSTRUCTION[30] => Mux61.IN2
i_INSTRUCTION[30] => Mux62.IN2
i_INSTRUCTION[30] => Mux63.IN2
i_INSTRUCTION[30] => Mux64.IN2
i_INSTRUCTION[30] => Mux65.IN2
i_INSTRUCTION[30] => Mux66.IN2
i_INSTRUCTION[30] => Mux67.IN2
i_INSTRUCTION[30] => Mux68.IN2
i_INSTRUCTION[30] => Mux69.IN2
i_INSTRUCTION[30] => Mux70.IN2
i_INSTRUCTION[30] => Mux71.IN2
i_INSTRUCTION[30] => Mux72.IN2
i_INSTRUCTION[30] => Mux73.IN2
i_INSTRUCTION[30] => Mux74.IN2
i_INSTRUCTION[30] => o_OPCODE[2]~reg0.DATAIN
i_INSTRUCTION[31] => Mux1.IN16
i_INSTRUCTION[31] => Mux2.IN16
i_INSTRUCTION[31] => Mux3.IN16
i_INSTRUCTION[31] => Mux5.IN16
i_INSTRUCTION[31] => Mux7.IN15
i_INSTRUCTION[31] => Mux8.IN15
i_INSTRUCTION[31] => Mux9.IN15
i_INSTRUCTION[31] => Mux10.IN15
i_INSTRUCTION[31] => Mux43.IN1
i_INSTRUCTION[31] => Mux44.IN1
i_INSTRUCTION[31] => Mux45.IN1
i_INSTRUCTION[31] => Mux46.IN1
i_INSTRUCTION[31] => Mux47.IN1
i_INSTRUCTION[31] => Mux48.IN1
i_INSTRUCTION[31] => Mux49.IN1
i_INSTRUCTION[31] => Mux50.IN1
i_INSTRUCTION[31] => Mux51.IN1
i_INSTRUCTION[31] => Mux52.IN1
i_INSTRUCTION[31] => Mux53.IN1
i_INSTRUCTION[31] => Mux54.IN1
i_INSTRUCTION[31] => Mux55.IN1
i_INSTRUCTION[31] => Mux56.IN1
i_INSTRUCTION[31] => Mux57.IN1
i_INSTRUCTION[31] => Mux58.IN1
i_INSTRUCTION[31] => Mux59.IN1
i_INSTRUCTION[31] => Mux60.IN1
i_INSTRUCTION[31] => Mux61.IN1
i_INSTRUCTION[31] => Mux62.IN1
i_INSTRUCTION[31] => Mux63.IN1
i_INSTRUCTION[31] => Mux64.IN1
i_INSTRUCTION[31] => Mux65.IN1
i_INSTRUCTION[31] => Mux66.IN1
i_INSTRUCTION[31] => Mux67.IN1
i_INSTRUCTION[31] => Mux68.IN1
i_INSTRUCTION[31] => Mux69.IN1
i_INSTRUCTION[31] => Mux70.IN1
i_INSTRUCTION[31] => Mux71.IN1
i_INSTRUCTION[31] => Mux72.IN1
i_INSTRUCTION[31] => Mux73.IN1
i_INSTRUCTION[31] => Mux74.IN1
i_INSTRUCTION[31] => o_OPCODE[3]~reg0.DATAIN
o_OPCODE[0] <= o_OPCODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_OPCODE[1] <= o_OPCODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_OPCODE[2] <= o_OPCODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_OPCODE[3] <= o_OPCODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_A[0] <= o_REGISTER_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_A[1] <= o_REGISTER_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_A[2] <= o_REGISTER_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_A[3] <= o_REGISTER_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_A[4] <= o_REGISTER_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_B[0] <= o_REGISTER_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_B[1] <= o_REGISTER_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_B[2] <= o_REGISTER_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_B[3] <= o_REGISTER_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_B[4] <= o_REGISTER_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_C[0] <= o_REGISTER_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_C[1] <= o_REGISTER_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_C[2] <= o_REGISTER_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_C[3] <= o_REGISTER_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_C[4] <= o_REGISTER_C[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER_C_WRITE_ENABLE <= o_REGISTER_C_WRITE_ENABLE~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[0] <= o_DATA_IMM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[1] <= o_DATA_IMM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[2] <= o_DATA_IMM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[3] <= o_DATA_IMM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[4] <= o_DATA_IMM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[5] <= o_DATA_IMM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[6] <= o_DATA_IMM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_IMM[7] <= o_DATA_IMM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[0] <= o_Address_PROG[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[1] <= o_Address_PROG[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[2] <= o_Address_PROG[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[3] <= o_Address_PROG[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[4] <= o_Address_PROG[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[5] <= o_Address_PROG[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[6] <= o_Address_PROG[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[7] <= o_Address_PROG[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[8] <= o_Address_PROG[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_PROG[9] <= o_Address_PROG[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[0] <= o_Address_MEM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[1] <= o_Address_MEM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[2] <= o_Address_MEM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[3] <= o_Address_MEM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[4] <= o_Address_MEM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[5] <= o_Address_MEM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[6] <= o_Address_MEM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[7] <= o_Address_MEM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[8] <= o_Address_MEM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[9] <= o_Address_MEM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[10] <= o_Address_MEM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[11] <= o_Address_MEM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[12] <= o_Address_MEM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[13] <= o_Address_MEM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[14] <= o_Address_MEM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Address_MEM[15] <= o_Address_MEM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MEM_write_enable <= o_MEM_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_BRANCH_CONTROL[0] <= o_BRANCH_CONTROL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_BRANCH_CONTROL[1] <= o_BRANCH_CONTROL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_BRANCH_CONTROL[2] <= o_BRANCH_CONTROL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_Signed <= o_Signed~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_carry <= o_carry~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_SAVE_PC <= o_SAVE_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_IMM_enable <= o_IMM_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_select[0] <= o_BUS_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_BUS_select[1] <= o_BUS_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|control_unit:INST_control_unit
i_CLK => r_INTERRUPT_PC_set.CLK
i_CLK => r_INTERRUPT_ack.CLK
i_CLK => r_INTERRUPT_active.CLK
i_CLK => r_state[0].CLK
i_CLK => r_state[1].CLK
i_CLK => r_state[2].CLK
i_CLK => r_state[3].CLK
i_CLK => r_state[4].CLK
i_CLK => r_state[5].CLK
i_CLK => r_state[6].CLK
i_CLK => r_INTERRUPT_request.CLK
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_state.OUTPUTSELECT
i_RESET => r_INTERRUPT_active.OUTPUTSELECT
i_RESET => r_INTERRUPT_ack.OUTPUTSELECT
i_RESET => r_INTERRUPT_PC_set.OUTPUTSELECT
i_RESET => r_INTERRUPT_request.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_state.OUTPUTSELECT
i_HALT => r_INTERRUPT_active.OUTPUTSELECT
i_HALT => r_INTERRUPT_ack.OUTPUTSELECT
i_HALT => r_INTERRUPT_PC_set.OUTPUTSELECT
i_HALT => r_INTERRUPT_request.OUTPUTSELECT
i_OPCODE[0] => Equal0.IN1
i_OPCODE[0] => Equal1.IN3
i_OPCODE[1] => Equal0.IN0
i_OPCODE[1] => Equal1.IN2
i_OPCODE[2] => Equal0.IN3
i_OPCODE[2] => Equal1.IN0
i_OPCODE[3] => Equal0.IN2
i_OPCODE[3] => Equal1.IN1
i_MEM_state[0] => ~NO_FANOUT~
i_MEM_state[1] => Mux4.IN127
i_MEM_state[1] => Mux5.IN127
o_STATE[0] <= r_state[0].DB_MAX_OUTPUT_PORT_TYPE
o_STATE[1] <= r_state[1].DB_MAX_OUTPUT_PORT_TYPE
o_STATE[2] <= r_state[2].DB_MAX_OUTPUT_PORT_TYPE
o_STATE[3] <= r_state[3].DB_MAX_OUTPUT_PORT_TYPE
o_STATE[4] <= r_state[4].DB_MAX_OUTPUT_PORT_TYPE
o_STATE[5] <= r_state[5].DB_MAX_OUTPUT_PORT_TYPE
o_STATE[6] <= r_state[6].DB_MAX_OUTPUT_PORT_TYPE
i_INTERRUPT_request => process_0.IN0
i_INTERRUPT_enable => process_0.IN1
i_INTERRUPT_enable => r_INTERRUPT_active.OUTPUTSELECT
i_INTERRUPT_enable => r_INTERRUPT_ack.OUTPUTSELECT
i_INTERRUPT_enable => r_INTERRUPT_PC_set.OUTPUTSELECT
i_INTERRUPT_enable => r_state.OUTPUTSELECT
i_INTERRUPT_enable => r_state.OUTPUTSELECT
i_INTERRUPT_enable => r_INTERRUPT_request.OUTPUTSELECT
o_INTERRUPT_ack <= r_INTERRUPT_ack.DB_MAX_OUTPUT_PORT_TYPE
o_INTERRUPT_PC_set <= r_INTERRUPT_PC_set.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|register32x8:INST_GPR
i_GPR_clk => r_REGISTER~13.CLK
i_GPR_clk => r_REGISTER~0.CLK
i_GPR_clk => r_REGISTER~1.CLK
i_GPR_clk => r_REGISTER~2.CLK
i_GPR_clk => r_REGISTER~3.CLK
i_GPR_clk => r_REGISTER~4.CLK
i_GPR_clk => r_REGISTER~5.CLK
i_GPR_clk => r_REGISTER~6.CLK
i_GPR_clk => r_REGISTER~7.CLK
i_GPR_clk => r_REGISTER~8.CLK
i_GPR_clk => r_REGISTER~9.CLK
i_GPR_clk => r_REGISTER~10.CLK
i_GPR_clk => r_REGISTER~11.CLK
i_GPR_clk => r_REGISTER~12.CLK
i_GPR_clk => o_GPR_ALU_data_B[0]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[1]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[2]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[3]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[4]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[5]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[6]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_B[7]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[0]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[1]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[2]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[3]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[4]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[5]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[6]~reg0.CLK
i_GPR_clk => o_GPR_ALU_data_A[7]~reg0.CLK
i_GPR_clk => r_REGISTER.CLK0
i_GPR_enable => r_REGISTER.OUTPUTSELECT
i_GPR_enable => o_GPR_ALU_data_B[0]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[1]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[2]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[3]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[4]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[5]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[6]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_B[7]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[0]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[1]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[2]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[3]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[4]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[5]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[6]~reg0.ENA
i_GPR_enable => o_GPR_ALU_data_A[7]~reg0.ENA
i_GPR_address_A[0] => r_REGISTER.RADDR
i_GPR_address_A[1] => r_REGISTER.RADDR1
i_GPR_address_A[2] => r_REGISTER.RADDR2
i_GPR_address_A[3] => r_REGISTER.RADDR3
i_GPR_address_A[4] => r_REGISTER.RADDR4
i_GPR_address_B[0] => r_REGISTER.PORTBRADDR
i_GPR_address_B[1] => r_REGISTER.PORTBRADDR1
i_GPR_address_B[2] => r_REGISTER.PORTBRADDR2
i_GPR_address_B[3] => r_REGISTER.PORTBRADDR3
i_GPR_address_B[4] => r_REGISTER.PORTBRADDR4
o_GPR_ALU_data_A[0] <= o_GPR_ALU_data_A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[1] <= o_GPR_ALU_data_A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[2] <= o_GPR_ALU_data_A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[3] <= o_GPR_ALU_data_A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[4] <= o_GPR_ALU_data_A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[5] <= o_GPR_ALU_data_A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[6] <= o_GPR_ALU_data_A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_A[7] <= o_GPR_ALU_data_A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[0] <= o_GPR_ALU_data_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[1] <= o_GPR_ALU_data_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[2] <= o_GPR_ALU_data_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[3] <= o_GPR_ALU_data_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[4] <= o_GPR_ALU_data_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[5] <= o_GPR_ALU_data_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[6] <= o_GPR_ALU_data_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPR_ALU_data_B[7] <= o_GPR_ALU_data_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_GPR_data[0] => r_REGISTER~12.DATAIN
i_GPR_data[0] => r_REGISTER.DATAIN
i_GPR_data[1] => r_REGISTER~11.DATAIN
i_GPR_data[1] => r_REGISTER.DATAIN1
i_GPR_data[2] => r_REGISTER~10.DATAIN
i_GPR_data[2] => r_REGISTER.DATAIN2
i_GPR_data[3] => r_REGISTER~9.DATAIN
i_GPR_data[3] => r_REGISTER.DATAIN3
i_GPR_data[4] => r_REGISTER~8.DATAIN
i_GPR_data[4] => r_REGISTER.DATAIN4
i_GPR_data[5] => r_REGISTER~7.DATAIN
i_GPR_data[5] => r_REGISTER.DATAIN5
i_GPR_data[6] => r_REGISTER~6.DATAIN
i_GPR_data[6] => r_REGISTER.DATAIN6
i_GPR_data[7] => r_REGISTER~5.DATAIN
i_GPR_data[7] => r_REGISTER.DATAIN7
i_GPR_write_address[0] => r_REGISTER~4.DATAIN
i_GPR_write_address[0] => r_REGISTER.WADDR
i_GPR_write_address[1] => r_REGISTER~3.DATAIN
i_GPR_write_address[1] => r_REGISTER.WADDR1
i_GPR_write_address[2] => r_REGISTER~2.DATAIN
i_GPR_write_address[2] => r_REGISTER.WADDR2
i_GPR_write_address[3] => r_REGISTER~1.DATAIN
i_GPR_write_address[3] => r_REGISTER.WADDR3
i_GPR_write_address[4] => r_REGISTER~0.DATAIN
i_GPR_write_address[4] => r_REGISTER.WADDR4
i_GPR_write_enable => r_REGISTER.DATAB


|ifttt_top_level|cpu_core:INST_cpu_core|B_imm_multiplexer:INST_B_imm_multiplexer
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_B_imm_sel => o_DATA.OUTPUTSELECT
i_DATA_B[0] => o_DATA.DATAA
i_DATA_B[1] => o_DATA.DATAA
i_DATA_B[2] => o_DATA.DATAA
i_DATA_B[3] => o_DATA.DATAA
i_DATA_B[4] => o_DATA.DATAA
i_DATA_B[5] => o_DATA.DATAA
i_DATA_B[6] => o_DATA.DATAA
i_DATA_B[7] => o_DATA.DATAA
i_DATA_Imm[0] => o_DATA.DATAB
i_DATA_Imm[1] => o_DATA.DATAB
i_DATA_Imm[2] => o_DATA.DATAB
i_DATA_Imm[3] => o_DATA.DATAB
i_DATA_Imm[4] => o_DATA.DATAB
i_DATA_Imm[5] => o_DATA.DATAB
i_DATA_Imm[6] => o_DATA.DATAB
i_DATA_Imm[7] => o_DATA.DATAB
o_DATA[0] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[1] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[2] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[3] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[4] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[5] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[6] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE
o_DATA[7] <= o_DATA.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|ALU:INST_ALU
i_CLK => r_ALU_Result[0].CLK
i_CLK => r_ALU_Result[1].CLK
i_CLK => r_ALU_Result[2].CLK
i_CLK => r_ALU_Result[3].CLK
i_CLK => r_ALU_Result[4].CLK
i_CLK => r_ALU_Result[5].CLK
i_CLK => r_ALU_Result[6].CLK
i_CLK => r_ALU_Result[7].CLK
i_ENABLE => r_ALU_zero_flag.CLK
i_ENABLE => r_ALU_negative_flag.CLK
i_ENABLE => r_ALU_overflow_flag.CLK
i_ENABLE => r_ALU_carry_flag.CLK
i_ENABLE => tmp[8].CLK
i_ENABLE => r_ALU_Result[0].ENA
i_ENABLE => r_ALU_Result[1].ENA
i_ENABLE => r_ALU_Result[2].ENA
i_ENABLE => r_ALU_Result[3].ENA
i_ENABLE => r_ALU_Result[4].ENA
i_ENABLE => r_ALU_Result[5].ENA
i_ENABLE => r_ALU_Result[6].ENA
i_ENABLE => r_ALU_Result[7].ENA
i_ALU_A[0] => Add1.IN8
i_ALU_A[0] => Add2.IN16
i_ALU_A[0] => r_ALU_Result.IN0
i_ALU_A[0] => r_ALU_Result.IN0
i_ALU_A[0] => r_ALU_Result.IN0
i_ALU_A[0] => Equal0.IN7
i_ALU_A[0] => LessThan0.IN8
i_ALU_A[0] => LessThan1.IN8
i_ALU_A[0] => ShiftLeft0.IN8
i_ALU_A[0] => ShiftRight0.IN8
i_ALU_A[0] => Mux7.IN10
i_ALU_A[0] => Mux7.IN11
i_ALU_A[0] => ShiftLeft1.IN9
i_ALU_A[0] => Equal1.IN7
i_ALU_A[0] => r_ALU_Result.IN0
i_ALU_A[0] => Mux7.IN8
i_ALU_A[1] => Add1.IN7
i_ALU_A[1] => Add2.IN15
i_ALU_A[1] => r_ALU_Result.IN0
i_ALU_A[1] => r_ALU_Result.IN0
i_ALU_A[1] => r_ALU_Result.IN0
i_ALU_A[1] => Equal0.IN6
i_ALU_A[1] => LessThan0.IN7
i_ALU_A[1] => LessThan1.IN7
i_ALU_A[1] => ShiftLeft0.IN7
i_ALU_A[1] => ShiftRight0.IN7
i_ALU_A[1] => Mux6.IN10
i_ALU_A[1] => Mux6.IN11
i_ALU_A[1] => ShiftLeft1.IN8
i_ALU_A[1] => Equal1.IN6
i_ALU_A[1] => r_ALU_Result.IN0
i_ALU_A[1] => Mux6.IN8
i_ALU_A[2] => Add1.IN6
i_ALU_A[2] => Add2.IN14
i_ALU_A[2] => r_ALU_Result.IN0
i_ALU_A[2] => r_ALU_Result.IN0
i_ALU_A[2] => r_ALU_Result.IN0
i_ALU_A[2] => Equal0.IN5
i_ALU_A[2] => LessThan0.IN6
i_ALU_A[2] => LessThan1.IN6
i_ALU_A[2] => ShiftLeft0.IN6
i_ALU_A[2] => ShiftRight0.IN6
i_ALU_A[2] => Mux5.IN10
i_ALU_A[2] => Mux5.IN11
i_ALU_A[2] => ShiftLeft1.IN7
i_ALU_A[2] => Equal1.IN5
i_ALU_A[2] => r_ALU_Result.IN0
i_ALU_A[2] => Mux5.IN8
i_ALU_A[3] => Add1.IN5
i_ALU_A[3] => Add2.IN13
i_ALU_A[3] => r_ALU_Result.IN0
i_ALU_A[3] => r_ALU_Result.IN0
i_ALU_A[3] => r_ALU_Result.IN0
i_ALU_A[3] => Equal0.IN4
i_ALU_A[3] => LessThan0.IN5
i_ALU_A[3] => LessThan1.IN5
i_ALU_A[3] => ShiftLeft0.IN5
i_ALU_A[3] => ShiftRight0.IN5
i_ALU_A[3] => Mux4.IN10
i_ALU_A[3] => Mux4.IN11
i_ALU_A[3] => ShiftLeft1.IN6
i_ALU_A[3] => Equal1.IN4
i_ALU_A[3] => r_ALU_Result.IN0
i_ALU_A[3] => Mux4.IN8
i_ALU_A[4] => Add1.IN4
i_ALU_A[4] => Add2.IN12
i_ALU_A[4] => r_ALU_Result.IN0
i_ALU_A[4] => r_ALU_Result.IN0
i_ALU_A[4] => r_ALU_Result.IN0
i_ALU_A[4] => Equal0.IN3
i_ALU_A[4] => LessThan0.IN4
i_ALU_A[4] => LessThan1.IN4
i_ALU_A[4] => ShiftLeft0.IN4
i_ALU_A[4] => ShiftRight0.IN4
i_ALU_A[4] => Mux3.IN10
i_ALU_A[4] => Mux3.IN11
i_ALU_A[4] => ShiftLeft1.IN5
i_ALU_A[4] => Equal1.IN3
i_ALU_A[4] => r_ALU_Result.IN0
i_ALU_A[4] => Mux3.IN8
i_ALU_A[5] => Add1.IN3
i_ALU_A[5] => Add2.IN11
i_ALU_A[5] => r_ALU_Result.IN0
i_ALU_A[5] => r_ALU_Result.IN0
i_ALU_A[5] => r_ALU_Result.IN0
i_ALU_A[5] => Equal0.IN2
i_ALU_A[5] => LessThan0.IN3
i_ALU_A[5] => LessThan1.IN3
i_ALU_A[5] => ShiftLeft0.IN3
i_ALU_A[5] => ShiftRight0.IN3
i_ALU_A[5] => Mux2.IN10
i_ALU_A[5] => Mux2.IN11
i_ALU_A[5] => ShiftLeft1.IN4
i_ALU_A[5] => Equal1.IN2
i_ALU_A[5] => r_ALU_Result.IN0
i_ALU_A[5] => Mux2.IN8
i_ALU_A[6] => Add1.IN2
i_ALU_A[6] => Add2.IN10
i_ALU_A[6] => r_ALU_Result.IN0
i_ALU_A[6] => r_ALU_Result.IN0
i_ALU_A[6] => r_ALU_Result.IN0
i_ALU_A[6] => Equal0.IN1
i_ALU_A[6] => LessThan0.IN2
i_ALU_A[6] => LessThan1.IN2
i_ALU_A[6] => ShiftLeft0.IN2
i_ALU_A[6] => ShiftRight0.IN2
i_ALU_A[6] => Mux1.IN10
i_ALU_A[6] => Mux1.IN11
i_ALU_A[6] => ShiftLeft1.IN3
i_ALU_A[6] => Equal1.IN1
i_ALU_A[6] => r_ALU_Result.IN0
i_ALU_A[6] => Mux1.IN8
i_ALU_A[7] => Add1.IN1
i_ALU_A[7] => Add2.IN9
i_ALU_A[7] => r_ALU_Result.IN0
i_ALU_A[7] => r_ALU_Result.IN0
i_ALU_A[7] => r_ALU_Result.IN0
i_ALU_A[7] => Equal0.IN0
i_ALU_A[7] => LessThan0.IN1
i_ALU_A[7] => LessThan1.IN1
i_ALU_A[7] => ShiftLeft0.IN1
i_ALU_A[7] => ShiftRight0.IN1
i_ALU_A[7] => Mux0.IN10
i_ALU_A[7] => Mux0.IN11
i_ALU_A[7] => ShiftLeft1.IN2
i_ALU_A[7] => process_0.IN0
i_ALU_A[7] => process_0.IN1
i_ALU_A[7] => Equal1.IN0
i_ALU_A[7] => r_ALU_Result.IN0
i_ALU_A[7] => Mux0.IN8
i_ALU_B[0] => Add1.IN16
i_ALU_B[0] => r_ALU_Result.IN1
i_ALU_B[0] => r_ALU_Result.IN1
i_ALU_B[0] => r_ALU_Result.IN1
i_ALU_B[0] => Equal0.IN15
i_ALU_B[0] => LessThan0.IN16
i_ALU_B[0] => LessThan1.IN16
i_ALU_B[0] => ShiftLeft0.IN16
i_ALU_B[0] => ShiftRight0.IN16
i_ALU_B[0] => r_ALU_Result.IN1
i_ALU_B[0] => Mux7.IN12
i_ALU_B[0] => ShiftLeft1.IN17
i_ALU_B[0] => Add2.IN8
i_ALU_B[0] => Equal2.IN7
i_ALU_B[1] => Add1.IN15
i_ALU_B[1] => r_ALU_Result.IN1
i_ALU_B[1] => r_ALU_Result.IN1
i_ALU_B[1] => r_ALU_Result.IN1
i_ALU_B[1] => Equal0.IN14
i_ALU_B[1] => LessThan0.IN15
i_ALU_B[1] => LessThan1.IN15
i_ALU_B[1] => ShiftLeft0.IN15
i_ALU_B[1] => ShiftRight0.IN15
i_ALU_B[1] => r_ALU_Result.IN1
i_ALU_B[1] => Mux6.IN12
i_ALU_B[1] => ShiftLeft1.IN16
i_ALU_B[1] => Add2.IN7
i_ALU_B[1] => Equal2.IN6
i_ALU_B[2] => Add1.IN14
i_ALU_B[2] => r_ALU_Result.IN1
i_ALU_B[2] => r_ALU_Result.IN1
i_ALU_B[2] => r_ALU_Result.IN1
i_ALU_B[2] => Equal0.IN13
i_ALU_B[2] => LessThan0.IN14
i_ALU_B[2] => LessThan1.IN14
i_ALU_B[2] => ShiftLeft0.IN14
i_ALU_B[2] => ShiftRight0.IN14
i_ALU_B[2] => r_ALU_Result.IN1
i_ALU_B[2] => Mux5.IN12
i_ALU_B[2] => ShiftLeft1.IN15
i_ALU_B[2] => Add2.IN6
i_ALU_B[2] => Equal2.IN5
i_ALU_B[3] => Add1.IN13
i_ALU_B[3] => r_ALU_Result.IN1
i_ALU_B[3] => r_ALU_Result.IN1
i_ALU_B[3] => r_ALU_Result.IN1
i_ALU_B[3] => Equal0.IN12
i_ALU_B[3] => LessThan0.IN13
i_ALU_B[3] => LessThan1.IN13
i_ALU_B[3] => ShiftLeft0.IN13
i_ALU_B[3] => ShiftRight0.IN13
i_ALU_B[3] => r_ALU_Result.IN1
i_ALU_B[3] => Mux4.IN12
i_ALU_B[3] => ShiftLeft1.IN14
i_ALU_B[3] => Add2.IN5
i_ALU_B[3] => Equal2.IN4
i_ALU_B[4] => Add1.IN12
i_ALU_B[4] => r_ALU_Result.IN1
i_ALU_B[4] => r_ALU_Result.IN1
i_ALU_B[4] => r_ALU_Result.IN1
i_ALU_B[4] => Equal0.IN11
i_ALU_B[4] => LessThan0.IN12
i_ALU_B[4] => LessThan1.IN12
i_ALU_B[4] => ShiftLeft0.IN12
i_ALU_B[4] => ShiftRight0.IN12
i_ALU_B[4] => r_ALU_Result.IN1
i_ALU_B[4] => Mux3.IN12
i_ALU_B[4] => ShiftLeft1.IN13
i_ALU_B[4] => Add2.IN4
i_ALU_B[4] => Equal2.IN3
i_ALU_B[5] => Add1.IN11
i_ALU_B[5] => r_ALU_Result.IN1
i_ALU_B[5] => r_ALU_Result.IN1
i_ALU_B[5] => r_ALU_Result.IN1
i_ALU_B[5] => Equal0.IN10
i_ALU_B[5] => LessThan0.IN11
i_ALU_B[5] => LessThan1.IN11
i_ALU_B[5] => ShiftLeft0.IN11
i_ALU_B[5] => ShiftRight0.IN11
i_ALU_B[5] => r_ALU_Result.IN1
i_ALU_B[5] => Mux2.IN12
i_ALU_B[5] => ShiftLeft1.IN12
i_ALU_B[5] => Add2.IN3
i_ALU_B[5] => Equal2.IN2
i_ALU_B[6] => Add1.IN10
i_ALU_B[6] => r_ALU_Result.IN1
i_ALU_B[6] => r_ALU_Result.IN1
i_ALU_B[6] => r_ALU_Result.IN1
i_ALU_B[6] => Equal0.IN9
i_ALU_B[6] => LessThan0.IN10
i_ALU_B[6] => LessThan1.IN10
i_ALU_B[6] => ShiftLeft0.IN10
i_ALU_B[6] => ShiftRight0.IN10
i_ALU_B[6] => r_ALU_Result.IN1
i_ALU_B[6] => Mux1.IN12
i_ALU_B[6] => ShiftLeft1.IN11
i_ALU_B[6] => Add2.IN2
i_ALU_B[6] => Equal2.IN1
i_ALU_B[7] => Add1.IN9
i_ALU_B[7] => r_ALU_Result.IN1
i_ALU_B[7] => r_ALU_Result.IN1
i_ALU_B[7] => r_ALU_Result.IN1
i_ALU_B[7] => Equal0.IN8
i_ALU_B[7] => LessThan0.IN9
i_ALU_B[7] => LessThan1.IN9
i_ALU_B[7] => ShiftLeft0.IN9
i_ALU_B[7] => ShiftRight0.IN9
i_ALU_B[7] => r_ALU_Result.IN1
i_ALU_B[7] => Mux0.IN12
i_ALU_B[7] => ShiftLeft1.IN10
i_ALU_B[7] => process_0.IN1
i_ALU_B[7] => Add2.IN1
i_ALU_B[7] => Equal2.IN0
i_ALU_sel[0] => Mux0.IN16
i_ALU_sel[0] => Mux1.IN16
i_ALU_sel[0] => Mux2.IN16
i_ALU_sel[0] => Mux3.IN16
i_ALU_sel[0] => Mux4.IN16
i_ALU_sel[0] => Mux5.IN16
i_ALU_sel[0] => Mux6.IN16
i_ALU_sel[0] => Mux7.IN16
i_ALU_sel[0] => Mux8.IN5
i_ALU_sel[0] => Mux9.IN16
i_ALU_sel[0] => Mux10.IN18
i_ALU_sel[0] => Mux11.IN18
i_ALU_sel[1] => Mux0.IN15
i_ALU_sel[1] => Mux1.IN15
i_ALU_sel[1] => Mux2.IN15
i_ALU_sel[1] => Mux3.IN15
i_ALU_sel[1] => Mux4.IN15
i_ALU_sel[1] => Mux5.IN15
i_ALU_sel[1] => Mux6.IN15
i_ALU_sel[1] => Mux7.IN15
i_ALU_sel[1] => Mux8.IN4
i_ALU_sel[1] => Mux9.IN15
i_ALU_sel[1] => Mux10.IN17
i_ALU_sel[1] => Mux11.IN17
i_ALU_sel[2] => Mux0.IN14
i_ALU_sel[2] => Mux1.IN14
i_ALU_sel[2] => Mux2.IN14
i_ALU_sel[2] => Mux3.IN14
i_ALU_sel[2] => Mux4.IN14
i_ALU_sel[2] => Mux5.IN14
i_ALU_sel[2] => Mux6.IN14
i_ALU_sel[2] => Mux7.IN14
i_ALU_sel[2] => Mux8.IN3
i_ALU_sel[2] => Mux9.IN14
i_ALU_sel[2] => Mux10.IN16
i_ALU_sel[2] => Mux11.IN16
i_ALU_sel[3] => Mux0.IN13
i_ALU_sel[3] => Mux1.IN13
i_ALU_sel[3] => Mux2.IN13
i_ALU_sel[3] => Mux3.IN13
i_ALU_sel[3] => Mux4.IN13
i_ALU_sel[3] => Mux5.IN13
i_ALU_sel[3] => Mux6.IN13
i_ALU_sel[3] => Mux7.IN13
i_ALU_sel[3] => Mux8.IN2
i_ALU_sel[3] => Mux9.IN13
i_ALU_sel[3] => Mux10.IN15
i_ALU_sel[3] => Mux11.IN15
i_ALU_signed => r_ALU_negative_flag.OUTPUTSELECT
i_ALU_signed => r_ALU_negative_flag.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
i_ALU_carry => r_ALU_Result.OUTPUTSELECT
o_ALU_out[0] <= r_ALU_Result[0].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[1] <= r_ALU_Result[1].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[2] <= r_ALU_Result[2].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[3] <= r_ALU_Result[3].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[4] <= r_ALU_Result[4].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[5] <= r_ALU_Result[5].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[6] <= r_ALU_Result[6].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_out[7] <= r_ALU_Result[7].DB_MAX_OUTPUT_PORT_TYPE
o_ALU_carry_flag <= r_ALU_carry_flag.DB_MAX_OUTPUT_PORT_TYPE
o_ALU_overflow_flag <= r_ALU_overflow_flag.DB_MAX_OUTPUT_PORT_TYPE
o_ALU_negative_flag <= r_ALU_negative_flag.DB_MAX_OUTPUT_PORT_TYPE
o_ALU_zero_flag <= r_ALU_zero_flag.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|data_bus:INST_data_bus
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_MEMORY.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[0] => o_REGISTER.OUTPUTSELECT
i_SELECT[1] => w_INPUT[7].OUTPUTSELECT
i_SELECT[1] => w_INPUT[6].OUTPUTSELECT
i_SELECT[1] => w_INPUT[5].OUTPUTSELECT
i_SELECT[1] => w_INPUT[4].OUTPUTSELECT
i_SELECT[1] => w_INPUT[3].OUTPUTSELECT
i_SELECT[1] => w_INPUT[2].OUTPUTSELECT
i_SELECT[1] => w_INPUT[1].OUTPUTSELECT
i_SELECT[1] => w_INPUT[0].OUTPUTSELECT
i_MEMORY[0] => w_INPUT[0].DATAB
i_MEMORY[1] => w_INPUT[1].DATAB
i_MEMORY[2] => w_INPUT[2].DATAB
i_MEMORY[3] => w_INPUT[3].DATAB
i_MEMORY[4] => w_INPUT[4].DATAB
i_MEMORY[5] => w_INPUT[5].DATAB
i_MEMORY[6] => w_INPUT[6].DATAB
i_MEMORY[7] => w_INPUT[7].DATAB
i_ALU[0] => w_INPUT[0].DATAA
i_ALU[1] => w_INPUT[1].DATAA
i_ALU[2] => w_INPUT[2].DATAA
i_ALU[3] => w_INPUT[3].DATAA
i_ALU[4] => w_INPUT[4].DATAA
i_ALU[5] => w_INPUT[5].DATAA
i_ALU[6] => w_INPUT[6].DATAA
i_ALU[7] => w_INPUT[7].DATAA
o_MEMORY[0] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[1] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[2] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[3] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[4] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[5] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[6] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_MEMORY[7] <= o_MEMORY.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[0] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[1] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[2] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[3] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[4] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[5] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[6] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE
o_REGISTER[7] <= o_REGISTER.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|MEMORY_CONTROL:INST_MEMORY_CONTROL
i_MC_clk => o_MC_I2C_data[0]~reg0.CLK
i_MC_clk => o_MC_I2C_data[1]~reg0.CLK
i_MC_clk => o_MC_I2C_data[2]~reg0.CLK
i_MC_clk => o_MC_I2C_data[3]~reg0.CLK
i_MC_clk => o_MC_I2C_data[4]~reg0.CLK
i_MC_clk => o_MC_I2C_data[5]~reg0.CLK
i_MC_clk => o_MC_I2C_data[6]~reg0.CLK
i_MC_clk => o_MC_I2C_data[7]~reg0.CLK
i_MC_clk => o_MC_I2C_address[0]~reg0.CLK
i_MC_clk => o_MC_I2C_address[1]~reg0.CLK
i_MC_clk => o_MC_I2C_address[2]~reg0.CLK
i_MC_clk => o_MC_I2C_address[3]~reg0.CLK
i_MC_clk => o_MC_I2c_write_enable~reg0.CLK
i_MC_clk => o_MC_GPIO_data[0]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[1]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[2]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[3]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[4]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[5]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[6]~reg0.CLK
i_MC_clk => o_MC_GPIO_data[7]~reg0.CLK
i_MC_clk => o_MC_GPIO_address[0]~reg0.CLK
i_MC_clk => o_MC_GPIO_address[1]~reg0.CLK
i_MC_clk => o_MC_GPIO_address[2]~reg0.CLK
i_MC_clk => o_MC_GPIO_address[3]~reg0.CLK
i_MC_clk => o_MC_GPIO_write_enable~reg0.CLK
i_MC_clk => o_MC_MUX_data[0]~reg0.CLK
i_MC_clk => o_MC_MUX_data[1]~reg0.CLK
i_MC_clk => o_MC_MUX_data[2]~reg0.CLK
i_MC_clk => o_MC_MUX_data[3]~reg0.CLK
i_MC_clk => o_MC_MUX_data[4]~reg0.CLK
i_MC_clk => o_MC_MUX_data[5]~reg0.CLK
i_MC_clk => o_MC_MUX_data[6]~reg0.CLK
i_MC_clk => o_MC_MUX_data[7]~reg0.CLK
i_MC_clk => o_MC_RAM_data[0]~reg0.CLK
i_MC_clk => o_MC_RAM_data[1]~reg0.CLK
i_MC_clk => o_MC_RAM_data[2]~reg0.CLK
i_MC_clk => o_MC_RAM_data[3]~reg0.CLK
i_MC_clk => o_MC_RAM_data[4]~reg0.CLK
i_MC_clk => o_MC_RAM_data[5]~reg0.CLK
i_MC_clk => o_MC_RAM_data[6]~reg0.CLK
i_MC_clk => o_MC_RAM_data[7]~reg0.CLK
i_MC_clk => o_MC_RAM_address[0]~reg0.CLK
i_MC_clk => o_MC_RAM_address[1]~reg0.CLK
i_MC_clk => o_MC_RAM_address[2]~reg0.CLK
i_MC_clk => o_MC_RAM_address[3]~reg0.CLK
i_MC_clk => o_MC_RAM_address[4]~reg0.CLK
i_MC_clk => o_MC_RAM_address[5]~reg0.CLK
i_MC_clk => o_MC_RAM_address[6]~reg0.CLK
i_MC_clk => o_MC_RAM_address[7]~reg0.CLK
i_MC_clk => o_MC_RAM_address[8]~reg0.CLK
i_MC_clk => o_MC_RAM_address[9]~reg0.CLK
i_MC_clk => o_MC_RAM_address[10]~reg0.CLK
i_MC_clk => o_MC_RAM_address[11]~reg0.CLK
i_MC_clk => o_MC_RAM_address[12]~reg0.CLK
i_MC_clk => o_MC_RAM_address[13]~reg0.CLK
i_MC_clk => o_MC_RAM_write_enable~reg0.CLK
i_MC_clk => r_MEM_state[0].CLK
i_MC_clk => r_MEM_state[1].CLK
i_MC_address[0] => Mux14.IN2
i_MC_address[0] => Mux37.IN2
i_MC_address[0] => Mux50.IN2
i_MC_address[1] => Mux13.IN2
i_MC_address[1] => Mux36.IN2
i_MC_address[1] => Mux49.IN2
i_MC_address[2] => Mux12.IN2
i_MC_address[2] => Mux35.IN2
i_MC_address[2] => Mux48.IN2
i_MC_address[3] => Mux11.IN2
i_MC_address[3] => Mux34.IN2
i_MC_address[3] => Mux47.IN2
i_MC_address[4] => Mux10.IN2
i_MC_address[5] => Mux9.IN2
i_MC_address[6] => Mux8.IN2
i_MC_address[7] => Mux7.IN2
i_MC_address[8] => Mux6.IN2
i_MC_address[9] => Mux5.IN2
i_MC_address[10] => Mux4.IN2
i_MC_address[11] => Mux3.IN2
i_MC_address[12] => Mux2.IN2
i_MC_address[13] => Mux1.IN2
i_MC_address[14] => Mux0.IN1
i_MC_address[14] => Mux1.IN1
i_MC_address[14] => Mux2.IN1
i_MC_address[14] => Mux3.IN1
i_MC_address[14] => Mux4.IN1
i_MC_address[14] => Mux5.IN1
i_MC_address[14] => Mux6.IN1
i_MC_address[14] => Mux7.IN1
i_MC_address[14] => Mux8.IN1
i_MC_address[14] => Mux9.IN1
i_MC_address[14] => Mux10.IN1
i_MC_address[14] => Mux11.IN1
i_MC_address[14] => Mux12.IN1
i_MC_address[14] => Mux13.IN1
i_MC_address[14] => Mux14.IN1
i_MC_address[14] => Mux15.IN2
i_MC_address[14] => Mux16.IN2
i_MC_address[14] => Mux17.IN2
i_MC_address[14] => Mux18.IN2
i_MC_address[14] => Mux19.IN2
i_MC_address[14] => Mux20.IN2
i_MC_address[14] => Mux21.IN2
i_MC_address[14] => Mux22.IN2
i_MC_address[14] => Mux23.IN5
i_MC_address[14] => Mux24.IN5
i_MC_address[14] => Mux25.IN5
i_MC_address[14] => Mux26.IN5
i_MC_address[14] => Mux27.IN5
i_MC_address[14] => Mux28.IN5
i_MC_address[14] => Mux29.IN5
i_MC_address[14] => Mux30.IN5
i_MC_address[14] => Mux31.IN4
i_MC_address[14] => Mux32.IN4
i_MC_address[14] => Mux33.IN1
i_MC_address[14] => Mux34.IN1
i_MC_address[14] => Mux35.IN1
i_MC_address[14] => Mux36.IN1
i_MC_address[14] => Mux37.IN1
i_MC_address[14] => Mux38.IN2
i_MC_address[14] => Mux39.IN2
i_MC_address[14] => Mux40.IN2
i_MC_address[14] => Mux41.IN2
i_MC_address[14] => Mux42.IN2
i_MC_address[14] => Mux43.IN2
i_MC_address[14] => Mux44.IN2
i_MC_address[14] => Mux45.IN2
i_MC_address[14] => Mux46.IN1
i_MC_address[14] => Mux47.IN1
i_MC_address[14] => Mux48.IN1
i_MC_address[14] => Mux49.IN1
i_MC_address[14] => Mux50.IN1
i_MC_address[14] => Mux51.IN2
i_MC_address[14] => Mux52.IN2
i_MC_address[14] => Mux53.IN2
i_MC_address[14] => Mux54.IN2
i_MC_address[14] => Mux55.IN2
i_MC_address[14] => Mux56.IN2
i_MC_address[14] => Mux57.IN2
i_MC_address[14] => Mux58.IN2
i_MC_address[15] => Mux0.IN0
i_MC_address[15] => Mux1.IN0
i_MC_address[15] => Mux2.IN0
i_MC_address[15] => Mux3.IN0
i_MC_address[15] => Mux4.IN0
i_MC_address[15] => Mux5.IN0
i_MC_address[15] => Mux6.IN0
i_MC_address[15] => Mux7.IN0
i_MC_address[15] => Mux8.IN0
i_MC_address[15] => Mux9.IN0
i_MC_address[15] => Mux10.IN0
i_MC_address[15] => Mux11.IN0
i_MC_address[15] => Mux12.IN0
i_MC_address[15] => Mux13.IN0
i_MC_address[15] => Mux14.IN0
i_MC_address[15] => Mux15.IN1
i_MC_address[15] => Mux16.IN1
i_MC_address[15] => Mux17.IN1
i_MC_address[15] => Mux18.IN1
i_MC_address[15] => Mux19.IN1
i_MC_address[15] => Mux20.IN1
i_MC_address[15] => Mux21.IN1
i_MC_address[15] => Mux22.IN1
i_MC_address[15] => Mux23.IN4
i_MC_address[15] => Mux24.IN4
i_MC_address[15] => Mux25.IN4
i_MC_address[15] => Mux26.IN4
i_MC_address[15] => Mux27.IN4
i_MC_address[15] => Mux28.IN4
i_MC_address[15] => Mux29.IN4
i_MC_address[15] => Mux30.IN4
i_MC_address[15] => Mux31.IN3
i_MC_address[15] => Mux32.IN3
i_MC_address[15] => Mux33.IN0
i_MC_address[15] => Mux34.IN0
i_MC_address[15] => Mux35.IN0
i_MC_address[15] => Mux36.IN0
i_MC_address[15] => Mux37.IN0
i_MC_address[15] => Mux38.IN1
i_MC_address[15] => Mux39.IN1
i_MC_address[15] => Mux40.IN1
i_MC_address[15] => Mux41.IN1
i_MC_address[15] => Mux42.IN1
i_MC_address[15] => Mux43.IN1
i_MC_address[15] => Mux44.IN1
i_MC_address[15] => Mux45.IN1
i_MC_address[15] => Mux46.IN0
i_MC_address[15] => Mux47.IN0
i_MC_address[15] => Mux48.IN0
i_MC_address[15] => Mux49.IN0
i_MC_address[15] => Mux50.IN0
i_MC_address[15] => Mux51.IN1
i_MC_address[15] => Mux52.IN1
i_MC_address[15] => Mux53.IN1
i_MC_address[15] => Mux54.IN1
i_MC_address[15] => Mux55.IN1
i_MC_address[15] => Mux56.IN1
i_MC_address[15] => Mux57.IN1
i_MC_address[15] => Mux58.IN1
i_MC_data[0] => o_MC_RAM_data.DATAB
i_MC_data[0] => o_MC_GPIO_data.DATAB
i_MC_data[0] => o_MC_I2C_data.DATAB
i_MC_data[1] => o_MC_RAM_data.DATAB
i_MC_data[1] => o_MC_GPIO_data.DATAB
i_MC_data[1] => o_MC_I2C_data.DATAB
i_MC_data[2] => o_MC_RAM_data.DATAB
i_MC_data[2] => o_MC_GPIO_data.DATAB
i_MC_data[2] => o_MC_I2C_data.DATAB
i_MC_data[3] => o_MC_RAM_data.DATAB
i_MC_data[3] => o_MC_GPIO_data.DATAB
i_MC_data[3] => o_MC_I2C_data.DATAB
i_MC_data[4] => o_MC_RAM_data.DATAB
i_MC_data[4] => o_MC_GPIO_data.DATAB
i_MC_data[4] => o_MC_I2C_data.DATAB
i_MC_data[5] => o_MC_RAM_data.DATAB
i_MC_data[5] => o_MC_GPIO_data.DATAB
i_MC_data[5] => o_MC_I2C_data.DATAB
i_MC_data[6] => o_MC_RAM_data.DATAB
i_MC_data[6] => o_MC_GPIO_data.DATAB
i_MC_data[6] => o_MC_I2C_data.DATAB
i_MC_data[7] => o_MC_RAM_data.DATAB
i_MC_data[7] => o_MC_GPIO_data.DATAB
i_MC_data[7] => o_MC_I2C_data.DATAB
i_MC_enable => r_MEM_state.OUTPUTSELECT
i_MC_enable => r_MEM_state.OUTPUTSELECT
i_MC_enable => r_MEM_state.OUTPUTSELECT
i_MC_enable => r_MEM_state.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_RAM_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_GPIO_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_I2C_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => o_MC_MUX_data.OUTPUTSELECT
i_MC_write_enable => Mux0.IN2
i_MC_write_enable => Mux33.IN2
i_MC_write_enable => Mux46.IN2
o_MC_MUX_data[0] <= o_MC_MUX_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[1] <= o_MC_MUX_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[2] <= o_MC_MUX_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[3] <= o_MC_MUX_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[4] <= o_MC_MUX_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[5] <= o_MC_MUX_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[6] <= o_MC_MUX_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MUX_data[7] <= o_MC_MUX_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_MEM_state[0] <= r_MEM_state[0].DB_MAX_OUTPUT_PORT_TYPE
o_MC_MEM_state[1] <= r_MEM_state[1].DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[0] <= o_MC_RAM_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[1] <= o_MC_RAM_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[2] <= o_MC_RAM_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[3] <= o_MC_RAM_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[4] <= o_MC_RAM_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[5] <= o_MC_RAM_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[6] <= o_MC_RAM_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[7] <= o_MC_RAM_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[8] <= o_MC_RAM_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[9] <= o_MC_RAM_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[10] <= o_MC_RAM_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[11] <= o_MC_RAM_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[12] <= o_MC_RAM_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_address[13] <= o_MC_RAM_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_MC_RAM_data[0] => o_MC_MUX_data.DATAA
i_MC_RAM_data[1] => o_MC_MUX_data.DATAA
i_MC_RAM_data[2] => o_MC_MUX_data.DATAA
i_MC_RAM_data[3] => o_MC_MUX_data.DATAA
i_MC_RAM_data[4] => o_MC_MUX_data.DATAA
i_MC_RAM_data[5] => o_MC_MUX_data.DATAA
i_MC_RAM_data[6] => o_MC_MUX_data.DATAA
i_MC_RAM_data[7] => o_MC_MUX_data.DATAA
o_MC_RAM_data[0] <= o_MC_RAM_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[1] <= o_MC_RAM_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[2] <= o_MC_RAM_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[3] <= o_MC_RAM_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[4] <= o_MC_RAM_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[5] <= o_MC_RAM_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[6] <= o_MC_RAM_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_data[7] <= o_MC_RAM_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_RAM_write_enable <= o_MC_RAM_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_address[0] <= o_MC_GPIO_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_address[1] <= o_MC_GPIO_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_address[2] <= o_MC_GPIO_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_address[3] <= o_MC_GPIO_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_MC_GPIO_data[0] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[1] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[2] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[3] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[4] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[5] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[6] => o_MC_MUX_data.DATAA
i_MC_GPIO_data[7] => o_MC_MUX_data.DATAA
o_MC_GPIO_data[0] <= o_MC_GPIO_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[1] <= o_MC_GPIO_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[2] <= o_MC_GPIO_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[3] <= o_MC_GPIO_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[4] <= o_MC_GPIO_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[5] <= o_MC_GPIO_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[6] <= o_MC_GPIO_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_data[7] <= o_MC_GPIO_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_GPIO_write_enable <= o_MC_GPIO_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_address[0] <= o_MC_I2C_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_address[1] <= o_MC_I2C_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_address[2] <= o_MC_I2C_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_address[3] <= o_MC_I2C_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_MC_I2C_data[0] => o_MC_MUX_data.DATAA
i_MC_I2C_data[1] => o_MC_MUX_data.DATAA
i_MC_I2C_data[2] => o_MC_MUX_data.DATAA
i_MC_I2C_data[3] => o_MC_MUX_data.DATAA
i_MC_I2C_data[4] => o_MC_MUX_data.DATAA
i_MC_I2C_data[5] => o_MC_MUX_data.DATAA
i_MC_I2C_data[6] => o_MC_MUX_data.DATAA
i_MC_I2C_data[7] => o_MC_MUX_data.DATAA
i_MC_I2C_busy => ~NO_FANOUT~
o_MC_I2C_data[0] <= o_MC_I2C_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[1] <= o_MC_I2C_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[2] <= o_MC_I2C_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[3] <= o_MC_I2C_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[4] <= o_MC_I2C_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[5] <= o_MC_I2C_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[6] <= o_MC_I2C_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2C_data[7] <= o_MC_I2C_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_MC_I2c_write_enable <= o_MC_I2c_write_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|branch_control:INST_branch_control
i_CLK => r_PC_ADDRESS[0].CLK
i_CLK => r_PC_ADDRESS[1].CLK
i_CLK => r_PC_ADDRESS[2].CLK
i_CLK => r_PC_ADDRESS[3].CLK
i_CLK => r_PC_ADDRESS[4].CLK
i_CLK => r_PC_ADDRESS[5].CLK
i_CLK => r_PC_ADDRESS[6].CLK
i_CLK => r_PC_ADDRESS[7].CLK
i_CLK => r_PC_ADDRESS[8].CLK
i_CLK => r_PC_ADDRESS[9].CLK
i_CLK => o_PC_LOAD~reg0.CLK
i_CLK => o_ADDRESS[0]~reg0.CLK
i_CLK => o_ADDRESS[1]~reg0.CLK
i_CLK => o_ADDRESS[2]~reg0.CLK
i_CLK => o_ADDRESS[3]~reg0.CLK
i_CLK => o_ADDRESS[4]~reg0.CLK
i_CLK => o_ADDRESS[5]~reg0.CLK
i_CLK => o_ADDRESS[6]~reg0.CLK
i_CLK => o_ADDRESS[7]~reg0.CLK
i_CLK => o_ADDRESS[8]~reg0.CLK
i_CLK => o_ADDRESS[9]~reg0.CLK
i_CLK => r_INTERRUPT_enable.CLK
i_CLK => r_INTERRUPT_set.CLK
i_PC_REG_ENABLE => process_0.IN0
i_BRANCH_CONTROL[0] => Mux0.IN2
i_BRANCH_CONTROL[0] => Mux1.IN2
i_BRANCH_CONTROL[0] => Mux2.IN2
i_BRANCH_CONTROL[0] => Mux3.IN2
i_BRANCH_CONTROL[0] => Mux4.IN2
i_BRANCH_CONTROL[0] => Mux5.IN2
i_BRANCH_CONTROL[0] => Mux6.IN2
i_BRANCH_CONTROL[0] => Mux7.IN2
i_BRANCH_CONTROL[0] => Mux8.IN2
i_BRANCH_CONTROL[0] => Mux9.IN2
i_BRANCH_CONTROL[0] => Mux10.IN6
i_BRANCH_CONTROL[0] => Mux11.IN3
i_BRANCH_CONTROL[0] => Mux12.IN3
i_BRANCH_CONTROL[0] => Mux13.IN3
i_BRANCH_CONTROL[0] => Mux14.IN3
i_BRANCH_CONTROL[0] => Mux15.IN3
i_BRANCH_CONTROL[0] => Mux16.IN3
i_BRANCH_CONTROL[0] => Mux17.IN3
i_BRANCH_CONTROL[0] => Mux18.IN3
i_BRANCH_CONTROL[0] => Mux19.IN3
i_BRANCH_CONTROL[0] => Mux20.IN3
i_BRANCH_CONTROL[0] => Mux21.IN3
i_BRANCH_CONTROL[1] => Mux0.IN1
i_BRANCH_CONTROL[1] => Mux1.IN1
i_BRANCH_CONTROL[1] => Mux2.IN1
i_BRANCH_CONTROL[1] => Mux3.IN1
i_BRANCH_CONTROL[1] => Mux4.IN1
i_BRANCH_CONTROL[1] => Mux5.IN1
i_BRANCH_CONTROL[1] => Mux6.IN1
i_BRANCH_CONTROL[1] => Mux7.IN1
i_BRANCH_CONTROL[1] => Mux8.IN1
i_BRANCH_CONTROL[1] => Mux9.IN1
i_BRANCH_CONTROL[1] => Mux10.IN5
i_BRANCH_CONTROL[1] => Mux11.IN2
i_BRANCH_CONTROL[1] => Mux12.IN2
i_BRANCH_CONTROL[1] => Mux13.IN2
i_BRANCH_CONTROL[1] => Mux14.IN2
i_BRANCH_CONTROL[1] => Mux15.IN2
i_BRANCH_CONTROL[1] => Mux16.IN2
i_BRANCH_CONTROL[1] => Mux17.IN2
i_BRANCH_CONTROL[1] => Mux18.IN2
i_BRANCH_CONTROL[1] => Mux19.IN2
i_BRANCH_CONTROL[1] => Mux20.IN2
i_BRANCH_CONTROL[1] => Mux21.IN2
i_BRANCH_CONTROL[2] => Mux0.IN0
i_BRANCH_CONTROL[2] => Mux1.IN0
i_BRANCH_CONTROL[2] => Mux2.IN0
i_BRANCH_CONTROL[2] => Mux3.IN0
i_BRANCH_CONTROL[2] => Mux4.IN0
i_BRANCH_CONTROL[2] => Mux5.IN0
i_BRANCH_CONTROL[2] => Mux6.IN0
i_BRANCH_CONTROL[2] => Mux7.IN0
i_BRANCH_CONTROL[2] => Mux8.IN0
i_BRANCH_CONTROL[2] => Mux9.IN0
i_BRANCH_CONTROL[2] => Mux10.IN4
i_BRANCH_CONTROL[2] => Mux11.IN1
i_BRANCH_CONTROL[2] => Mux12.IN1
i_BRANCH_CONTROL[2] => Mux13.IN1
i_BRANCH_CONTROL[2] => Mux14.IN1
i_BRANCH_CONTROL[2] => Mux15.IN1
i_BRANCH_CONTROL[2] => Mux16.IN1
i_BRANCH_CONTROL[2] => Mux17.IN1
i_BRANCH_CONTROL[2] => Mux18.IN1
i_BRANCH_CONTROL[2] => Mux19.IN1
i_BRANCH_CONTROL[2] => Mux20.IN1
i_BRANCH_CONTROL[2] => Mux21.IN1
i_PC_INTERRUPT_set => process_0.IN1
o_INTERRUPT_enable <= r_INTERRUPT_enable.DB_MAX_OUTPUT_PORT_TYPE
i_SAVE_PC => process_0.IN1
i_PC_ADDRESS[0] => Add0.IN20
i_PC_ADDRESS[0] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[1] => Add0.IN19
i_PC_ADDRESS[1] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[2] => Add0.IN18
i_PC_ADDRESS[2] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[3] => Add0.IN17
i_PC_ADDRESS[3] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[4] => Add0.IN16
i_PC_ADDRESS[4] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[5] => Add0.IN15
i_PC_ADDRESS[5] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[6] => Add0.IN14
i_PC_ADDRESS[6] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[7] => Add0.IN13
i_PC_ADDRESS[7] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[8] => Add0.IN12
i_PC_ADDRESS[8] => r_PC_ADDRESS.DATAB
i_PC_ADDRESS[9] => Add0.IN11
i_PC_ADDRESS[9] => r_PC_ADDRESS.DATAB
i_ZERO_FLAG => Mux10.IN7
i_OVERFLOW_FLAG => Mux10.IN8
i_NEGATIVE_FLAG => Mux10.IN9
i_CARRY_FLAG => Mux10.IN10
i_ADDRESS[0] => Mux9.IN3
i_ADDRESS[0] => Mux9.IN4
i_ADDRESS[0] => Mux9.IN5
i_ADDRESS[0] => Mux9.IN6
i_ADDRESS[0] => Mux9.IN7
i_ADDRESS[1] => Mux8.IN3
i_ADDRESS[1] => Mux8.IN4
i_ADDRESS[1] => Mux8.IN5
i_ADDRESS[1] => Mux8.IN6
i_ADDRESS[1] => Mux8.IN7
i_ADDRESS[2] => Mux7.IN3
i_ADDRESS[2] => Mux7.IN4
i_ADDRESS[2] => Mux7.IN5
i_ADDRESS[2] => Mux7.IN6
i_ADDRESS[2] => Mux7.IN7
i_ADDRESS[3] => Mux6.IN3
i_ADDRESS[3] => Mux6.IN4
i_ADDRESS[3] => Mux6.IN5
i_ADDRESS[3] => Mux6.IN6
i_ADDRESS[3] => Mux6.IN7
i_ADDRESS[4] => Mux5.IN3
i_ADDRESS[4] => Mux5.IN4
i_ADDRESS[4] => Mux5.IN5
i_ADDRESS[4] => Mux5.IN6
i_ADDRESS[4] => Mux5.IN7
i_ADDRESS[5] => Mux4.IN3
i_ADDRESS[5] => Mux4.IN4
i_ADDRESS[5] => Mux4.IN5
i_ADDRESS[5] => Mux4.IN6
i_ADDRESS[5] => Mux4.IN7
i_ADDRESS[6] => Mux3.IN3
i_ADDRESS[6] => Mux3.IN4
i_ADDRESS[6] => Mux3.IN5
i_ADDRESS[6] => Mux3.IN6
i_ADDRESS[6] => Mux3.IN7
i_ADDRESS[7] => Mux2.IN3
i_ADDRESS[7] => Mux2.IN4
i_ADDRESS[7] => Mux2.IN5
i_ADDRESS[7] => Mux2.IN6
i_ADDRESS[7] => Mux2.IN7
i_ADDRESS[8] => Mux1.IN3
i_ADDRESS[8] => Mux1.IN4
i_ADDRESS[8] => Mux1.IN5
i_ADDRESS[8] => Mux1.IN6
i_ADDRESS[8] => Mux1.IN7
i_ADDRESS[9] => Mux0.IN3
i_ADDRESS[9] => Mux0.IN4
i_ADDRESS[9] => Mux0.IN5
i_ADDRESS[9] => Mux0.IN6
i_ADDRESS[9] => Mux0.IN7
o_ADDRESS[0] <= o_ADDRESS[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[1] <= o_ADDRESS[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[2] <= o_ADDRESS[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[3] <= o_ADDRESS[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[4] <= o_ADDRESS[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[5] <= o_ADDRESS[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[6] <= o_ADDRESS[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[7] <= o_ADDRESS[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[8] <= o_ADDRESS[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_ADDRESS[9] <= o_ADDRESS[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_PC_LOAD <= o_PC_LOAD~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|Program_counter:INST_Program_counter
i_PC_clk => r_PROG_COUNT[0].CLK
i_PC_clk => r_PROG_COUNT[1].CLK
i_PC_clk => r_PROG_COUNT[2].CLK
i_PC_clk => r_PROG_COUNT[3].CLK
i_PC_clk => r_PROG_COUNT[4].CLK
i_PC_clk => r_PROG_COUNT[5].CLK
i_PC_clk => r_PROG_COUNT[6].CLK
i_PC_clk => r_PROG_COUNT[7].CLK
i_PC_clk => r_PROG_COUNT[8].CLK
i_PC_clk => r_PROG_COUNT[9].CLK
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_write_enable => r_PROG_COUNT.OUTPUTSELECT
i_PC_address[0] => r_PROG_COUNT.DATAB
i_PC_address[1] => r_PROG_COUNT.DATAB
i_PC_address[2] => r_PROG_COUNT.DATAB
i_PC_address[3] => r_PROG_COUNT.DATAB
i_PC_address[4] => r_PROG_COUNT.DATAB
i_PC_address[5] => r_PROG_COUNT.DATAB
i_PC_address[6] => r_PROG_COUNT.DATAB
i_PC_address[7] => r_PROG_COUNT.DATAB
i_PC_address[8] => r_PROG_COUNT.DATAB
i_PC_address[9] => r_PROG_COUNT.DATAB
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
i_PC_reset => r_PROG_COUNT.OUTPUTSELECT
o_PC_PM_address[0] <= r_PROG_COUNT[0].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[1] <= r_PROG_COUNT[1].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[2] <= r_PROG_COUNT[2].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[3] <= r_PROG_COUNT[3].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[4] <= r_PROG_COUNT[4].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[5] <= r_PROG_COUNT[5].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[6] <= r_PROG_COUNT[6].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[7] <= r_PROG_COUNT[7].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[8] <= r_PROG_COUNT[8].DB_MAX_OUTPUT_PORT_TYPE
o_PC_PM_address[9] <= r_PROG_COUNT[9].DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|cpu_core:INST_cpu_core|DATA_RAM:INST_DATA_RAM
i_RAM_address[0] => MEMORY~13.DATAIN
i_RAM_address[0] => MEMORY.WADDR
i_RAM_address[0] => MEMORY.RADDR
i_RAM_address[1] => MEMORY~12.DATAIN
i_RAM_address[1] => MEMORY.WADDR1
i_RAM_address[1] => MEMORY.RADDR1
i_RAM_address[2] => MEMORY~11.DATAIN
i_RAM_address[2] => MEMORY.WADDR2
i_RAM_address[2] => MEMORY.RADDR2
i_RAM_address[3] => MEMORY~10.DATAIN
i_RAM_address[3] => MEMORY.WADDR3
i_RAM_address[3] => MEMORY.RADDR3
i_RAM_address[4] => MEMORY~9.DATAIN
i_RAM_address[4] => MEMORY.WADDR4
i_RAM_address[4] => MEMORY.RADDR4
i_RAM_address[5] => MEMORY~8.DATAIN
i_RAM_address[5] => MEMORY.WADDR5
i_RAM_address[5] => MEMORY.RADDR5
i_RAM_address[6] => MEMORY~7.DATAIN
i_RAM_address[6] => MEMORY.WADDR6
i_RAM_address[6] => MEMORY.RADDR6
i_RAM_address[7] => MEMORY~6.DATAIN
i_RAM_address[7] => MEMORY.WADDR7
i_RAM_address[7] => MEMORY.RADDR7
i_RAM_address[8] => MEMORY~5.DATAIN
i_RAM_address[8] => MEMORY.WADDR8
i_RAM_address[8] => MEMORY.RADDR8
i_RAM_address[9] => MEMORY~4.DATAIN
i_RAM_address[9] => MEMORY.WADDR9
i_RAM_address[9] => MEMORY.RADDR9
i_RAM_address[10] => MEMORY~3.DATAIN
i_RAM_address[10] => MEMORY.WADDR10
i_RAM_address[10] => MEMORY.RADDR10
i_RAM_address[11] => MEMORY~2.DATAIN
i_RAM_address[11] => MEMORY.WADDR11
i_RAM_address[11] => MEMORY.RADDR11
i_RAM_address[12] => MEMORY~1.DATAIN
i_RAM_address[12] => MEMORY.WADDR12
i_RAM_address[12] => MEMORY.RADDR12
i_RAM_address[13] => MEMORY~0.DATAIN
i_RAM_address[13] => MEMORY.WADDR13
i_RAM_address[13] => MEMORY.RADDR13
i_RAM_data[0] => MEMORY~21.DATAIN
i_RAM_data[0] => MEMORY.DATAIN
i_RAM_data[1] => MEMORY~20.DATAIN
i_RAM_data[1] => MEMORY.DATAIN1
i_RAM_data[2] => MEMORY~19.DATAIN
i_RAM_data[2] => MEMORY.DATAIN2
i_RAM_data[3] => MEMORY~18.DATAIN
i_RAM_data[3] => MEMORY.DATAIN3
i_RAM_data[4] => MEMORY~17.DATAIN
i_RAM_data[4] => MEMORY.DATAIN4
i_RAM_data[5] => MEMORY~16.DATAIN
i_RAM_data[5] => MEMORY.DATAIN5
i_RAM_data[6] => MEMORY~15.DATAIN
i_RAM_data[6] => MEMORY.DATAIN6
i_RAM_data[7] => MEMORY~14.DATAIN
i_RAM_data[7] => MEMORY.DATAIN7
i_RAM_write_enable => MEMORY~22.DATAIN
i_RAM_write_enable => o_RAM_MC_data[4]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[3]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[2]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[1]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[0]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[5]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[6]~reg0.ENA
i_RAM_write_enable => o_RAM_MC_data[7]~reg0.ENA
i_RAM_write_enable => MEMORY.WE
i_RAM_clk => MEMORY~22.CLK
i_RAM_clk => MEMORY~0.CLK
i_RAM_clk => MEMORY~1.CLK
i_RAM_clk => MEMORY~2.CLK
i_RAM_clk => MEMORY~3.CLK
i_RAM_clk => MEMORY~4.CLK
i_RAM_clk => MEMORY~5.CLK
i_RAM_clk => MEMORY~6.CLK
i_RAM_clk => MEMORY~7.CLK
i_RAM_clk => MEMORY~8.CLK
i_RAM_clk => MEMORY~9.CLK
i_RAM_clk => MEMORY~10.CLK
i_RAM_clk => MEMORY~11.CLK
i_RAM_clk => MEMORY~12.CLK
i_RAM_clk => MEMORY~13.CLK
i_RAM_clk => MEMORY~14.CLK
i_RAM_clk => MEMORY~15.CLK
i_RAM_clk => MEMORY~16.CLK
i_RAM_clk => MEMORY~17.CLK
i_RAM_clk => MEMORY~18.CLK
i_RAM_clk => MEMORY~19.CLK
i_RAM_clk => MEMORY~20.CLK
i_RAM_clk => MEMORY~21.CLK
i_RAM_clk => o_RAM_MC_data[0]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[1]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[2]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[3]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[4]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[5]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[6]~reg0.CLK
i_RAM_clk => o_RAM_MC_data[7]~reg0.CLK
i_RAM_clk => MEMORY.CLK0
o_RAM_MC_data[0] <= o_RAM_MC_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[1] <= o_RAM_MC_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[2] <= o_RAM_MC_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[3] <= o_RAM_MC_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[4] <= o_RAM_MC_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[5] <= o_RAM_MC_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[6] <= o_RAM_MC_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_RAM_MC_data[7] <= o_RAM_MC_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register
i_GPIO_clk => bidir_bus:INST_bidir_bus1.i_CLK
i_GPIO_clk => o_GPIO_data[0]~reg0.CLK
i_GPIO_clk => o_GPIO_data[1]~reg0.CLK
i_GPIO_clk => o_GPIO_data[2]~reg0.CLK
i_GPIO_clk => o_GPIO_data[3]~reg0.CLK
i_GPIO_clk => o_GPIO_data[4]~reg0.CLK
i_GPIO_clk => o_GPIO_data[5]~reg0.CLK
i_GPIO_clk => o_GPIO_data[6]~reg0.CLK
i_GPIO_clk => o_GPIO_data[7]~reg0.CLK
i_GPIO_clk => r_IO_REG_OUT[0][0].CLK
i_GPIO_clk => r_IO_REG_OUT[0][1].CLK
i_GPIO_clk => r_IO_REG_OUT[0][2].CLK
i_GPIO_clk => r_IO_REG_OUT[0][3].CLK
i_GPIO_clk => r_IO_REG_OUT[0][4].CLK
i_GPIO_clk => r_IO_REG_OUT[0][5].CLK
i_GPIO_clk => r_IO_REG_OUT[0][6].CLK
i_GPIO_clk => r_IO_REG_OUT[0][7].CLK
i_GPIO_clk => r_IO_REG_OUT[1][0].CLK
i_GPIO_clk => r_IO_REG_OUT[1][1].CLK
i_GPIO_clk => r_IO_REG_OUT[1][2].CLK
i_GPIO_clk => r_IO_REG_OUT[1][3].CLK
i_GPIO_clk => r_IO_REG_OUT[1][4].CLK
i_GPIO_clk => r_IO_REG_OUT[1][5].CLK
i_GPIO_clk => r_IO_REG_OUT[1][6].CLK
i_GPIO_clk => r_IO_REG_OUT[1][7].CLK
i_GPIO_clk => r_IO_REG_OUT[2][0].CLK
i_GPIO_clk => r_IO_REG_OUT[2][1].CLK
i_GPIO_clk => r_IO_REG_OUT[2][2].CLK
i_GPIO_clk => r_IO_REG_OUT[2][3].CLK
i_GPIO_clk => r_IO_REG_OUT[2][4].CLK
i_GPIO_clk => r_IO_REG_OUT[2][5].CLK
i_GPIO_clk => r_IO_REG_OUT[2][6].CLK
i_GPIO_clk => r_IO_REG_OUT[2][7].CLK
i_GPIO_clk => r_IO_REG_OUT[3][0].CLK
i_GPIO_clk => r_IO_REG_OUT[3][1].CLK
i_GPIO_clk => r_IO_REG_OUT[3][2].CLK
i_GPIO_clk => r_IO_REG_OUT[3][3].CLK
i_GPIO_clk => r_IO_REG_OUT[3][4].CLK
i_GPIO_clk => r_IO_REG_OUT[3][5].CLK
i_GPIO_clk => r_IO_REG_OUT[3][6].CLK
i_GPIO_clk => r_IO_REG_OUT[3][7].CLK
i_GPIO_clk => r_IO_REG_OUT[4][0].CLK
i_GPIO_clk => r_IO_REG_OUT[4][1].CLK
i_GPIO_clk => r_IO_REG_OUT[4][2].CLK
i_GPIO_clk => r_IO_REG_OUT[4][3].CLK
i_GPIO_clk => r_IO_REG_OUT[4][4].CLK
i_GPIO_clk => r_IO_REG_OUT[4][5].CLK
i_GPIO_clk => r_IO_REG_OUT[4][6].CLK
i_GPIO_clk => r_IO_REG_OUT[4][7].CLK
i_GPIO_clk => r_IO_REG_OUT[5][0].CLK
i_GPIO_clk => r_IO_REG_OUT[5][1].CLK
i_GPIO_clk => r_IO_REG_OUT[5][2].CLK
i_GPIO_clk => r_IO_REG_OUT[5][3].CLK
i_GPIO_clk => r_IO_REG_OUT[5][4].CLK
i_GPIO_clk => r_IO_REG_OUT[5][5].CLK
i_GPIO_clk => r_IO_REG_OUT[5][6].CLK
i_GPIO_clk => r_IO_REG_OUT[5][7].CLK
i_GPIO_clk => r_IO_REG_OUT[6][0].CLK
i_GPIO_clk => r_IO_REG_OUT[6][1].CLK
i_GPIO_clk => r_IO_REG_OUT[6][2].CLK
i_GPIO_clk => r_IO_REG_OUT[6][3].CLK
i_GPIO_clk => r_IO_REG_OUT[6][4].CLK
i_GPIO_clk => r_IO_REG_OUT[6][5].CLK
i_GPIO_clk => r_IO_REG_OUT[6][6].CLK
i_GPIO_clk => r_IO_REG_OUT[6][7].CLK
i_GPIO_clk => r_IO_REG_OUT[7][0].CLK
i_GPIO_clk => r_IO_REG_OUT[7][1].CLK
i_GPIO_clk => r_IO_REG_OUT[7][2].CLK
i_GPIO_clk => r_IO_REG_OUT[7][3].CLK
i_GPIO_clk => r_IO_REG_OUT[7][4].CLK
i_GPIO_clk => r_IO_REG_OUT[7][5].CLK
i_GPIO_clk => r_IO_REG_OUT[7][6].CLK
i_GPIO_clk => r_IO_REG_OUT[7][7].CLK
i_GPIO_clk => r_CONFIG_REGISTER[0].CLK
i_GPIO_clk => r_CONFIG_REGISTER[1].CLK
i_GPIO_clk => r_CONFIG_REGISTER[2].CLK
i_GPIO_clk => r_CONFIG_REGISTER[3].CLK
i_GPIO_clk => r_CONFIG_REGISTER[4].CLK
i_GPIO_clk => r_CONFIG_REGISTER[5].CLK
i_GPIO_clk => r_CONFIG_REGISTER[6].CLK
i_GPIO_clk => r_CONFIG_REGISTER[7].CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus2.i_CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus3.i_CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus4.i_CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus5.i_CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus6.i_CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus7.i_CLK
i_GPIO_clk => bidir_bus:INST_bidir_bus8.i_CLK
i_GPIO_address[0] => Decoder0.IN2
i_GPIO_address[0] => Mux0.IN2
i_GPIO_address[0] => Mux1.IN2
i_GPIO_address[0] => Mux2.IN2
i_GPIO_address[0] => Mux3.IN2
i_GPIO_address[0] => Mux4.IN2
i_GPIO_address[0] => Mux5.IN2
i_GPIO_address[0] => Mux6.IN2
i_GPIO_address[0] => Mux7.IN2
i_GPIO_address[0] => Mux8.IN2
i_GPIO_address[1] => Decoder0.IN1
i_GPIO_address[1] => Mux0.IN1
i_GPIO_address[1] => Mux1.IN1
i_GPIO_address[1] => Mux2.IN1
i_GPIO_address[1] => Mux3.IN1
i_GPIO_address[1] => Mux4.IN1
i_GPIO_address[1] => Mux5.IN1
i_GPIO_address[1] => Mux6.IN1
i_GPIO_address[1] => Mux7.IN1
i_GPIO_address[1] => Mux8.IN1
i_GPIO_address[2] => Decoder0.IN0
i_GPIO_address[2] => Mux0.IN0
i_GPIO_address[2] => Mux1.IN0
i_GPIO_address[2] => Mux2.IN0
i_GPIO_address[2] => Mux3.IN0
i_GPIO_address[2] => Mux4.IN0
i_GPIO_address[2] => Mux5.IN0
i_GPIO_address[2] => Mux6.IN0
i_GPIO_address[2] => Mux7.IN0
i_GPIO_address[2] => Mux8.IN0
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_IO_REG_OUT.DATAB
i_GPIO_data[0] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_IO_REG_OUT.DATAB
i_GPIO_data[1] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_IO_REG_OUT.DATAB
i_GPIO_data[2] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_IO_REG_OUT.DATAB
i_GPIO_data[3] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_IO_REG_OUT.DATAB
i_GPIO_data[4] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_IO_REG_OUT.DATAB
i_GPIO_data[5] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_IO_REG_OUT.DATAB
i_GPIO_data[6] => r_CONFIG_REGISTER.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_IO_REG_OUT.DATAB
i_GPIO_data[7] => r_CONFIG_REGISTER.DATAB
o_GPIO_data[0] <= o_GPIO_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[1] <= o_GPIO_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[2] <= o_GPIO_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[3] <= o_GPIO_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[4] <= o_GPIO_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[5] <= o_GPIO_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[6] <= o_GPIO_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_GPIO_data[7] <= o_GPIO_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
io_GPIO_PIN0[0] <> bidir_bus:INST_bidir_bus1.io_bidir_port[0]
io_GPIO_PIN0[1] <> bidir_bus:INST_bidir_bus1.io_bidir_port[1]
io_GPIO_PIN0[2] <> bidir_bus:INST_bidir_bus1.io_bidir_port[2]
io_GPIO_PIN0[3] <> bidir_bus:INST_bidir_bus1.io_bidir_port[3]
io_GPIO_PIN0[4] <> bidir_bus:INST_bidir_bus1.io_bidir_port[4]
io_GPIO_PIN0[5] <> bidir_bus:INST_bidir_bus1.io_bidir_port[5]
io_GPIO_PIN0[6] <> bidir_bus:INST_bidir_bus1.io_bidir_port[6]
io_GPIO_PIN0[7] <> bidir_bus:INST_bidir_bus1.io_bidir_port[7]
io_GPIO_PIN1[0] <> bidir_bus:INST_bidir_bus2.io_bidir_port[0]
io_GPIO_PIN1[1] <> bidir_bus:INST_bidir_bus2.io_bidir_port[1]
io_GPIO_PIN1[2] <> bidir_bus:INST_bidir_bus2.io_bidir_port[2]
io_GPIO_PIN1[3] <> bidir_bus:INST_bidir_bus2.io_bidir_port[3]
io_GPIO_PIN1[4] <> bidir_bus:INST_bidir_bus2.io_bidir_port[4]
io_GPIO_PIN1[5] <> bidir_bus:INST_bidir_bus2.io_bidir_port[5]
io_GPIO_PIN1[6] <> bidir_bus:INST_bidir_bus2.io_bidir_port[6]
io_GPIO_PIN1[7] <> bidir_bus:INST_bidir_bus2.io_bidir_port[7]
io_GPIO_PIN2[0] <> bidir_bus:INST_bidir_bus3.io_bidir_port[0]
io_GPIO_PIN2[1] <> bidir_bus:INST_bidir_bus3.io_bidir_port[1]
io_GPIO_PIN2[2] <> bidir_bus:INST_bidir_bus3.io_bidir_port[2]
io_GPIO_PIN2[3] <> bidir_bus:INST_bidir_bus3.io_bidir_port[3]
io_GPIO_PIN2[4] <> bidir_bus:INST_bidir_bus3.io_bidir_port[4]
io_GPIO_PIN2[5] <> bidir_bus:INST_bidir_bus3.io_bidir_port[5]
io_GPIO_PIN2[6] <> bidir_bus:INST_bidir_bus3.io_bidir_port[6]
io_GPIO_PIN2[7] <> bidir_bus:INST_bidir_bus3.io_bidir_port[7]
io_GPIO_PIN3[0] <> bidir_bus:INST_bidir_bus4.io_bidir_port[0]
io_GPIO_PIN3[1] <> bidir_bus:INST_bidir_bus4.io_bidir_port[1]
io_GPIO_PIN3[2] <> bidir_bus:INST_bidir_bus4.io_bidir_port[2]
io_GPIO_PIN3[3] <> bidir_bus:INST_bidir_bus4.io_bidir_port[3]
io_GPIO_PIN3[4] <> bidir_bus:INST_bidir_bus4.io_bidir_port[4]
io_GPIO_PIN3[5] <> bidir_bus:INST_bidir_bus4.io_bidir_port[5]
io_GPIO_PIN3[6] <> bidir_bus:INST_bidir_bus4.io_bidir_port[6]
io_GPIO_PIN3[7] <> bidir_bus:INST_bidir_bus4.io_bidir_port[7]
io_GPIO_PIN4[0] <> bidir_bus:INST_bidir_bus5.io_bidir_port[0]
io_GPIO_PIN4[1] <> bidir_bus:INST_bidir_bus5.io_bidir_port[1]
io_GPIO_PIN4[2] <> bidir_bus:INST_bidir_bus5.io_bidir_port[2]
io_GPIO_PIN4[3] <> bidir_bus:INST_bidir_bus5.io_bidir_port[3]
io_GPIO_PIN4[4] <> bidir_bus:INST_bidir_bus5.io_bidir_port[4]
io_GPIO_PIN4[5] <> bidir_bus:INST_bidir_bus5.io_bidir_port[5]
io_GPIO_PIN4[6] <> bidir_bus:INST_bidir_bus5.io_bidir_port[6]
io_GPIO_PIN4[7] <> bidir_bus:INST_bidir_bus5.io_bidir_port[7]
io_GPIO_PIN5[0] <> bidir_bus:INST_bidir_bus6.io_bidir_port[0]
io_GPIO_PIN5[1] <> bidir_bus:INST_bidir_bus6.io_bidir_port[1]
io_GPIO_PIN5[2] <> bidir_bus:INST_bidir_bus6.io_bidir_port[2]
io_GPIO_PIN5[3] <> bidir_bus:INST_bidir_bus6.io_bidir_port[3]
io_GPIO_PIN5[4] <> bidir_bus:INST_bidir_bus6.io_bidir_port[4]
io_GPIO_PIN5[5] <> bidir_bus:INST_bidir_bus6.io_bidir_port[5]
io_GPIO_PIN5[6] <> bidir_bus:INST_bidir_bus6.io_bidir_port[6]
io_GPIO_PIN5[7] <> bidir_bus:INST_bidir_bus6.io_bidir_port[7]
io_GPIO_PIN6[0] <> bidir_bus:INST_bidir_bus7.io_bidir_port[0]
io_GPIO_PIN6[1] <> bidir_bus:INST_bidir_bus7.io_bidir_port[1]
io_GPIO_PIN6[2] <> bidir_bus:INST_bidir_bus7.io_bidir_port[2]
io_GPIO_PIN6[3] <> bidir_bus:INST_bidir_bus7.io_bidir_port[3]
io_GPIO_PIN6[4] <> bidir_bus:INST_bidir_bus7.io_bidir_port[4]
io_GPIO_PIN6[5] <> bidir_bus:INST_bidir_bus7.io_bidir_port[5]
io_GPIO_PIN6[6] <> bidir_bus:INST_bidir_bus7.io_bidir_port[6]
io_GPIO_PIN6[7] <> bidir_bus:INST_bidir_bus7.io_bidir_port[7]
io_GPIO_PIN7[0] <> bidir_bus:INST_bidir_bus8.io_bidir_port[0]
io_GPIO_PIN7[1] <> bidir_bus:INST_bidir_bus8.io_bidir_port[1]
io_GPIO_PIN7[2] <> bidir_bus:INST_bidir_bus8.io_bidir_port[2]
io_GPIO_PIN7[3] <> bidir_bus:INST_bidir_bus8.io_bidir_port[3]
io_GPIO_PIN7[4] <> bidir_bus:INST_bidir_bus8.io_bidir_port[4]
io_GPIO_PIN7[5] <> bidir_bus:INST_bidir_bus8.io_bidir_port[5]
io_GPIO_PIN7[6] <> bidir_bus:INST_bidir_bus8.io_bidir_port[6]
io_GPIO_PIN7[7] <> bidir_bus:INST_bidir_bus8.io_bidir_port[7]
i_GPIO_write_enable => o_GPIO_data[3]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[2]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[1]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[0]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[4]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[5]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[6]~reg0.ENA
i_GPIO_write_enable => o_GPIO_data[7]~reg0.ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[0][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[1][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[2][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[3][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[4][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[5][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[6][7].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][0].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][1].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][2].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][3].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][4].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][5].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][6].ENA
i_GPIO_write_enable => r_IO_REG_OUT[7][7].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[0].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[1].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[2].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[3].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[4].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[5].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[6].ENA
i_GPIO_write_enable => r_CONFIG_REGISTER[7].ENA
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_CONFIG_REGISTER.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT
i_GPIO_config_enable => r_IO_REG_OUT.OUTPUTSELECT


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus1
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus2
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus3
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus4
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus5
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus6
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus7
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|GPIO_register:INST_GPIO_register|bidir_bus:INST_bidir_bus8
io_bidir_port[0] <> io_bidir_port[0]
io_bidir_port[1] <> io_bidir_port[1]
io_bidir_port[2] <> io_bidir_port[2]
io_bidir_port[3] <> io_bidir_port[3]
io_bidir_port[4] <> io_bidir_port[4]
io_bidir_port[5] <> io_bidir_port[5]
io_bidir_port[6] <> io_bidir_port[6]
io_bidir_port[7] <> io_bidir_port[7]
i_OUT_enable => io_bidir_port[0].OE
i_OUT_enable => io_bidir_port[1].OE
i_OUT_enable => io_bidir_port[2].OE
i_OUT_enable => io_bidir_port[3].OE
i_OUT_enable => io_bidir_port[4].OE
i_OUT_enable => io_bidir_port[5].OE
i_OUT_enable => io_bidir_port[6].OE
i_OUT_enable => io_bidir_port[7].OE
i_CLK => o_DATA_out[0]~reg0.CLK
i_CLK => o_DATA_out[1]~reg0.CLK
i_CLK => o_DATA_out[2]~reg0.CLK
i_CLK => o_DATA_out[3]~reg0.CLK
i_CLK => o_DATA_out[4]~reg0.CLK
i_CLK => o_DATA_out[5]~reg0.CLK
i_CLK => o_DATA_out[6]~reg0.CLK
i_CLK => o_DATA_out[7]~reg0.CLK
i_CLK => r_INPUT_reg[0].CLK
i_CLK => r_INPUT_reg[1].CLK
i_CLK => r_INPUT_reg[2].CLK
i_CLK => r_INPUT_reg[3].CLK
i_CLK => r_INPUT_reg[4].CLK
i_CLK => r_INPUT_reg[5].CLK
i_CLK => r_INPUT_reg[6].CLK
i_CLK => r_INPUT_reg[7].CLK
i_DATA_in[0] => r_INPUT_reg[0].DATAIN
i_DATA_in[1] => r_INPUT_reg[1].DATAIN
i_DATA_in[2] => r_INPUT_reg[2].DATAIN
i_DATA_in[3] => r_INPUT_reg[3].DATAIN
i_DATA_in[4] => r_INPUT_reg[4].DATAIN
i_DATA_in[5] => r_INPUT_reg[5].DATAIN
i_DATA_in[6] => r_INPUT_reg[6].DATAIN
i_DATA_in[7] => r_INPUT_reg[7].DATAIN
o_DATA_out[0] <= o_DATA_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[1] <= o_DATA_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[2] <= o_DATA_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[3] <= o_DATA_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[4] <= o_DATA_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[5] <= o_DATA_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[6] <= o_DATA_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_DATA_out[7] <= o_DATA_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|I2C_tx_rx:INST_I2C_tx_rx
io_I2C_sda <> io_I2C_sda
io_I2C_scl <> io_I2C_scl
i_I2C_clk => I2C_handler2:inst_I2C_handler2.i_I2C_clk
i_I2C_clk => I2C_input_reg:inst_I2C_input_reg.i_I2C_clk
i_I2C_data_tx[0] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[0]
i_I2C_data_tx[1] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[1]
i_I2C_data_tx[2] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[2]
i_I2C_data_tx[3] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[3]
i_I2C_data_tx[4] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[4]
i_I2C_data_tx[5] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[5]
i_I2C_data_tx[6] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[6]
i_I2C_data_tx[7] => I2C_input_reg:inst_I2C_input_reg.i_I2C_data_tx[7]
i_I2C_write_enable => I2C_input_reg:inst_I2C_input_reg.i_I2C_write_enable
i_I2C_write_regaddr_tx[0] => I2C_input_reg:inst_I2C_input_reg.i_I2C_write_regaddr_tx[0]
i_I2C_write_regaddr_tx[1] => I2C_input_reg:inst_I2C_input_reg.i_I2C_write_regaddr_tx[1]
o_I2C_busy <= I2C_handler2:inst_I2C_handler2.o_I2C_busy
o_I2C_data_rx[0] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[0]
o_I2C_data_rx[1] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[1]
o_I2C_data_rx[2] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[2]
o_I2C_data_rx[3] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[3]
o_I2C_data_rx[4] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[4]
o_I2C_data_rx[5] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[5]
o_I2C_data_rx[6] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[6]
o_I2C_data_rx[7] <= I2C_input_reg:inst_I2C_input_reg.o_I2C_slv_data_rx[7]
o_I2C_ack_error <= I2C_handler2:inst_I2C_handler2.o_I2C_ack_error


|ifttt_top_level|I2C_tx_rx:INST_I2C_tx_rx|I2C_handler2:inst_I2C_handler2
i_I2C_clk => o_I2C_data_rx[0]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[1]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[2]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[3]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[4]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[5]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[6]~reg0.CLK
i_I2C_clk => o_I2C_data_rx[7]~reg0.CLK
i_I2C_clk => r_data_txrx[0].CLK
i_I2C_clk => r_data_txrx[1].CLK
i_I2C_clk => r_data_txrx[2].CLK
i_I2C_clk => r_data_txrx[3].CLK
i_I2C_clk => r_data_txrx[4].CLK
i_I2C_clk => r_data_txrx[5].CLK
i_I2C_clk => r_data_txrx[6].CLK
i_I2C_clk => r_data_txrx[7].CLK
i_I2C_clk => o_I2C_sda_txrx~reg0.CLK
i_I2C_clk => r_data_rx[0].CLK
i_I2C_clk => r_data_rx[1].CLK
i_I2C_clk => r_data_rx[2].CLK
i_I2C_clk => r_data_rx[3].CLK
i_I2C_clk => r_data_rx[4].CLK
i_I2C_clk => r_data_rx[5].CLK
i_I2C_clk => r_data_rx[6].CLK
i_I2C_clk => r_data_rx[7].CLK
i_I2C_clk => r_ack_cnt[0].CLK
i_I2C_clk => r_ack_cnt[1].CLK
i_I2C_clk => o_I2C_ack_error~reg0.CLK
i_I2C_clk => r_data_bit_cnt[0].CLK
i_I2C_clk => r_data_bit_cnt[1].CLK
i_I2C_clk => r_data_bit_cnt[2].CLK
i_I2C_clk => r_scl_enable.CLK
i_I2C_clk => r_busy.CLK
i_I2C_clk => r_data_clk.CLK
i_I2C_clk => r_scl_clk.CLK
i_I2C_clk => r_data_clk_prev.CLK
i_I2C_clk => r_clock_stretch.CLK
i_I2C_clk => count[0].CLK
i_I2C_clk => count[1].CLK
i_I2C_clk => count[2].CLK
i_I2C_clk => count[3].CLK
i_I2C_clk => count[4].CLK
i_I2C_clk => count[5].CLK
i_I2C_clk => count[6].CLK
i_I2C_clk => state~1.DATAIN
i_I2C_sda_txrx => Selector18.IN4
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_data_rx.DATAB
i_I2C_sda_txrx => r_scl_enable.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => state.OUTPUTSELECT
i_I2C_sda_txrx => o_I2C_sda_txrx.OUTPUTSELECT
i_I2C_sda_txrx => r_scl_enable.OUTPUTSELECT
i_I2C_sda_txrx => o_I2C_sda_txrx.OUTPUTSELECT
i_I2C_sda_txrx => Selector17.IN1
i_I2C_scl_txrx => r_clock_stretch.DATAIN
i_I2C_ready => process_1.IN0
i_I2C_ready => process_1.IN0
i_I2C_reset => o_I2C_sda_txrx~reg0.PRESET
i_I2C_reset => r_data_rx[0].ACLR
i_I2C_reset => r_data_rx[1].ACLR
i_I2C_reset => r_data_rx[2].ACLR
i_I2C_reset => r_data_rx[3].ACLR
i_I2C_reset => r_data_rx[4].ACLR
i_I2C_reset => r_data_rx[5].ACLR
i_I2C_reset => r_data_rx[6].ACLR
i_I2C_reset => r_data_rx[7].ACLR
i_I2C_reset => r_ack_cnt[0].ACLR
i_I2C_reset => r_ack_cnt[1].ACLR
i_I2C_reset => o_I2C_ack_error~reg0.ACLR
i_I2C_reset => r_data_bit_cnt[0].PRESET
i_I2C_reset => r_data_bit_cnt[1].PRESET
i_I2C_reset => r_data_bit_cnt[2].PRESET
i_I2C_reset => r_scl_enable.ACLR
i_I2C_reset => r_busy.PRESET
i_I2C_reset => r_clock_stretch.ACLR
i_I2C_reset => count[0].ACLR
i_I2C_reset => count[1].ACLR
i_I2C_reset => count[2].ACLR
i_I2C_reset => count[3].ACLR
i_I2C_reset => count[4].ACLR
i_I2C_reset => count[5].ACLR
i_I2C_reset => count[6].ACLR
i_I2C_reset => state~3.DATAIN
i_I2C_reset => r_data_clk_prev.ENA
i_I2C_reset => r_scl_clk.ENA
i_I2C_reset => o_I2C_data_rx[0]~reg0.ENA
i_I2C_reset => r_data_clk.ENA
i_I2C_reset => r_data_txrx[7].ENA
i_I2C_reset => r_data_txrx[6].ENA
i_I2C_reset => r_data_txrx[5].ENA
i_I2C_reset => r_data_txrx[4].ENA
i_I2C_reset => r_data_txrx[3].ENA
i_I2C_reset => r_data_txrx[2].ENA
i_I2C_reset => r_data_txrx[1].ENA
i_I2C_reset => r_data_txrx[0].ENA
i_I2C_reset => o_I2C_data_rx[7]~reg0.ENA
i_I2C_reset => o_I2C_data_rx[6]~reg0.ENA
i_I2C_reset => o_I2C_data_rx[5]~reg0.ENA
i_I2C_reset => o_I2C_data_rx[4]~reg0.ENA
i_I2C_reset => o_I2C_data_rx[3]~reg0.ENA
i_I2C_reset => o_I2C_data_rx[2]~reg0.ENA
i_I2C_reset => o_I2C_data_rx[1]~reg0.ENA
i_I2C_addr[0] => r_data_txrx.DATAB
i_I2C_addr[0] => r_data_txrx.DATAB
i_I2C_addr[0] => r_data_txrx.DATAA
i_I2C_addr[1] => r_data_txrx.DATAB
i_I2C_addr[1] => r_data_txrx.DATAB
i_I2C_addr[1] => r_data_txrx.DATAA
i_I2C_addr[2] => r_data_txrx.DATAB
i_I2C_addr[2] => r_data_txrx.DATAB
i_I2C_addr[2] => r_data_txrx.DATAA
i_I2C_addr[3] => r_data_txrx.DATAB
i_I2C_addr[3] => r_data_txrx.DATAB
i_I2C_addr[3] => r_data_txrx.DATAA
i_I2C_addr[4] => r_data_txrx.DATAB
i_I2C_addr[4] => r_data_txrx.DATAB
i_I2C_addr[4] => r_data_txrx.DATAA
i_I2C_addr[5] => r_data_txrx.DATAB
i_I2C_addr[5] => r_data_txrx.DATAB
i_I2C_addr[5] => r_data_txrx.DATAA
i_I2C_addr[6] => r_data_txrx.DATAB
i_I2C_addr[6] => r_data_txrx.DATAB
i_I2C_addr[6] => r_data_txrx.DATAA
i_I2C_data_tx[0] => r_data_txrx.DATAB
i_I2C_data_tx[1] => r_data_txrx.DATAB
i_I2C_data_tx[2] => r_data_txrx.DATAB
i_I2C_data_tx[3] => r_data_txrx.DATAB
i_I2C_data_tx[4] => r_data_txrx.DATAB
i_I2C_data_tx[5] => r_data_txrx.DATAB
i_I2C_data_tx[6] => r_data_txrx.DATAB
i_I2C_data_tx[7] => r_data_txrx.DATAB
i_I2C_reg_tx[0] => r_data_txrx.DATAA
i_I2C_reg_tx[1] => r_data_txrx.DATAA
i_I2C_reg_tx[2] => r_data_txrx.DATAA
i_I2C_reg_tx[3] => r_data_txrx.DATAA
i_I2C_reg_tx[4] => r_data_txrx.DATAA
i_I2C_reg_tx[5] => r_data_txrx.DATAA
i_I2C_reg_tx[6] => r_data_txrx.DATAA
i_I2C_reg_tx[7] => r_data_txrx.DATAA
i_I2C_rw => process_1.IN1
i_I2C_rw => r_data_txrx.DATAB
i_I2C_rw => process_1.IN1
i_I2C_rw => process_1.IN1
i_I2C_rw => Selector11.IN3
i_I2C_rw => Selector12.IN6
i_I2C_rw => o_I2C_sda_txrx.OUTPUTSELECT
i_I2C_rw => o_I2C_sda_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => r_data_txrx.OUTPUTSELECT
i_I2C_rw => Selector12.IN3
i_I2C_rw => process_1.IN1
i_I2C_rw => o_I2C_sda_txrx.OUTPUTSELECT
i_I2C_rw => r_ack_cnt.OUTPUTSELECT
i_I2C_rw => r_ack_cnt.OUTPUTSELECT
i_I2C_rw => Selector18.IN2
i_I2C_rw => process_1.IN1
i_I2C_rw => r_data_txrx.DATAB
o_I2C_busy <= r_busy.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_scl_enable <= r_scl_enable.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_ack_error <= o_I2C_ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[0] <= o_I2C_data_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[1] <= o_I2C_data_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[2] <= o_I2C_data_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[3] <= o_I2C_data_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[4] <= o_I2C_data_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[5] <= o_I2C_data_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[6] <= o_I2C_data_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_data_rx[7] <= o_I2C_data_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_scl_txrx <= r_scl_clk.DB_MAX_OUTPUT_PORT_TYPE
o_I2C_sda_txrx <= o_I2C_sda_txrx~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ifttt_top_level|I2C_tx_rx:INST_I2C_tx_rx|I2C_input_reg:inst_I2C_input_reg
i_I2C_clk => r_register[3][0].CLK
i_I2C_clk => r_register[3][1].CLK
i_I2C_clk => r_register[3][2].CLK
i_I2C_clk => r_register[3][3].CLK
i_I2C_clk => r_register[3][4].CLK
i_I2C_clk => r_register[3][5].CLK
i_I2C_clk => r_register[3][6].CLK
i_I2C_clk => r_register[3][7].CLK
i_I2C_clk => r_register[2][0].CLK
i_I2C_clk => r_register[2][1].CLK
i_I2C_clk => r_register[2][2].CLK
i_I2C_clk => r_register[2][3].CLK
i_I2C_clk => r_register[2][4].CLK
i_I2C_clk => r_register[2][5].CLK
i_I2C_clk => r_register[2][6].CLK
i_I2C_clk => r_register[2][7].CLK
i_I2C_clk => r_register[1][0].CLK
i_I2C_clk => r_register[1][1].CLK
i_I2C_clk => r_register[1][2].CLK
i_I2C_clk => r_register[1][3].CLK
i_I2C_clk => r_register[1][4].CLK
i_I2C_clk => r_register[1][5].CLK
i_I2C_clk => r_register[1][6].CLK
i_I2C_clk => r_register[1][7].CLK
i_I2C_clk => r_register[0][0].CLK
i_I2C_clk => r_register[0][1].CLK
i_I2C_clk => r_register[0][2].CLK
i_I2C_clk => r_register[0][3].CLK
i_I2C_clk => r_register[0][4].CLK
i_I2C_clk => r_register[0][5].CLK
i_I2C_clk => r_register[0][6].CLK
i_I2C_clk => r_register[0][7].CLK
i_I2C_data_tx[0] => r_register.DATAB
i_I2C_data_tx[0] => r_register.DATAB
i_I2C_data_tx[0] => r_register.DATAB
i_I2C_data_tx[0] => r_register.DATAB
i_I2C_data_tx[1] => r_register.DATAB
i_I2C_data_tx[1] => r_register.DATAB
i_I2C_data_tx[1] => r_register.DATAB
i_I2C_data_tx[1] => r_register.DATAB
i_I2C_data_tx[2] => r_register.DATAB
i_I2C_data_tx[2] => r_register.DATAB
i_I2C_data_tx[2] => r_register.DATAB
i_I2C_data_tx[2] => r_register.DATAB
i_I2C_data_tx[3] => r_register.DATAB
i_I2C_data_tx[3] => r_register.DATAB
i_I2C_data_tx[3] => r_register.DATAB
i_I2C_data_tx[3] => r_register.DATAB
i_I2C_data_tx[4] => r_register.DATAB
i_I2C_data_tx[4] => r_register.DATAB
i_I2C_data_tx[4] => r_register.DATAB
i_I2C_data_tx[4] => r_register.DATAB
i_I2C_data_tx[5] => r_register.DATAB
i_I2C_data_tx[5] => r_register.DATAB
i_I2C_data_tx[5] => r_register.DATAB
i_I2C_data_tx[5] => r_register.DATAB
i_I2C_data_tx[6] => r_register.DATAB
i_I2C_data_tx[6] => r_register.DATAB
i_I2C_data_tx[6] => r_register.DATAB
i_I2C_data_tx[6] => r_register.DATAB
i_I2C_data_tx[7] => r_register.DATAB
i_I2C_data_tx[7] => r_register.DATAB
i_I2C_data_tx[7] => r_register.DATAB
i_I2C_data_tx[7] => r_register.DATAB
i_I2C_data_rx[0] => r_register.DATAA
i_I2C_data_rx[1] => r_register.DATAA
i_I2C_data_rx[2] => r_register.DATAA
i_I2C_data_rx[3] => r_register.DATAA
i_I2C_data_rx[4] => r_register.DATAA
i_I2C_data_rx[5] => r_register.DATAA
i_I2C_data_rx[6] => r_register.DATAA
i_I2C_data_rx[7] => r_register.DATAA
i_I2C_write_regaddr_tx[0] => Decoder0.IN1
i_I2C_write_regaddr_tx[1] => Decoder0.IN0
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register.OUTPUTSELECT
i_I2C_write_enable => r_register[3][0].ENA
i_I2C_write_enable => r_register[3][1].ENA
i_I2C_write_enable => r_register[3][2].ENA
i_I2C_write_enable => r_register[3][3].ENA
i_I2C_write_enable => r_register[3][4].ENA
i_I2C_write_enable => r_register[3][5].ENA
i_I2C_write_enable => r_register[3][6].ENA
i_I2C_write_enable => r_register[3][7].ENA
i_I2C_write_enable => r_register[1][0].ENA
i_I2C_write_enable => r_register[1][1].ENA
i_I2C_write_enable => r_register[1][2].ENA
i_I2C_write_enable => r_register[1][3].ENA
i_I2C_write_enable => r_register[1][4].ENA
i_I2C_write_enable => r_register[1][5].ENA
i_I2C_write_enable => r_register[1][6].ENA
i_I2C_write_enable => r_register[1][7].ENA
i_I2C_write_enable => r_register[0][0].ENA
i_I2C_write_enable => r_register[0][1].ENA
i_I2C_write_enable => r_register[0][2].ENA
i_I2C_write_enable => r_register[0][3].ENA
i_I2C_write_enable => r_register[0][4].ENA
i_I2C_write_enable => r_register[0][5].ENA
i_I2C_write_enable => r_register[0][6].ENA
i_I2C_write_enable => r_register[0][7].ENA
o_I2C_slv_addr[0] <= r_register[0][0].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[1] <= r_register[0][1].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[2] <= r_register[0][2].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[3] <= r_register[0][3].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[4] <= r_register[0][4].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[5] <= r_register[0][5].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[6] <= r_register[0][6].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_addr[7] <= r_register[0][7].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[0] <= r_register[1][0].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[1] <= r_register[1][1].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[2] <= r_register[1][2].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[3] <= r_register[1][3].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[4] <= r_register[1][4].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[5] <= r_register[1][5].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[6] <= r_register[1][6].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_tx[7] <= r_register[1][7].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[0] <= r_register[2][0].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[1] <= r_register[2][1].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[2] <= r_register[2][2].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[3] <= r_register[2][3].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[4] <= r_register[2][4].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[5] <= r_register[2][5].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[6] <= r_register[2][6].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_slv_data_rx[7] <= r_register[2][7].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[0] <= r_register[3][0].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[1] <= r_register[3][1].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[2] <= r_register[3][2].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[3] <= r_register[3][3].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[4] <= r_register[3][4].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[5] <= r_register[3][5].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[6] <= r_register[3][6].DB_MAX_OUTPUT_PORT_TYPE
o_I2C_setup[7] <= r_register[3][7].DB_MAX_OUTPUT_PORT_TYPE


