# do ./hdl/riscv_single.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:03:54 on Mar 06,2023
# vlog -reportprogress 300 riscv_single.sv 
# ** Error: (vlog-7) Failed to open design unit file "riscv_single.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:03:54 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/sjhjrok/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ././hdl/riscv_single.do line 30
# /home/sjhjrok/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog riscv_single.sv"
