Determining the location of the ModelSim executable...

Using: c:/software/altera/18.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top --vector_source="N:/Ece-124/Lab4V7/Lab4/Waveform13.vwf" --testbench_file="N:/Ece-124/Lab4V7/Lab4/simulation/qsim/Waveform13.vwf.vht"

CreateProcess failed: No such file or directory

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jul 13 13:58:39 2025
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top --vector_source=N:/Ece-124/Lab4V7/Lab4/Waveform13.vwf --testbench_file=N:/Ece-124/Lab4V7/Lab4/simulation/qsim/Waveform13.vwf.vht
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/software/altera/18.1/quartus/bin64/assignment_defaults.qdf
Info (119006): Selected device 10M08SAE144C8G for design "LogicalStep_Lab4_top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="N:/Ece-124/Lab4V7/Lab4/simulation/qsim/" LogicalStep_Lab4 -c LogicalStep_Lab4_top

CreateProcess failed: No such file or directory

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sun Jul 13 13:58:40 2025
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=N:/Ece-124/Lab4V7/Lab4/simulation/qsim/ LogicalStep_Lab4 -c LogicalStep_Lab4_top
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/software/altera/18.1/quartus/bin64/assignment_defaults.qdf
Info (119006): Selected device 10M08SAE144C8G for design "LogicalStep_Lab4_top"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file LogicalStep_Lab4_top.vho in folder "N:/Ece-124/Lab4V7/Lab4/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4650 megabytes
    Info: Processing ended: Sun Jul 13 13:58:40 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00

Completed successfully. 

**** Generating the ModelSim .do script ****

N:/Ece-124/Lab4V7/Lab4/simulation/qsim/LogicalStep_Lab4.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/software/altera/18.1/modelsim_ase/win32aloem//vsim -c -do LogicalStep_Lab4.do

Reading C:/software/Altera/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ** Warning: (vish-164) Directory 'C:/Temp/Swap' specified with environment variable $TMPDIR does not exist.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vsim-164) Directory 'C:/Temp/Swap' specified with environment variable $TMPDIR does not exist.
# No such file or directory. (errno = ENOENT)

# 10.5b

# do LogicalStep_Lab4.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:41 on Jul 13,2025
# vcom -work work LogicalStep_Lab4_top.vho 

# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity LogicalStep_Lab4_top
# -- Compiling architecture structure of LogicalStep_Lab4_top

# End time: 13:58:41 on Jul 13,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:41 on Jul 13,2025
# vcom -work work Waveform13.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity LogicalStep_Lab4_top_vhd_vec_tst
# -- Compiling architecture LogicalStep_Lab4_top_arch of LogicalStep_Lab4_top_vhd_vec_tst
# End time: 13:58:42 on Jul 13,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.LogicalStep_Lab4_top_vhd_vec_tst 
# Start time: 13:58:42 on Jul 13,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.logicalstep_lab4_top_vhd_vec_tst(logicalstep_lab4_top_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.logicalstep_lab4_top(structure)
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)
# Loading altera.dffeas(vital_dffeas)
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)
# ** Warning: Design size of 17237 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# End time: 13:58:44 on Jul 13,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading N:/Ece-124/Lab4V7/Lab4/Waveform13.vwf...

Reading N:/Ece-124/Lab4V7/Lab4/simulation/qsim/LogicalStep_Lab4.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to N:/Ece-124/Lab4V7/Lab4/simulation/qsim/LogicalStep_Lab4_20250713135844.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.