// Seed: 1564540762
module module_0 (
    output logic id_0,
    output logic id_1
);
  assign id_1 = id_2 ? 1 : 1 < id_2;
  assign id_1 = id_2;
  logic id_3;
  logic id_4;
  logic id_5 = ~id_4;
  logic id_6 = id_2;
endmodule
