INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan51/shiyan51.srcs/sources_1/new/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan51/shiyan51.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan51/shiyan51.srcs/sources_1/new/main_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2458] undeclared symbol memwrite, assumed default net type wire [C:/Users/DELL/Desktop/shiyan5/shiyan51/shiyan51.srcs/sources_1/new/main_dec.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DELL/Desktop/shiyan5/shiyan51/shiyan51.srcs/sim_1/new/sim_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_controller
