# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/BRAM/sim/BRAM.v" \
"../../../../project_1.srcs/sources_1/new/seq_design.v" \
"../../../../project_1.srcs/sim_1/new/bram_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
