.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100110000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000010001
000000110000000010
000000001000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000110
000000000000001100
001100011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000011010
000000000000000000
000000000000000000
000000000000000001
000000000000100110
000000000000111000
001100000000000000
000000000000000000
000010000000000000
000110010000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000001000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000011000
000000000000100000
000000000000000000
000100000000000000
000001010000000010
000000001000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000000000000
000100000000010000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001101010000000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 11 0
110000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000011010000000000
001101010000000000
000000001000000000
000000000000000000
000000000000000000
000000000010010010
000000000001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
100000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000001001010000000000100000010
100000000000000000000000000111011011000100001010000010

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000111100000000000000000000000
000000000000000000000100000000100000000001000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001110000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001100001111000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010101101101011000010000000000000
000000000000000000000100001011011011000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000100100000000
000000000000000000000010110000001110000000000000000000
001000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000001000000000000000000000000001011000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000001100000000000011110000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.ramt_tile 3 2
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001000001100000001000010000000
000000000000000000000000001001011000000010000000000000

.logic_tile 5 2
000000000000100000000010100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000101000110100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000110000101011010101001000000000000
000000000000000000000010001011011111010000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001100000110110000000000
000000000000000000000010100000101101000110110000000000
110000000000000011100000000000001000000100000100000000
110000000000000000000000000000010000000000000000000000

.logic_tile 6 2
000000000000000011100110111001001010000000000000000000
000000001010000000100011100101011011000010000000000000
001000000000000101000000010000000000000000000000000000
000000000000001101100010100000000000000000000000000000
010000000000000011100010101001101000000010100000000000
010000000000000000000110110001010000000000000000000000
000000000000000101000110000101101010010100000100000000
000000000000001101000000000111101111101110000010000000
000010100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000010100101100000001111000000000000
000000000000000000000100000001001110101111010010100000
000000000000001000000000010000001111001011110001000100
000000000000000011000010000011001000000111110000000100
000000000000000000000000001001101011101000010000000000
000000000000000000000000000101111101000000100000000000

.logic_tile 7 2
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
011000000000000000000000000000000000000000001000000000
100000000000000000000000000000001101000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000100000000
000000000000000001100000000000011010001100110100000000
000000000000000000000000000000001101110011000100000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011010000011110100000000
000000000000000000000000000000000000000011110100000000
000000000000000000000000000011000001100000010000000100
000000000000000000000000001011101010000000000000000000
110000000001010111000000000011011010101000000000000000
110000000000100000100000001011100000000010100010000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000010000000000010000000000000000000000000000
100000000000100000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000000000000101000000000011100000000000000100000000
000000000000001101100000000000000000000001000000000000
000000000000000000000010100101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001101100000001000000000000000000100000000
000000000000000101000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000011001100000000000
000000000000000101000000000111001101100110010000000000

.logic_tile 2 3
000000000000000101000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
101000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100001001010010101010100000000
010000000000000000000110110000010000010101010000000000
000000000000000000000000000000000001000000100100000001
000000000000001101000000000000001010000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000011011101100000111111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
110000000000000000000000000000011100110011000100000000
100000000000000000000000000000011000110011000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000100000000001100000000000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000111000000000011100000000000000100000000
000000000000000000100000000000000000000001000000000000
010000000000100000000000000000000000001111000000000000
010000000000000000000000000000001100001111000000000010
000000000000001001000000000000011110000100000100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000010000011110000100000100000000
000000000000000101000010100000010000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000011000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000111000000001000001101001110100000000000
110000000000000000000011100011011010001101010000000000

.logic_tile 6 3
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001000000000000001100001000000001000000000
000000000000000001000000000000001100000000000000000000
110000000000000000000000000011101000001100110100000000
110000000000000000000000001011000000110011001000000000
000000000000000011100010100000000000010110100100000000
000000000000000000000110111011000000101001010000000000
000000000000000000000110010011101101001100110100000000
000000000000000000000010000000011000110011001000000000
000000000000000001000000000101101101010000000000000000
000000000000000000100000001011111011100001010000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000101
000000000000000000000000000000100000000001000000000011
000001000000000000000110100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000001001100000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001001100000000000000
000000000000000000000000000000001000001100000010000001

.logic_tile 9 3
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000101100000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000001000011000000010100000000001
001000000000000000000011111101010000000001010000000000
101000000000000000000110000000011110111100110010000000
100000000000000000000000000000011010111100110010000010
010000000000000000000000000011100000000000000100000000
011000000000001101000000000000100000000001000010000010
000000000000000000000010100000011110000100000100000001
001000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000000000000000000110101000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000001101100111001000011110010101010000000000
101000000000000101000000000111000000101010100000000000

.logic_tile 2 4
010000000000000000000010110000000001000000001000000000
001000000000001101000110100000001011000000000000001000
000000000000000000000011100001011010001100111000000000
000000000000000000000010100000010000110011000000000000
000000000000000000000010100001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000010100001101000001100111000000000
001000000000000000000110110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
001000001100000000000000000000001011110011000000000000
000000100000000000000000000000001001001100111000000000
001001000000000000000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000001001000001100110000000000
001000000000000000000000000000100000110011000000000000

.ramt_tile 3 4
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000111100000000111100000000000001000000000
001000000000000000100000000000100000000000000000001000
000000000000000000000111100000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000001001001100111000000000
001000000000000000000000000000001010110011000000000000
000000000000000111100000000000001001001100111000000000
001000000000000000000000000000001001110011000000000000
000000000000000111100111100011001000001100111000000000
001000000000000000100100000000100000110011000000000000
000000000000000000000000000000001000111100001000000000
001000000000000000000000000000001000111100000000000000
000001000000000000000000000111000000000000001000000000
001000100000000001000010000000100000000000000000000000
000000000000000000000000000000001000001100110000000000
001000000000000000000010000011000000110011000000000000

.logic_tile 5 4
010000000000000000000000000000011100000100000000000000
001000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100111000000000000000100000001
111000000000100000000100000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000001000000010100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000010101100000010110100010100000
001000000000000000000011100011100000000000000010100000
001000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
011000000000000000000011100000000000000000000000000000
000000000000000011100000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000001000000010101000000000000000000000000000
001000000000000101000100000001000000000010000000000000
000000000000001000000000000001100000111001110000000000
001000000000000011000000001011001011010110100000000010
000000001110000000000000011000000000000000000100000000
001000000000000000000011000011000000000010000000000000
010000000000000000000000000000000000000000000100000000
111000000000000000000000001111000000000010000000000000

.logic_tile 7 4
010000000000000000000110010000001000000100000100000000
001000000000000000000011100000010000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000001100000000000000000001011100000000000000000000
001000000000000000000000001111100000000010100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000011011110000100100001000000
001010000000000000000010010111001101100101000000000001
001000000001000101000000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
010000000000000000000000000101011001100011010100000000
011000000000000000000010011111101100000011000000000100
000000000000000000000000000111001100111111110000000000
001000000000000000000000000011010000101010100000000000
000000000000000101100000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000111100110000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100110000000
000000000000000000000000000000001001000000000001000000
010000000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000111100000000000000000000000000000000000
001010001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
110000000000000000000000010101001010000000000100000000
001000000000001101000010111001100000000001010010000000
101000000000000000000000000001000000111111110000000000
100000000000000000000011101101000000000000000010000001
110000000000000000000000000000000000000000000000000000
111000000000001101000010110000000000000000000000000000
000000000000000000000000000001100001101111010000000000
001000000000000000000000000101101100101001010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000101000000000001000000000000000110000000
001000000000000000000010100000000000000001000000000000
101000000000001101000010101000011000010101010000000000
100000000000000001000010100001010000101010100000000000
110000000000001000000000001001001100000000000000000000
111010000000000101000000000001001001000010000010000000
000000000000000000000000000001000000000000000110000000
001000000000000000000000000000100000000001000000000000
000000000000000001100000001001101010000000100000000000
001000000000000000000010001001101101000000000000000000
000000000000000000000000000000011001001100110100000000
001000000000000000000000000000011001001100110000000010
000000001110000000000011101000000000000000000100000000
001000000000000000000000001001000000000010000010000000
110000000000000000000110000000011110000011110100000000
101000000000000000000000000000010000000011110010100000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000001000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000001000000000011111111000000010000000000000
001000000000000001000011100001001011001000000000000000
001000000000000101000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000010100000000001000000100100000001
011000000000000000000010100000001100000000000000000000
000000000000001000000000001001011111001000000000000000
001000000000000001000000000101001001000000000000000000
000000000000001000000000010111101011000000000000000000
001000000000001111000011000011111101000000100000000000
000000000000001000000010010000000000000000000000000000
001000001100000011000111110000000000000000000000000000
000000000000000000000000000011100000000000000100000001
001000000000000000000000000000100000000001000000000000
000000000000001111100000010000001100000100000100000000
001000000000000111000011100000010000000000000000000010

.logic_tile 5 5
010000100000000000000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000111111000111000110111000000
100000000000000000000011110011111001110000110001000000
000001000001010111000111100000000000000000000000000000
001010000000100000100110100000000000000000000000000000
000000100000000000000000000101001010000100000000000000
001001000000000000000000000000011011000100000000000001
000001000000000111100000000000000000000000000000000000
001010001110000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
110000000001000000000111100000000000000000000000000000
101000000000100000000100000000000000000000000000000000

.logic_tile 6 5
010000000000000000000110000000000000000000000000000000
001000000000000000000100000000000000000000000000000000
011000000000000000000000000000000000010000100010000001
100000000000000000000000000111001001100000010001000000
110000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000100000000000010000000000000000000000000000
001010000011000000000010100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000000000000000000000001100000000000000000000

.logic_tile 7 5
010000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000000
011000000000000000000000010000011110000100000100000000
100000000000000000000010000000000000000000000000000000
110000000000000011100000000011100000000000000000000000
011000000000000000100000000101100000010110100000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000011100000010000000000000000000000
000000000000000000000000010000000000000000100100000000
001000000000000000000011000000001111000000000000000000
000000000000000000000010000000000001000000100100000000
001000000000000000000000000000001110000000000000000000
000000000000001000000110001000000000000000000100000000
001000000000000001000000001111000000000010000000000000
000000000000001001100110000000000000000000000100000000
001000000000000001000000000111000000000010000000000000

.logic_tile 8 5
010000000000000101100000010001000000000000000100000000
001000000000000000000010100000000000000001000000000000
011000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
010000000000000001100000000000001010111100110000000000
011000000000000000100010100000011010111100110001000001
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000111111110010000000
001010000000000000000000001101001110110110110000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
110000000000001000000000010000001110010100000100000001
001000000000000001000011101001010000101000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000001001000100000001
111000000000000000000000000001001001000110000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000111110000000000000000000000000000
001000000000000000000111010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
101000000000000000000111000011001110111111110000000000
100000000000000000000010110101111101010000000000000000
010000000010001101000010100111100000000000000100000000
110000000000000001000100000000100000000001000000000000
000000000000000000000000001000011100101000000000000000
000000000000000000000000000111010000010100000000000000
000000000000000000000110010000011110000011110000000000
000000000110000000000010000000000000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000010000000110100101000000001001000000000000
000000000000000000000000000000001101001001000000000000
110000000000001000000000010001100001110110110000000001
100000000000000101000010000000101001110110110000000001

.logic_tile 2 6
100000000000001111100110100011100000000000001000000000
000000000000000101100000000000100000000000000000001000
101000000000001001100000010001111110001100111000000000
100000000000000101000010100000011010110011000000000000
010000000000000101100010110101001001110011000000000000
110000000000000001000110100000001101001100110000000000
000000000000000000000000010111001110000010100100000000
000000000000000000000010100000010000000010100000000000
000000000000000001100000010011011001010110100100000000
000000000000000000000010000101001001000001000000000000
000000000000000000000010110111000000101001010000000000
000000000000000000000110001101101001000110000000000000
000000000000000001100110000001111010000110000100000000
000000000000000000100000001011011010001011000000000000
110000000000000000000010100001000000110110110000000000
100000000000000000000100001101001000111111110000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011110000000110100000000
000000000000000000000000000000001010000000110000000000
010000000000000000000110000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001101000000000000000110000000
000000000000000000000000000111000000010110100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001010101000000100000000
000000000000000000000000000111000000010100000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000001000000000000000000001000110000000000000
000000000000000011000000000001001111001001000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000001100000100000100000000
000000000000000000000000000000000000000000000000000001

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011110000100000100100000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000001100000100000100100000
110000000000000000000000000000010000000000000000000000
000000000001000000000000000111100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000100001011000000000010000000100000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 7 6
000010000000000000000000000101000000000000000100000000
000000000000000000000010100000000000000001000000000000
011001000000000000000010100000000000000000000000000000
100000100000000101000011100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000010100100
001010000000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
110000000000000000000000001101111010101000000000000000
110000000000000000000010100101100000101001010000000000
000000000000001101000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100110100101101011010110110000000000
000000000000000000000100000111011000010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000011000000000000000100100000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000001
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000010000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000001000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
100000000000000000000110010000000000000000000000000000
000000000000000101000111110000000000000000000000000000
101000000000001000000000010001001010000001010100000000
100000000000000111000010000000100000000001010010000000
110000000000000101000010100000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000000001000011001110001110000000000
000000000000000000000000000111011111110010110000000000
000000000000000000000000000101001000100111010000000000
000000000000000000000010011101111000110110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001011101010000000000000
000000000000000000000000001001101000101010100000000000
110000000000001000000000000000000000010110100000000000
100000000000000001000011101001000000101001010000000000

.logic_tile 2 7
100000000000000000000111001001000000000000000100000000
000000000000000000000111100001100000010110100010000000
101000000000001000000010100000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000001100000000011000000010000100100000000
000000000000000000100000000000001110010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000010111101111010000000000000000000
000000000000000000000111101101101010000001000000000000
111000000000000000000000000011101000101001010100100000
100000000000000000000000000111010000111110100000000000
010000000000000101000011111111101010101000010100100000
110000000000000000000111110111011111111000100000000000
000000000000000001100110000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
000000000000000101100000001101111010000100000000000000
000000000000000000000000001101101010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000011000000000010000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001001000000000000000000110110110100000000
110000000000000001100000001001001110111001110000000010

.logic_tile 5 7
000000000000100001100000000000000000000000000000000000
000000000000001101000011110000000000000000000000000000
111000000000000000000010101011111100111001010000000000
100000000000000000000000001001011100111110110000000000
010000000000001000000110001000001100001000000000000000
110000000000000101000100001101001001000100000000000000
000000000000000000000011101011101111000100000000000000
000000000000000000000100000111101001000000000000000000
000000000000001001100000000001000000000000000000000000
000000000000100101100000000000000000000001000000000000
000000000000001000000000010001001100111111110100000000
000000000000001001000010010101001000110110100000000000
000000001010000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000011111101000110100000000000
000000000000001001000000000011011001000011000010000100

.logic_tile 6 7
000000000000000000000000011000000000000000000100000000
000000000000000000000011111011000000000010000000000000
001000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110001000000000000000000001000001010100000000000000000
010010000000000000000010111111011001010000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 7 7
000000000000000000000010100000001000000100000110000000
000000000000000101000000000000010000000000000001000000
001000000000000000000010100001100000000000000100000000
000000000000000101000010100000100000000001000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 8 7
000000000000000000000000000101011010000000000000000100
000000000000000000000010100111001010100000000010100000
001000000000000000000000000000000000010110100001000000
000000000110000000000000000101000000101001010000100000
010000000000001011100000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000001000000000111000001110110110110000001
000001000000000101000000000000001100110110110001000000
000000000000000001000000000101011010011010100010000000
000000000000000000000000000101001110010101110000000000
110000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100000001
110000000000000000000000000001000000000010000001000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000010000000000000
000000010000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000001000000000001001101010000010000000000000
000000000000000001000010111101001001000000000000000001
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010110101100000000000000100000000
000000000000000000000110000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000100100000000
000100000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000110000000000000000000100100000000
000000000000000000000111100000001001000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000000111011101010111100000000000
000000000000000101000000001001111010001011100000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000010000000010000000000001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000001010000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000100010000000000000000000000000000000

.logic_tile 5 8
000001000000001000000010101101101001010111100000000000
000000000000000101000010100011011111000111010000000000
111000000000000011100000000011100000100000010100000000
100000000000000101100000000000001010100000010000000010
010000100000001000000011100000000000000000000000000000
110001000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000011001110000000100000000
000000000000000101000000000000001100110000000000000000
000000000000011011100000000001001100000001010000000001
000000000000101001100000001111100000000000000000100000
000000000000001000000000010001011101111001010100000000
000000000000001001000010100001101100110000000000000000
010000000000000001000010000011111110111000110100000000
010000000000000000000100000000001110111000110000000010

.logic_tile 6 8
000000000000000001100110010000001000000100000100000010
000000000000000000100111000000010000000000000000000010
001000000000000000000000001000000000000000000100000000
000000001110000000000000001101000000000010000000000000
010000000000000000000000000101100000000110000000000000
010000000000000000000000001111001110000000000000000101
000010100001111111000110010000011010000100000100000000
000001000001110001100110010000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100110000001000000000000000100000111
000000000000000000000000000000000000000001000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000001101000010100000000000000000000100000000
000000000000001111000000000001000000000010000011100100
001000000000010000000000000000000000000000100110000000
000000000000100000000000000000001000000000000010000100
110000000000000000000000001000000000000000000110000000
110000000110000101000010001101000000000010000000100100
000000000000000000000010100000000000000000000110000000
000000000000000000000000001001000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000011
000001000000000000000000001101000000000010000000000000
000000000000000000000010000101000000000000000100000110
000000000000000000000100000000000000000001000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000001
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010010000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000100000000000
000001000000000000000000000000001110000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011111100000000100
000000000000000000000000000001001000101111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000010100101001000001100111000000000
000000000000001101000110110000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000111001000111100001000000000
000000000000000000000010100000100000111100000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000101000000110011000000000000

.logic_tile 2 9
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000001100000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000101000000000000011010000100000100000000
000000000000001101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000100
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000001101000000000000001010000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000101000000110000000000001000000001000000000
000000000001010111000011110000001010000000000000001000
001000000000001000000000000011100000000000001000000000
000000000000001101000000000000100000000000000000000000
010000000001000000000000011101001000000001011100000000
010000000000100000000010001111100000010100000000000000
000000000000000001100000000111101000001000010100000000
000000000000000000000000000000101001001000010000000000
000000000010000000000000000000011100111101010000000000
000000000000000000000000000001010000111110100000100000
000000000000000000000110010101100000010110100100000000
000000000000000000000010000000000000010110100000000000
000000000000000000000000001011100001001001000100000000
000000000000000000000000000101101101100000010000000000
010000000000000000000110000101111100011111110000000010
010000000000000000000000001001011011111111110000000000

.logic_tile 5 9
000000100000000000000000001000000000000000000100000100
000000000000000000000000001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000100000

.logic_tile 6 9
000000000000000101000010110000000000000000000101000001
000000000000000101000011010011000000000010000001000000
001000000000000011100011110001011001010110110000000000
000000000000000101100111101011111001010110100000000010
010000000000000101000010000001001011000000100010000000
110000000000000101000010100101101000000000000000000001
000000000000000101100111100011000001001001000000000000
000000000000000000000110100000101011001001000000000000
000000000000000000000110011001100001000000000000000000
000000000000100101000010001101001001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001001000000000100001000111
000000000000000000000000000001011000000000000010000000
010000000000000000000000000001000001111111110000000100
110000000000000000000000001101001011101111010000000100

.logic_tile 7 9
000001000000000000000000000000011100000100000100000000
000000100000000000000010110000000000000000000000000000
001000000000001000000000010101100000000000000100000000
000000000000001001000010100000000000000001000000000000
010000000000000000000000010000000001000000100100000000
010000000000000000000010100000001000000000000000000001
000000100001011101000000000011100001010000100000000000
000001000000000101000010100000001010010000100000000000
000000000000001000000000010111101010000011100000000000
000000000000001001000010011011111100000001010000000000
000000000001001001000000000000000000000000100000000000
000000000110100001000000000000001011000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000011001100000010110100000000000
000000000000000000000010011111100000111111110000100000

.logic_tile 8 9
000000000000000000000000001101011001110111110100000000
000000000000000011000000000001011111111001110001000000
001000000000000111100110101011111011110111110100000000
000000000000001101000010111101111010110110110000000100
010000000000001101100110100000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000001101000110110000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000111111000000001010000000000
000000000000000000000010001011000000000000000000000000
000000000000000000000000000001100001011111100100000000
000000000000001011000010110000101111011111100001000000
000000000110000000000000000001101110001111100000000000
000000000000001011000000000101001000101111110000000000
010000000000001000000110011011100001001001000000000000
110000000000000111000010000111001000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000100000111000010101000000000000000000100000000
000000000000000000100110101101000000000010000000000000
101000000000001101000010111001011110000000000000000000
100000000000000001000010001011111111000000100000000000
110000000000000101000010100000001000000100000100000000
010000000000000000100000000000010000000000000000000000
000000000000000101000010100101100000000000000100000000
000000000000000101100110110000000000000001000000000000
000000000000000000000000000101111001010010000000000000
000000000000000000000010001101001001000000000000000000
000000000000000000000110000111011001001000000000000000
000000000000000000000000000001001001000000000010000000
000000000000000001100000010101100000000000000100000000
000000000000100000000010100000100000000001000000000000
110000000000010000000110100000001010000100000100000000
100000000000100000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000010000000000000000100100000000
000000000000001101000011100000001000000000000000000000
101010100000000000000010110101000000000000000100000000
100001000000000000000111110000100000000001000000000000
010000000000000101000010100000000000000000000100000000
010000000000000000100100001011000000000010000000000000
000000000000001000000000000000000001000000100100000000
000000000000000111000000000000001001000000000000000000
000000100000000000000000000000000000000000100100000000
000000000000000000000010110000001010000000000000000000
000010100000000000000110000001100001111001110000000001
000000000000000000000000000000101010111001110010100000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000010110100100000000
100000000000001101000000001011000000101001010000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111100000000000000000010110100000000000
010000000000000000100000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000000001000000000000000110000000
110000000000000000000000000000000000000001001001000111

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000100000
000000000000000101000000000000011010000100000000000000
000000000000000000100000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000010100000100101000000010000000000000000000000000000
000001000000000000100011110000000000000000000000000000
001000001010001000000110001000000000010000100010000000
000000001110000001000100001001001000100000010000000000
010000000000000000000000001101101011011111100000000000
010000000000000111000011110111111000010111110000000000
000000000000000011100111000000001100000100000100000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000010000000001100000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000001000010000000010000000000000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000001010001000000000101111010000000010000000000
000000000000100000000000000000011010000000010000000001

.logic_tile 7 10
000000000000000101100000010000000000000010000010100001
000000000000000000000011100000000000000000000000000100
001000000000000111000000001101100000101001010010000000
000000000000000000000000001011100000000000000000000000
010000000000100000000000000001000000000000000000000000
010000000001000000000000000000000000000001000000000000
000000000100000011100110000011111010101000010000000000
000000000000000111100000000000001111101000010000000000
000000000000000101000110010101100000000000000100000000
000000000000000000100110010000000000000001000000000000
000000000000001000000110000000000000100000010000000000
000000000000001001000110010011001101010000100010000010
000000000000000000000000011001111110001111100000000000
000000000000000000000010011011001101101111110000000000
000000000000001000000000010000001101000011000000000000
000000000100000001000010010000011111000011000000000000

.logic_tile 8 10
000000000000001000000111000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000001000000110100000000000000000000100000000
000000000000001011000000001001000000000010000000000000
010000000000000001000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001100000000011101111011111110000000000
000000000000000000000000000001101110001111100000000000
000000000000000000000110000000000001000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000001000000000001011001110010110110000000000
000000000000001011000011100111011000101111110000000000
000000000000000001100000000001100000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000111000000000
000000000000000000
001100000000000000
010000000000000000
001000000000100000
000100000000100100
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000000000000000000010100000011011001100111000000000
000000000000000000000010100000011001110011000000000000
000000000000000000000000010101001000001100111000000000
000000000000000101000010010000100000110011000000000000
000000000000000000000110010001001000001100111000000000
000000000000000000000110010000100000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001010110011000000000010

.logic_tile 2 11
000000000000000000000000010000000000011001100000000000
000000000000000000000010101001001011100110010010000000
101000000000011101000010100101011000010101010000000000
100000000000100101100000000000100000010101010000000000
110000000000000101100110101011000000000110000000000000
110000000000000000000000001101101110000000000010000000
000000000000000101100110010101111000010101010000000000
000000000000000000000010100000000000010101010000000000
000000000000000000000110000001111000000000010000000000
000000000000000000000000000101011001001000000010000000
000000000000000000000000000000001011110011000100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100011100000000000011001100100000000
000000000000000000000000000101001001100110010000000000
110000000000000000000000000000011011001100110000000000
100000000000000000000000000000001011001100110000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000011101101111001010110000001
000000000000000000000010010111101110101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000

.logic_tile 5 11
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111001110100110000000010
000000000000000000000000000000111111110100110000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 6 11
000000000000000011100010110011101111010111110000000000
000000000000001111100010000011001110011111100000000000
001000000000000101000010110000011011000000110000000000
000000000000000111100011000000001001000000110000000000
010000000000001011100110000001011100000111110000000000
110000000000000001000110101011001111101111110000000000
000000000000001111100010111001101111010111110100000000
000000000000000001100110000101101110111011110000000010
000000000000000000000011010001001001011111110000000000
000000000000000001000011010001011000001111010000000000
000000000000001001000000000001111011011111100100000000
000000000000001011000000000101111000111111011000100000
000000000000001101000110100011001110000000000000000000
000000000000001011000010000101111100010000000000000000
110000000000000101100000001001000000111111110110000000
010000000000001101000000001101101011011111100000000000

.logic_tile 7 11
000000000000101011100011100111111101001111100000000000
000000000001011011000000000001101010011111110000000000
001000000000000011100111000001011000000000010000000000
000000000100000111100100000011001010000000000000000000
110000000000001000000111001101001110000000000000000000
110000000000000011000000000001011000100000000000000000
000010000000000011100000010000000000000000000100000000
000000000000000000000010000001000000000010000000000000
000000000000000101000000001101111000010111110000000000
000000000000000000100000001011101000100111110000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000010011001000000000010000000000000
000000000000100000000110100000000000000000000100000000
000000000001010000000010111101000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010011001000000000010000000000000

.logic_tile 8 11
000000000000000000000010111111100000110110110100000000
000000000000000000000010101111101010111111110000100000
001010100000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000001101100010100000000000000000000000000000
110000000000000101000100000000000000000000000000000000
000000000000001000000111111000000000000000000000000000
000000000000000101000011110011000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010000111000000000010000000000000
000000000000001001100000001001000000111111110100000000
000000000000000001100000000101101010101111010001000000
000000000000000001100110000101111001010110110000000000
000000000000000000100100001011101011011111110000000000
110000000000000000000110010101101010010111110000000000
010010000000000000000010000011111001101111010000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000001011000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000111000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
110000000000000000000000000000011000000100000100000000
001000000000000000000011100000000000000000000000000100
101000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000000001101000000000000001010000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000001101000000000001100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000010000011000000100000100000000
001000000000000000000010000000000000000000000000000000
000000000001000011100000000000000000000000000100000000
001000000000100000000010101101000000000010000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000001010000000110011111111101000000000000000000
001000000000000000000110011011111111000001000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000111000000000000000000000000000000
001000000000000000000110110000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000000000001000000000000000000000000000000000100100
001000000000001011000000000000000000000000000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000100000000
001000000000000000000000000001000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.logic_tile 6 12
010000000000000011100000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
001000000000001000000110001000000000000000000100000000
000000000000000101000000001101000000000010000010000000
010000000000000011100111010000000001000000100100000000
011000000000000000100011000000001010000000000000000000
000000000000000011100000010000001010000100000100000000
001000000000000000000011000000010000000000000010000010
000000000000000001100000010000011000000010100010000000
001000000000000000000010001011010000000001010010000000
000000000000000000000000011011101010011111110000000000
001000000000000000000011000111101011000111110000000000
000000000000000000000000001011011000001110000000000010
001000000000000000000000000001011101001111000000000010
110000000000001000000000000000000000000000100100000000
101000000000001101000000000000001000000000000000000000

.logic_tile 7 12
010000000000000000000000010111000000000000000100000000
001000000000000000000011100000100000000001000000000000
001000000000000000000000011001111010001111100000000000
000000000000000000000011010011111010101111110000000000
010000000000001000000000000000001100000100000100000000
011000000000000011000010000000010000000000000000000000
000000000000000111000010100000000000000000000100000000
001000000000000000000000001101000000000010000000000000
000000000000000001100010000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000010100000101101100000000000011000100000000000000000
001000000000001101000000000011011010010000000010100000
000000000000000000000000010000000001000000100100000000
001000000000000000000010110000001010000000000000000000
000000000000000000000000000011100000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 8 12
010000000000001000000110110000000000000000000000000000
001000000000000101000010100000000000000000000000000000
001000000000000000000110111001000000101001010100000000
000000000000000000000010101101001110011111100001100000
110000000000000000000000000111011110000010100000000000
111000000000000000000000000000110000000010100000000000
000000000001000000000000010111101100111001010100000000
001000000000000000000010001001011110110110010000000001
000000000000000000000000010111011010000001010100000001
001000000000000000000010001001010000000011110000100000
000000000000000000000000000001111110001000010100000001
001000000000000000000011110111101111101101110000000000
000000000000001000000010101111001111111100000000000000
001000000000000111000111110111101101011000000000000000
000000000000000111100000001011011110001001100100000001
001000000000000000100011111001101110000110100000100000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100100010
000000000100000000
000000000100000000
000000000100000001
000001111100010010
000000000100110000
000000000100000000
000011010100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000100000
000100000000100100
000000000000001100
000000000000001100
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 13
110000000000000101000010111001011000100110010000000000
001000000000000101100010000001101000100100010000000000
101000000000001101100000001101001000101011010000000000
100000000000000101000000001101111110010110100010000000
110000000000001000000110000001000001010000100000000000
011000000000000111000000000000001100010000100000000000
000000000000000101000000000101100000010000100000000000
001000000000000000100011100000001001010000100000000000
000000000000000000000000000000001000000001010000000000
001000000010000000000010000001010000000010100000000000
000000000000001000000000000001000000111111110000000000
001000000000000001000000001001000000000000000000000000
000000000000001000000000000001001010000000000100000000
001000000000000001000000000001100000000001010000100000
110000000000000000000000000001000001110110110000000100
101000000000000000000000001001001011111111110000000000

.logic_tile 2 13
010000000000000000000010100001001110010000000100000000
001000000000001101000000000101111111000000001001000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000110100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000000000000000
001000000000000000000010100111001011000110000000000000
000000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000010000000000000000000001101001100101011110000000000
001001000000000000000000000001100000010110100000100000
000000000000001000000110000000000000000000000000000000
001000000000000001000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
001000000000000000000000000011011100110000110000000000
000000000000000101000000001011101000111000110000100000
110000000000000101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000110100111111111001100000100000000
001000000000000000000110000101011000111100110000100000
000000000000001000000000001001101010111001110100000000
001010100000001101000000000111001110010001110010100000
000000000000001000000011000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
001000000000001001000010100000000000000000000000000000

.logic_tile 7 13
010000000000000000000000000000000001000000100100000000
001000000000000000000000000000001010000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
111000000000000000000000000000001011000000000000000000
000000000000000011100111000011100000000000000000000000
001000000000000000000000000000100000000001000000000000
000001000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010010000000000000000000000000000
000000000000000000000011100000011000000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111110000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000011011100010001110100000000
001000000000000000000000000000001011010001110000100000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000101010100000000
000000001100010000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
100000000000001000000110010101101100110110010000000000
000000000000001011000010000000101000110110010000000000
101000000000000101000000000001011100101000000000000000
100000000000000101000000001001100000000000000000000000
110000000000000101000010100001100000000110000100000000
110000000000000000100010110000001001000110000000000000
000000000000000000000000010001101010000110000100000000
000000000000000101000011011101011110001011000000000000
000000000000000001100000000111011010010110100100000000
000000000000000000000000000101001011000010000000000000
000000000000001000000000000001011100010000000000000000
000000000000000001000000000000101001010000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000001100000100000100000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011100000000000000100100010
000000000000000000000000000000000000000001000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100100000
000000000000000000000000000000100000000001000010000000
000000001100000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000011010000100000110000000
000000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 14
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000001110000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000001100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000001001100000000001111011001100111000000000
000000000000000001000000000000001011110011000000000000
000000000000000000000010100101101000110011000000000000
000000000000000000000000001101100000001100110000000000
000000000000000001100000010000000000000000000000000000
000000000000000101000011100000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000001010010101010100000000
110000000000000111000000000101000000101010100000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000010100000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000001111000010010
000011011000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000011000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000000000000000000
000011010000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 r_counter[0]_$glb_clk
.sym 4 lvds_clock_buf
.sym 6 i_sck$SB_IO_IN_$glb_clk
.sym 7 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 47 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 53 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 54 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 177 rx_09_fifo.wr_addr_gray_rd[4]
.sym 178 rx_09_fifo.wr_addr_gray_rd[5]
.sym 179 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 180 rx_09_fifo.wr_addr_gray_rd[3]
.sym 181 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 182 rx_09_fifo.wr_addr_gray_rd[2]
.sym 184 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 291 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 292 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 293 rx_09_fifo.wr_addr[7]
.sym 294 rx_09_fifo.wr_addr[5]
.sym 295 rx_09_fifo.wr_addr_gray[5]
.sym 296 rx_09_fifo.wr_addr_gray[4]
.sym 298 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 405 io_pmod[1]$SB_IO_OUT
.sym 406 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 408 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 462 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 482 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 519 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 520 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 521 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 522 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 523 lvds_rx_09_inst.r_phase_count[1]
.sym 525 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 526 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 528 w_rx_09_fifo_full
.sym 634 w_rx_09_fifo_data[0]
.sym 636 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 637 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 639 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 640 lvds_rx_09_inst.r_phase_count[0]
.sym 779 w_lvds_rx_09_d0
.sym 823 w_lvds_rx_09_d1
.sym 826 w_lvds_rx_09_d0
.sym 827 w_lvds_rx_09_d1
.sym 830 io_pmod[0]$SB_IO_OUT
.sym 852 io_pmod[0]$SB_IO_OUT
.sym 862 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 863 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 864 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 865 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 867 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 892 io_pmod[0]$SB_IO_OUT
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 974 rx_24_fifo.wr_addr[7]
.sym 975 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 976 rx_24_fifo.wr_addr[3]
.sym 977 rx_24_fifo.wr_addr[5]
.sym 978 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 979 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 980 rx_24_fifo.wr_addr[6]
.sym 981 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 1089 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 1090 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 1091 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 1092 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 1093 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 1094 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 1095 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 1169 $PACKER_VCC_NET
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_buf
.sym 1191 $PACKER_VCC_NET
.sym 1202 lvds_rx_24_inst.r_state_if[0]
.sym 1205 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 1277 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1316 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 1317 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 1318 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 1319 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 1320 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 1321 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 1322 w_rx_24_fifo_push
.sym 1323 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 1362 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_buf
.sym 1427 $PACKER_VCC_NET
.sym 1430 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 1431 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 1432 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 1433 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 1434 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 1435 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 1508 w_rx_24_fifo_empty
.sym 1545 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 1546 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 1548 lvds_rx_24_inst.r_phase_count[1]
.sym 1549 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 1601 $PACKER_VCC_NET
.sym 1713 $PACKER_VCC_NET
.sym 1886 io_pmod[3]$SB_IO_OUT
.sym 2063 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 2064 rx_09_fifo.wr_addr_gray_rd[1]
.sym 2065 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 2067 rx_09_fifo.wr_addr_gray_rd[0]
.sym 2068 rx_09_fifo.wr_addr_gray_rd[7]
.sym 2069 rx_09_fifo.wr_addr_gray_rd[6]
.sym 2080 io_pmod[3]$SB_IO_OUT
.sym 2098 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 2119 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 2122 rx_09_fifo.wr_addr[7]
.sym 2124 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 2155 rx_09_fifo.wr_addr_gray_rd[3]
.sym 2161 rx_09_fifo.wr_addr_gray_rd[5]
.sym 2162 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 2164 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 2167 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 2174 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 2185 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 2186 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 2187 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 2188 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 2223 rx_09_fifo.wr_addr_gray_rd[5]
.sym 2227 rx_09_fifo.wr_addr_gray_rd[3]
.sym 2232 r_counter[0]_$glb_clk
.sym 2236 rx_09_fifo.wr_addr_gray[1]
.sym 2237 rx_09_fifo.wr_addr[4]
.sym 2238 rx_09_fifo.wr_addr_gray[3]
.sym 2239 rx_09_fifo.wr_addr_gray[2]
.sym 2240 rx_09_fifo.wr_addr[3]
.sym 2241 rx_09_fifo.wr_addr_gray[0]
.sym 2247 rx_09_fifo.wr_addr_gray_rd[6]
.sym 2263 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 2269 rx_09_fifo.wr_addr[5]
.sym 2276 io_pmod[0]$SB_IO_OUT
.sym 2280 io_pmod[0]$SB_IO_OUT
.sym 2295 rx_09_fifo.wr_addr_gray_rd[4]
.sym 2299 rx_09_fifo.wr_addr_gray[5]
.sym 2300 rx_09_fifo.wr_addr_gray[4]
.sym 2306 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2307 rx_09_fifo.wr_addr_gray[3]
.sym 2308 rx_09_fifo.wr_addr_gray[2]
.sym 2315 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2316 rx_09_fifo.wr_addr_gray_rd[2]
.sym 2320 rx_09_fifo.wr_addr_gray[4]
.sym 2328 rx_09_fifo.wr_addr_gray[5]
.sym 2332 rx_09_fifo.wr_addr_gray_rd[2]
.sym 2339 rx_09_fifo.wr_addr_gray[3]
.sym 2345 rx_09_fifo.wr_addr_gray_rd[4]
.sym 2350 rx_09_fifo.wr_addr_gray[2]
.sym 2362 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2364 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2367 r_counter[0]_$glb_clk
.sym 2370 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 2371 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 2372 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 2373 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2374 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2375 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 2376 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2395 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 2424 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 2429 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2430 io_pmod[1]$SB_IO_OUT
.sym 2437 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2445 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2447 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2450 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2451 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2453 io_pmod[0]$SB_IO_OUT
.sym 2455 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 2458 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2463 io_pmod[1]$SB_IO_OUT
.sym 2464 io_pmod[0]$SB_IO_OUT
.sym 2468 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 2476 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2479 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2485 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 2497 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 2500 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 2501 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 2502 lvds_clock_buf
.sym 2503 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2504 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2505 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 2506 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 2507 rx_09_fifo.wr_addr[2]
.sym 2508 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 2509 rx_09_fifo.wr_addr_gray[6]
.sym 2510 rx_09_fifo.wr_addr[6]
.sym 2511 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 2520 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 2522 rx_09_fifo.wr_addr[7]
.sym 2524 rx_09_fifo.wr_addr[5]
.sym 2538 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2557 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2559 w_rx_09_fifo_full
.sym 2563 io_pmod[0]$SB_IO_OUT
.sym 2565 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2567 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2578 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2584 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2590 w_rx_09_fifo_full
.sym 2591 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2593 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2596 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2597 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2608 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2609 io_pmod[0]$SB_IO_OUT
.sym 2610 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2636 lvds_rx_09_inst.r_push_SB_DFFNESR_Q_E
.sym 2637 lvds_clock_buf
.sym 2638 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2640 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 2641 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 2642 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2643 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 2644 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 2645 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 2646 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 2651 io_pmod[1]$SB_IO_OUT
.sym 2652 rx_09_fifo.wr_addr[6]
.sym 2654 rx_09_fifo.wr_addr[2]
.sym 2655 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2656 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 2658 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 2669 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 2670 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 2698 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2699 io_pmod[0]$SB_IO_OUT
.sym 2700 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2701 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2703 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2710 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2711 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2714 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 2719 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2720 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 2722 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2725 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 2731 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2732 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2733 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2734 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2738 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 2743 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 2746 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 2752 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 2762 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2763 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2768 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2769 io_pmod[0]$SB_IO_OUT
.sym 2771 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 2772 lvds_clock_buf
.sym 2773 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2774 io_pmod[6]$SB_IO_OUT
.sym 2777 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 2778 w_rx_09_fifo_data[1]
.sym 2792 io_pmod[0]$SB_IO_OUT
.sym 2809 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 2820 io_pmod[0]$SB_IO_OUT
.sym 2827 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2829 w_lvds_rx_09_d1
.sym 2830 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2831 w_lvds_rx_09_d0
.sym 2833 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2835 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2836 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 2837 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2838 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2845 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 2855 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2857 io_pmod[0]$SB_IO_OUT
.sym 2867 w_lvds_rx_09_d1
.sym 2869 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 2878 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 2880 io_pmod[0]$SB_IO_OUT
.sym 2881 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 2884 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 2885 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2886 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2887 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2896 w_lvds_rx_09_d1
.sym 2897 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 2898 w_lvds_rx_09_d0
.sym 2899 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 2902 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 2906 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 2907 lvds_clock_buf
.sym 2908 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 2910 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 2912 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 2913 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 2915 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 2925 w_rx_09_fifo_data[0]
.sym 2940 $PACKER_VCC_NET
.sym 2944 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3045 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 3046 rx_24_fifo.wr_addr_gray_rd[3]
.sym 3048 rx_24_fifo.wr_addr_gray_rd[7]
.sym 3049 rx_24_fifo.wr_addr_gray_rd[5]
.sym 3050 rx_24_fifo.wr_addr_gray_rd[4]
.sym 3051 rx_24_fifo.wr_addr_gray_rd[2]
.sym 3104 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3105 rx_24_fifo.wr_addr[7]
.sym 3107 rx_24_fifo.wr_addr[3]
.sym 3108 rx_24_fifo.wr_addr[5]
.sym 3111 rx_24_fifo.wr_addr[6]
.sym 3115 rx_24_fifo.wr_addr[2]
.sym 3119 rx_24_fifo.wr_addr[4]
.sym 3124 $PACKER_VCC_NET
.sym 3129 $nextpnr_ICESTORM_LC_3$O
.sym 3131 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3135 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 3137 rx_24_fifo.wr_addr[2]
.sym 3141 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 3143 rx_24_fifo.wr_addr[3]
.sym 3145 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 3147 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 3149 rx_24_fifo.wr_addr[4]
.sym 3151 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 3153 $nextpnr_ICESTORM_LC_4$I3
.sym 3156 rx_24_fifo.wr_addr[5]
.sym 3157 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 3159 $nextpnr_ICESTORM_LC_4$COUT
.sym 3161 $PACKER_VCC_NET
.sym 3163 $nextpnr_ICESTORM_LC_4$I3
.sym 3165 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 3167 rx_24_fifo.wr_addr[6]
.sym 3172 rx_24_fifo.wr_addr[7]
.sym 3175 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 3179 rx_24_fifo.wr_addr_gray[2]
.sym 3180 rx_24_fifo.wr_addr_gray[4]
.sym 3181 rx_24_fifo.wr_addr[2]
.sym 3182 rx_24_fifo.wr_addr_gray[5]
.sym 3183 rx_24_fifo.wr_addr_gray[3]
.sym 3184 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3185 rx_24_fifo.wr_addr[4]
.sym 3186 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3204 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3206 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3207 rx_24_fifo.wr_addr_gray_rd[7]
.sym 3221 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3233 w_rx_24_fifo_push
.sym 3234 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 3235 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3236 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3237 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 3238 rx_24_fifo.wr_addr[6]
.sym 3239 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3241 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3243 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 3244 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 3245 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3246 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3247 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3250 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3255 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3257 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3258 rx_24_fifo.wr_addr[2]
.sym 3263 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3265 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3271 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3272 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 3273 rx_24_fifo.wr_addr[2]
.sym 3274 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3280 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 3284 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 3289 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 3290 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 3291 rx_24_fifo.wr_addr[6]
.sym 3292 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 3295 w_rx_24_fifo_push
.sym 3296 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 3297 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 3298 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 3302 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3310 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 3311 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3312 lvds_clock_buf
.sym 3313 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3314 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 3315 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 3316 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 3317 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 3318 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 3319 rx_24_fifo.wr_addr_gray[0]
.sym 3320 rx_24_fifo.wr_addr_gray[1]
.sym 3321 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 3327 w_rx_24_fifo_push
.sym 3328 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 3329 io_pmod[0]$SB_IO_OUT
.sym 3349 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3350 w_rx_24_fifo_push
.sym 3359 lvds_rx_24_inst.r_state_if[0]
.sym 3360 io_pmod[0]$SB_IO_OUT
.sym 3369 rx_24_fifo.wr_addr[3]
.sym 3370 rx_24_fifo.wr_addr[5]
.sym 3373 rx_24_fifo.wr_addr[6]
.sym 3374 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3375 rx_24_fifo.wr_addr[7]
.sym 3377 rx_24_fifo.wr_addr[2]
.sym 3381 rx_24_fifo.wr_addr[4]
.sym 3382 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3399 $nextpnr_ICESTORM_LC_6$O
.sym 3402 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3405 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3408 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 3409 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 3411 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3413 rx_24_fifo.wr_addr[2]
.sym 3415 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 3417 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3419 rx_24_fifo.wr_addr[3]
.sym 3421 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 3423 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3425 rx_24_fifo.wr_addr[4]
.sym 3427 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 3429 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3432 rx_24_fifo.wr_addr[5]
.sym 3433 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 3435 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3438 rx_24_fifo.wr_addr[6]
.sym 3439 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 3444 rx_24_fifo.wr_addr[7]
.sym 3445 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 3450 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 3451 rx_24_fifo.wr_addr_gray_rd[0]
.sym 3452 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 3453 rx_24_fifo.wr_addr_gray_rd[1]
.sym 3454 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 3455 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 3474 io_pmod[0]$SB_IO_OUT
.sym 3480 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 3487 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3504 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3507 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3514 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3538 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3555 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3581 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3582 lvds_clock_buf
.sym 3583 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3584 w_rx_24_fifo_empty
.sym 3587 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 3589 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3611 w_rx_24_fifo_full
.sym 3630 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3637 lvds_rx_24_inst.r_state_if[0]
.sym 3638 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3639 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3640 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3641 w_lvds_rx_24_d0
.sym 3642 w_lvds_rx_24_d1
.sym 3645 w_rx_24_fifo_full
.sym 3648 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3650 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3651 io_pmod[0]$SB_IO_OUT
.sym 3655 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3657 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3661 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 3670 w_lvds_rx_24_d0
.sym 3671 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3672 lvds_rx_24_inst.r_state_if[0]
.sym 3673 w_lvds_rx_24_d1
.sym 3676 io_pmod[0]$SB_IO_OUT
.sym 3677 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3678 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 3679 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 3683 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3684 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3689 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 3690 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3694 lvds_rx_24_inst.r_state_if[0]
.sym 3697 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3700 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3701 lvds_rx_24_inst.r_state_if[0]
.sym 3706 lvds_rx_24_inst.r_state_if[0]
.sym 3707 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3709 w_rx_24_fifo_full
.sym 3712 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3713 lvds_rx_24_inst.r_state_if[0]
.sym 3714 io_pmod[0]$SB_IO_OUT
.sym 3716 lvds_rx_24_inst.r_push_SB_DFFNESR_Q_E
.sym 3717 lvds_clock_buf
.sym 3718 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3719 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 3720 rx_24_fifo.wr_addr_gray_rd[6]
.sym 3735 lvds_rx_24_inst.r_state_if_SB_DFFNESR_Q_E
.sym 3741 w_rx_24_fifo_full
.sym 3747 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 3752 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 3772 lvds_rx_24_inst.r_state_if[0]
.sym 3774 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3775 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3776 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3777 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3781 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 3782 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 3783 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3784 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3786 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3789 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3792 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3796 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 3799 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3806 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 3807 lvds_rx_24_inst.r_state_if[0]
.sym 3808 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 3811 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3812 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3814 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3818 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 3819 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3823 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 3824 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3825 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 3826 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3829 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 3830 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 3831 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 3832 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 3836 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3837 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3838 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3851 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 3852 lvds_clock_buf
.sym 3853 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 3856 rx_24_fifo.wr_addr_gray[6]
.sym 3885 o_shdn_tx_lna$SB_IO_OUT
.sym 3909 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 3911 lvds_rx_24_inst.r_phase_count[1]
.sym 3912 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 3918 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3919 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3920 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 3921 $PACKER_VCC_NET
.sym 3939 $nextpnr_ICESTORM_LC_10$O
.sym 3941 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 3945 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[2]
.sym 3947 lvds_rx_24_inst.r_phase_count[1]
.sym 3948 $PACKER_VCC_NET
.sym 3949 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 3952 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 3953 $PACKER_VCC_NET
.sym 3955 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[2]
.sym 3965 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 3973 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 4251 io_pmod[3]$SB_IO_OUT
.sym 4279 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 4289 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 4290 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 4303 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 4354 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 4355 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 4356 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 4357 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 4359 r_counter[0]_$glb_clk
.sym 4360 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 4396 io_pmod[3]$SB_IO_OUT
.sym 4420 rx_09_fifo.wr_addr[3]
.sym 4431 rx_09_fifo.wr_addr[4]
.sym 4444 rx_09_fifo.wr_addr_gray[1]
.sym 4454 rx_09_fifo.wr_addr_gray_rd[0]
.sym 4457 rx_09_fifo.wr_addr_gray[0]
.sym 4467 rx_09_fifo.wr_addr_gray_rd[1]
.sym 4471 rx_09_fifo.wr_addr[7]
.sym 4472 rx_09_fifo.wr_addr_gray[6]
.sym 4477 rx_09_fifo.wr_addr_gray_rd[1]
.sym 4484 rx_09_fifo.wr_addr_gray[1]
.sym 4488 rx_09_fifo.wr_addr_gray_rd[0]
.sym 4501 rx_09_fifo.wr_addr_gray[0]
.sym 4506 rx_09_fifo.wr_addr[7]
.sym 4514 rx_09_fifo.wr_addr_gray[6]
.sym 4522 r_counter[0]_$glb_clk
.sym 4538 rx_09_fifo.wr_addr_gray_rd[7]
.sym 4544 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 4558 rx_09_fifo.wr_addr_gray[6]
.sym 4559 w_rx_09_fifo_full
.sym 4566 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4567 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 4572 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 4575 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4576 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4577 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4587 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4611 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4613 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4618 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 4625 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 4628 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4629 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4634 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 4642 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4643 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4644 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 4645 lvds_clock_buf
.sym 4646 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 4672 $PACKER_VCC_NET
.sym 4688 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 4690 rx_09_fifo.wr_addr[7]
.sym 4691 rx_09_fifo.wr_addr[2]
.sym 4694 rx_09_fifo.wr_addr[3]
.sym 4695 rx_09_fifo.wr_addr[5]
.sym 4699 rx_09_fifo.wr_addr[4]
.sym 4702 rx_09_fifo.wr_addr[6]
.sym 4703 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4720 $nextpnr_ICESTORM_LC_5$O
.sym 4723 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4726 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 4728 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 4730 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4732 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 4734 rx_09_fifo.wr_addr[2]
.sym 4736 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 4738 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 4740 rx_09_fifo.wr_addr[3]
.sym 4742 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 4744 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 4747 rx_09_fifo.wr_addr[4]
.sym 4748 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 4750 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 4753 rx_09_fifo.wr_addr[5]
.sym 4754 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 4756 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 4758 rx_09_fifo.wr_addr[6]
.sym 4760 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 4764 rx_09_fifo.wr_addr[7]
.sym 4766 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 4812 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4813 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4815 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 4816 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4817 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4818 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4819 io_pmod[1]$SB_IO_OUT
.sym 4828 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4829 w_rx_09_fifo_full
.sym 4838 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 4842 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4845 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4850 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 4853 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4856 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 4857 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 4858 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4859 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 4863 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 4868 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4869 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4870 w_rx_09_fifo_full
.sym 4871 io_pmod[1]$SB_IO_OUT
.sym 4876 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 4877 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4880 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 4889 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 4890 lvds_rx_09_inst.r_push_SB_LUT4_I3_O
.sym 4891 lvds_clock_buf
.sym 4892 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 4907 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 4910 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 4911 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 4934 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 4935 io_pmod[0]$SB_IO_OUT
.sym 4937 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 4938 lvds_rx_09_inst.r_phase_count[1]
.sym 4939 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 4940 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 4942 $PACKER_VCC_NET
.sym 4943 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 4944 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4945 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 4948 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 4951 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 4952 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 4956 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 4957 lvds_rx_09_inst.r_phase_count[0]
.sym 4959 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 4961 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4965 lvds_rx_09_inst.r_phase_count[0]
.sym 4966 $nextpnr_ICESTORM_LC_0$O
.sym 4968 lvds_rx_09_inst.r_phase_count[0]
.sym 4972 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 4974 lvds_rx_09_inst.r_phase_count[1]
.sym 4975 $PACKER_VCC_NET
.sym 4976 lvds_rx_09_inst.r_phase_count[0]
.sym 4980 $PACKER_VCC_NET
.sym 4981 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 4982 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 4986 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 4988 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4991 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 4992 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 4993 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 4994 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 4997 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 4998 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 4999 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 5003 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 5004 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 5005 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 5006 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 5009 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 5010 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 5011 io_pmod[0]$SB_IO_OUT
.sym 5013 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 5014 lvds_clock_buf
.sym 5015 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5028 w_cs[1]
.sym 5059 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 5060 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5061 w_rx_09_fifo_data[1]
.sym 5064 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 5074 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 5082 w_lvds_rx_09_d0
.sym 5090 w_rx_09_fifo_data[1]
.sym 5091 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 5108 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 5115 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 5116 w_lvds_rx_09_d0
.sym 5136 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 5137 lvds_clock_buf
.sym 5138 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5151 io_pmod[6]$SB_IO_OUT
.sym 5173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 5182 rx_24_fifo.wr_addr_gray_rd[3]
.sym 5183 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 5184 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 5186 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5189 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 5194 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 5195 rx_24_fifo.wr_addr_gray_rd[2]
.sym 5219 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 5220 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 5221 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 5222 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 5232 rx_24_fifo.wr_addr_gray_rd[2]
.sym 5237 rx_24_fifo.wr_addr_gray_rd[4]
.sym 5251 rx_24_fifo.wr_addr_gray_rd[3]
.sym 5260 r_counter[0]_$glb_clk
.sym 5271 io_pmod[3]$SB_IO_OUT
.sym 5281 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 5306 rx_24_fifo.wr_addr_gray[5]
.sym 5308 rx_24_fifo.wr_addr_gray_rd[5]
.sym 5311 rx_24_fifo.wr_addr_gray[2]
.sym 5312 rx_24_fifo.wr_addr_gray[4]
.sym 5315 rx_24_fifo.wr_addr_gray[3]
.sym 5327 rx_24_fifo.wr_addr[7]
.sym 5344 rx_24_fifo.wr_addr_gray_rd[5]
.sym 5351 rx_24_fifo.wr_addr_gray[3]
.sym 5361 rx_24_fifo.wr_addr[7]
.sym 5366 rx_24_fifo.wr_addr_gray[5]
.sym 5374 rx_24_fifo.wr_addr_gray[4]
.sym 5380 rx_24_fifo.wr_addr_gray[2]
.sym 5383 r_counter[0]_$glb_clk
.sym 5393 sys_ctrl_ins.reset_cmd
.sym 5411 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5426 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5428 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5432 io_pmod[0]$SB_IO_OUT
.sym 5433 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5435 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5437 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5438 w_rx_24_fifo_push
.sym 5444 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5449 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5454 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5461 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5466 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5471 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5479 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5485 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5490 io_pmod[0]$SB_IO_OUT
.sym 5491 w_rx_24_fifo_push
.sym 5498 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5501 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5505 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5506 lvds_clock_buf
.sym 5507 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5521 $PACKER_VCC_NET
.sym 5522 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5528 io_pmod[0]$SB_IO_OUT
.sym 5551 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5553 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5554 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5556 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5558 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5560 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5562 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5563 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5564 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5568 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5574 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5576 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5582 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5584 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5589 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 5591 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5594 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 5595 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 5596 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 5601 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5603 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 5606 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5607 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 5608 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5609 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5614 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 5615 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5618 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 5620 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 5626 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5627 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 5628 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5629 lvds_clock_buf
.sym 5630 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5643 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 5647 w_rx_24_fifo_full
.sym 5649 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 5653 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 5661 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 5676 rx_24_fifo.wr_addr_gray_rd[1]
.sym 5677 rx_24_fifo.wr_addr_gray[0]
.sym 5682 rx_24_fifo.wr_addr_gray_rd[0]
.sym 5685 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5686 rx_24_fifo.wr_addr_gray[1]
.sym 5694 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5695 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5702 w_rx_24_fifo_push
.sym 5703 w_rx_24_fifo_full
.sym 5712 rx_24_fifo.wr_addr_gray_rd[1]
.sym 5720 rx_24_fifo.wr_addr_gray[0]
.sym 5723 rx_24_fifo.wr_addr_gray_rd[0]
.sym 5730 rx_24_fifo.wr_addr_gray[1]
.sym 5735 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 5736 w_rx_24_fifo_full
.sym 5737 w_rx_24_fifo_push
.sym 5738 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 5741 rx_24_fifo.wr_addr_gray_rd[7]
.sym 5752 r_counter[0]_$glb_clk
.sym 5795 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 5798 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 5800 io_pmod[0]$SB_IO_OUT
.sym 5804 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 5806 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5809 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 5811 lvds_rx_24_inst.r_state_if[0]
.sym 5819 w_rx_24_fifo_empty
.sym 5821 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 5822 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 5828 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 5829 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 5830 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 5831 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 5846 w_rx_24_fifo_empty
.sym 5847 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 5848 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 5858 io_pmod[0]$SB_IO_OUT
.sym 5859 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 5861 lvds_rx_24_inst.r_state_if[0]
.sym 5875 r_counter[0]_$glb_clk
.sym 5876 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 5897 o_shdn_tx_lna$SB_IO_OUT
.sym 5908 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 5920 rx_24_fifo.wr_addr_gray[6]
.sym 5935 rx_24_fifo.wr_addr_gray_rd[6]
.sym 5954 rx_24_fifo.wr_addr_gray_rd[6]
.sym 5960 rx_24_fifo.wr_addr_gray[6]
.sym 5998 r_counter[0]_$glb_clk
.sym 6015 $PACKER_VCC_NET
.sym 6049 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 6054 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 6068 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 6086 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 6089 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 6120 lvds_rx_24_inst.r_push_SB_LUT4_I3_O
.sym 6121 lvds_clock_buf
.sym 6122 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6314 o_shdn_tx_lna$SB_IO_OUT
.sym 6423 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 6424 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 6429 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 6515 spi_if_ins.w_rx_data[6]
.sym 6562 spi_if_ins.w_rx_data[6]
.sym 6606 io_pmod[3]$SB_IO_OUT
.sym 6664 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 6665 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[3]
.sym 6666 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 6667 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 6669 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 6712 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 6764 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 6766 spi_if_ins.r_tx_byte[3]
.sym 6767 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[3]
.sym 6768 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 6770 spi_if_ins.r_tx_byte[2]
.sym 6771 spi_if_ins.r_tx_byte[5]
.sym 6806 rx_09_fifo.wr_addr[3]
.sym 6808 rx_09_fifo.wr_addr[4]
.sym 6812 $PACKER_VCC_NET
.sym 6821 r_tx_data[5]
.sym 6823 r_tx_data[3]
.sym 6867 w_cs[2]
.sym 6870 w_cs[1]
.sym 6872 w_cs[3]
.sym 6910 w_rx_09_fifo_full
.sym 6968 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 6969 r_tx_data[5]
.sym 6970 r_tx_data[3]
.sym 6972 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 6973 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 6975 r_tx_data[2]
.sym 7010 $PACKER_VCC_NET
.sym 7018 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 7020 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 7026 w_rx_24_fifo_empty
.sym 7028 w_rx_09_fifo_full
.sym 7031 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 7070 w_tx_data_smi[1]
.sym 7073 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 7074 w_tx_data_smi[0]
.sym 7076 w_tx_data_smi[2]
.sym 7109 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7121 w_tx_data_io[3]
.sym 7174 sys_ctrl_ins.reset_count[2]
.sym 7175 sys_ctrl_ins.reset_count[3]
.sym 7176 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 7177 sys_ctrl_ins.reset_count[0]
.sym 7178 sys_ctrl_ins.reset_count[1]
.sym 7179 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 7233 w_tx_data_io[2]
.sym 7276 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 7281 io_pmod[0]$SB_IO_OUT
.sym 7335 io_pmod[0]$SB_IO_OUT
.sym 7381 w_rx_24_fifo_full
.sym 7424 sys_ctrl_ins.reset_cmd
.sym 7433 w_rx_24_fifo_empty
.sym 7632 $PACKER_VCC_NET
.sym 7948 o_shdn_rx_lna$SB_IO_OUT
.sym 8093 $PACKER_GND_NET
.sym 8117 $PACKER_GND_NET
.sym 8125 $PACKER_GND_NET
.sym 8247 spi_if_ins.spi.r_tx_byte[7]
.sym 8249 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 8252 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 8253 spi_if_ins.spi.r_tx_byte[5]
.sym 8305 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 8308 $PACKER_GND_NET
.sym 8324 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 8330 io_pmod[3]$SB_IO_OUT
.sym 8341 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 8343 rx_09_fifo.wr_addr_gray_rd[6]
.sym 8349 rx_09_fifo.wr_addr_gray_rd[7]
.sym 8363 rx_09_fifo.wr_addr_gray_rd[6]
.sym 8371 rx_09_fifo.wr_addr_gray_rd[7]
.sym 8398 io_pmod[3]$SB_IO_OUT
.sym 8400 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 8401 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 8403 r_counter[0]_$glb_clk
.sym 8406 spi_if_ins.spi.r_tx_byte[1]
.sym 8407 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 8408 spi_if_ins.spi.r_tx_byte[3]
.sym 8409 spi_if_ins.spi.r_tx_byte[6]
.sym 8410 spi_if_ins.spi.r_tx_byte[2]
.sym 8412 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 8413 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 8430 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 8433 rx_09_fifo.wr_addr[2]
.sym 8435 rx_09_fifo.wr_addr[6]
.sym 8438 io_pmod[3]$SB_IO_OUT
.sym 8439 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 8457 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8462 spi_if_ins.spi.r_rx_byte[6]
.sym 8493 spi_if_ins.spi.r_rx_byte[6]
.sym 8525 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 8526 r_counter[0]_$glb_clk
.sym 8528 spi_if_ins.spi.r_rx_byte[6]
.sym 8530 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 8553 spi_if_ins.w_rx_data[6]
.sym 8555 spi_if_ins.r_tx_byte[5]
.sym 8561 spi_if_ins.r_tx_byte[3]
.sym 8562 spi_if_ins.r_tx_byte[6]
.sym 8570 $PACKER_VCC_NET
.sym 8576 rx_09_fifo.wr_addr[4]
.sym 8582 rx_09_fifo.wr_addr[3]
.sym 8586 rx_09_fifo.wr_addr[7]
.sym 8588 rx_09_fifo.wr_addr[5]
.sym 8593 rx_09_fifo.wr_addr[2]
.sym 8595 rx_09_fifo.wr_addr[6]
.sym 8599 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 8601 $nextpnr_ICESTORM_LC_1$O
.sym 8603 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 8607 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 8610 rx_09_fifo.wr_addr[2]
.sym 8613 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 8616 rx_09_fifo.wr_addr[3]
.sym 8617 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 8619 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 8622 rx_09_fifo.wr_addr[4]
.sym 8623 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 8625 $nextpnr_ICESTORM_LC_2$I3
.sym 8627 rx_09_fifo.wr_addr[5]
.sym 8629 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 8631 $nextpnr_ICESTORM_LC_2$COUT
.sym 8634 $PACKER_VCC_NET
.sym 8635 $nextpnr_ICESTORM_LC_2$I3
.sym 8637 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 8639 rx_09_fifo.wr_addr[6]
.sym 8644 rx_09_fifo.wr_addr[7]
.sym 8647 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 8652 w_rx_09_fifo_full
.sym 8654 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 8659 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8661 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 8674 spi_if_ins.w_rx_data[6]
.sym 8679 spi_if_ins.r_tx_byte[2]
.sym 8684 spi_if_ins.w_rx_data[5]
.sym 8692 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 8694 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 8696 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 8697 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 8699 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 8702 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 8703 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[3]
.sym 8704 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 8708 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 8710 r_tx_data[5]
.sym 8712 r_tx_data[3]
.sym 8714 rx_09_fifo.wr_addr[2]
.sym 8715 r_tx_data[2]
.sym 8720 rx_09_fifo.wr_addr[6]
.sym 8721 io_pmod[1]$SB_IO_OUT
.sym 8722 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 8725 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 8726 rx_09_fifo.wr_addr[6]
.sym 8727 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[3]
.sym 8728 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 8739 r_tx_data[3]
.sym 8743 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 8744 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 8745 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 8746 io_pmod[1]$SB_IO_OUT
.sym 8749 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 8750 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 8751 rx_09_fifo.wr_addr[2]
.sym 8752 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 8762 r_tx_data[2]
.sym 8770 r_tx_data[5]
.sym 8771 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 8772 r_counter[0]_$glb_clk
.sym 8774 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 8781 w_cs[0]
.sym 8788 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 8794 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 8795 w_rx_09_fifo_full
.sym 8800 $PACKER_GND_NET
.sym 8801 r_tx_data[2]
.sym 8809 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 8823 spi_if_ins.w_rx_data[6]
.sym 8826 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 8828 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 8844 spi_if_ins.w_rx_data[5]
.sym 8856 spi_if_ins.w_rx_data[6]
.sym 8857 spi_if_ins.w_rx_data[5]
.sym 8872 spi_if_ins.w_rx_data[5]
.sym 8873 spi_if_ins.w_rx_data[6]
.sym 8884 spi_if_ins.w_rx_data[5]
.sym 8887 spi_if_ins.w_rx_data[6]
.sym 8894 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 8895 r_counter[0]_$glb_clk
.sym 8896 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 8898 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8899 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 8900 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 8901 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8902 r_tx_data[0]
.sym 8904 r_tx_data_SB_DFFE_Q_E
.sym 8922 w_tx_data_io[6]
.sym 8923 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 8926 w_cs[1]
.sym 8928 r_tx_data_SB_DFFE_Q_E
.sym 8931 io_pmod[3]$SB_IO_OUT
.sym 8940 w_tx_data_io[5]
.sym 8941 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 8947 w_cs[2]
.sym 8948 w_tx_data_io[3]
.sym 8949 r_tx_data_SB_DFFE_Q_E
.sym 8950 w_cs[1]
.sym 8951 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8952 w_cs[3]
.sym 8953 w_cs[0]
.sym 8955 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 8958 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 8962 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 8965 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 8966 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 8967 w_tx_data_smi[3]
.sym 8971 w_cs[0]
.sym 8972 w_cs[3]
.sym 8973 w_cs[2]
.sym 8974 w_cs[1]
.sym 8977 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 8978 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 8980 w_tx_data_io[5]
.sym 8983 w_tx_data_smi[3]
.sym 8984 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 8985 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 8986 w_tx_data_io[3]
.sym 8995 w_cs[0]
.sym 8996 w_cs[3]
.sym 8997 w_cs[2]
.sym 8998 w_cs[1]
.sym 9001 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 9013 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 9015 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 9017 r_tx_data_SB_DFFE_Q_E
.sym 9018 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9019 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 9020 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 9021 r_tx_data[4]
.sym 9024 r_tx_data[6]
.sym 9025 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9026 r_tx_data[1]
.sym 9027 r_tx_data[7]
.sym 9034 w_tx_data_io[5]
.sym 9037 r_tx_data_SB_DFFE_Q_E
.sym 9046 spi_if_ins.r_tx_byte[6]
.sym 9053 w_tx_data_smi[3]
.sym 9063 w_rx_09_fifo_full
.sym 9064 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 9069 w_rx_24_fifo_empty
.sym 9073 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9079 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9083 w_tx_data_smi[2]
.sym 9088 w_tx_data_io[2]
.sym 9090 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 9091 io_pmod[3]$SB_IO_OUT
.sym 9096 w_rx_09_fifo_full
.sym 9112 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 9113 w_tx_data_io[2]
.sym 9114 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9115 w_tx_data_smi[2]
.sym 9121 io_pmod[3]$SB_IO_OUT
.sym 9133 w_rx_24_fifo_empty
.sym 9140 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 9141 r_counter[0]_$glb_clk
.sym 9142 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 9143 spi_if_ins.r_tx_byte[1]
.sym 9148 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9150 spi_if_ins.r_tx_byte[6]
.sym 9162 w_tx_data_io[4]
.sym 9168 w_tx_data_io[1]
.sym 9170 io_pmod[0]$SB_IO_OUT
.sym 9184 sys_ctrl_ins.reset_cmd
.sym 9186 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9187 sys_ctrl_ins.reset_count[3]
.sym 9188 sys_ctrl_ins.reset_cmd
.sym 9194 sys_ctrl_ins.reset_count[2]
.sym 9197 sys_ctrl_ins.reset_count[0]
.sym 9206 sys_ctrl_ins.reset_count[1]
.sym 9207 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9215 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9216 $nextpnr_ICESTORM_LC_9$O
.sym 9219 sys_ctrl_ins.reset_count[0]
.sym 9222 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9224 sys_ctrl_ins.reset_count[1]
.sym 9228 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9229 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9230 sys_ctrl_ins.reset_count[2]
.sym 9232 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 9236 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9237 sys_ctrl_ins.reset_count[3]
.sym 9238 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 9241 sys_ctrl_ins.reset_cmd
.sym 9244 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9248 sys_ctrl_ins.reset_count[0]
.sym 9253 sys_ctrl_ins.reset_count[0]
.sym 9254 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9255 sys_ctrl_ins.reset_count[1]
.sym 9259 sys_ctrl_ins.reset_count[3]
.sym 9260 sys_ctrl_ins.reset_count[0]
.sym 9261 sys_ctrl_ins.reset_count[2]
.sym 9262 sys_ctrl_ins.reset_count[1]
.sym 9263 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 sys_ctrl_ins.reset_cmd
.sym 9270 w_tx_data_smi[3]
.sym 9271 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 9274 i_button_SB_LUT4_I3_I2[0]
.sym 9282 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9287 w_rx_24_fifo_empty
.sym 9288 sys_ctrl_ins.reset_cmd
.sym 9290 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9291 $PACKER_GND_NET
.sym 9299 w_rx_data[3]
.sym 9307 $PACKER_GND_NET
.sym 9316 sys_ctrl_ins.reset_cmd
.sym 9325 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9336 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9352 sys_ctrl_ins.reset_cmd
.sym 9383 $PACKER_GND_NET
.sym 9386 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9395 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 9415 w_rx_24_fifo_full
.sym 9424 io_pmod[0]$SB_IO_OUT
.sym 9446 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 9452 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 9454 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 9458 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 9493 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 9494 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 9495 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 9496 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 9510 lvds_clock_buf
.sym 9511 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 9512 $PACKER_GND_NET
.sym 9516 io_ctrl_ins.rf_mode[1]
.sym 9532 w_tx_data_io[2]
.sym 9535 $PACKER_VCC_NET
.sym 9538 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 9647 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 9761 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 9898 o_shdn_rx_lna$SB_IO_OUT
.sym 10016 $PACKER_VCC_NET
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10185 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 $PACKER_GND_NET
.sym 10204 $PACKER_GND_NET
.sym 10217 $PACKER_GND_NET
.sym 10225 $PACKER_GND_NET
.sym 10228 spi_if_ins.spi.SCKr[2]
.sym 10231 spi_if_ins.spi.SCKr[1]
.sym 10232 spi_if_ins.spi.SCKr[0]
.sym 10242 spi_if_ins.r_tx_byte[1]
.sym 10250 $PACKER_GND_NET
.sym 10258 i_sck$SB_IO_IN
.sym 10261 $PACKER_GND_NET
.sym 10299 $PACKER_GND_NET
.sym 10344 $PACKER_GND_NET
.sym 10354 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 10356 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 10357 int_miso
.sym 10359 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 10360 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10361 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10382 spi_if_ins.r_tx_byte[7]
.sym 10389 spi_if_ins.r_tx_byte[7]
.sym 10391 spi_if_ins.spi.SCKr[2]
.sym 10394 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 10400 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 10409 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10413 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10414 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10433 spi_if_ins.r_tx_byte[5]
.sym 10434 spi_if_ins.spi.r_tx_byte[3]
.sym 10440 spi_if_ins.spi.r_tx_byte[1]
.sym 10442 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10445 spi_if_ins.r_tx_byte[7]
.sym 10446 spi_if_ins.spi.r_tx_byte[5]
.sym 10448 spi_if_ins.spi.r_tx_byte[7]
.sym 10449 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10450 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10457 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10460 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10470 spi_if_ins.r_tx_byte[7]
.sym 10482 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10483 spi_if_ins.spi.r_tx_byte[1]
.sym 10484 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10485 spi_if_ins.spi.r_tx_byte[5]
.sym 10501 spi_if_ins.spi.r_tx_byte[3]
.sym 10502 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10503 spi_if_ins.spi.r_tx_byte[7]
.sym 10509 spi_if_ins.r_tx_byte[5]
.sym 10510 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10511 r_counter[0]_$glb_clk
.sym 10512 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10515 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10516 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 10517 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 10518 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 10529 spi_if_ins.r_tx_byte[5]
.sym 10532 i_ss$SB_IO_IN
.sym 10541 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10543 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10545 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10556 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10559 spi_if_ins.r_tx_byte[2]
.sym 10566 spi_if_ins.spi.r_tx_byte[6]
.sym 10567 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10570 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10572 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10574 spi_if_ins.r_tx_byte[1]
.sym 10575 spi_if_ins.spi.r_tx_byte[2]
.sym 10583 spi_if_ins.r_tx_byte[3]
.sym 10584 spi_if_ins.r_tx_byte[6]
.sym 10594 spi_if_ins.r_tx_byte[1]
.sym 10601 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10608 spi_if_ins.r_tx_byte[3]
.sym 10614 spi_if_ins.r_tx_byte[6]
.sym 10617 spi_if_ins.r_tx_byte[2]
.sym 10629 spi_if_ins.spi.r_tx_byte[2]
.sym 10631 spi_if_ins.spi.r_tx_byte[6]
.sym 10632 spi_if_ins.spi.r_tx_bit_count[2]
.sym 10633 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 10634 r_counter[0]_$glb_clk
.sym 10635 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10636 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10640 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10641 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 10642 spi_if_ins.spi.r_tx_byte[4]
.sym 10643 spi_if_ins.spi.r_tx_byte[0]
.sym 10655 spi_if_ins.r_tx_byte[2]
.sym 10663 spi_if_ins.r_tx_byte[0]
.sym 10665 spi_if_ins.r_tx_byte[4]
.sym 10667 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 10671 spi_if_ins.r_tx_byte[7]
.sym 10688 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10697 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10700 spi_if_ins.spi.r_rx_byte[6]
.sym 10703 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10713 spi_if_ins.spi.r_rx_byte[6]
.sym 10723 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 10756 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 10757 r_counter[0]_$glb_clk
.sym 10758 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10760 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10766 spi_if_ins.spi.r_rx_byte[6]
.sym 10776 i_ss$SB_IO_IN
.sym 10777 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10778 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 10794 spi_if_ins.w_rx_data[5]
.sym 10803 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[3]
.sym 10806 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 10809 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10810 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10811 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10817 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 10831 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 10839 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 10840 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 10841 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[3]
.sym 10842 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 10852 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10853 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 10854 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 10880 lvds_clock_buf
.sym 10881 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 10883 spi_if_ins.r_tx_byte[0]
.sym 10884 spi_if_ins.r_tx_byte[4]
.sym 10885 r_tx_data_SB_DFFE_Q_E
.sym 10887 spi_if_ins.r_tx_byte[7]
.sym 10893 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 10895 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 10896 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 10899 io_pmod[1]$SB_IO_OUT
.sym 10902 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 10903 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 10908 r_tx_data[4]
.sym 10909 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 10923 spi_if_ins.w_rx_data[6]
.sym 10934 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 10939 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 10954 spi_if_ins.w_rx_data[5]
.sym 10956 spi_if_ins.w_rx_data[6]
.sym 10958 spi_if_ins.w_rx_data[5]
.sym 11001 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11003 r_counter[0]_$glb_clk
.sym 11005 w_tx_data_sys
.sym 11007 w_tx_data_sys_SB_DFFE_Q_E
.sym 11032 r_tx_data[7]
.sym 11038 w_tx_data_io[7]
.sym 11040 w_cs[0]
.sym 11046 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 11047 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11048 io_pmod[0]$SB_IO_OUT
.sym 11053 w_cs[0]
.sym 11054 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 11057 r_tx_data_SB_DFFE_Q_E
.sym 11061 w_fetch
.sym 11062 w_tx_data_sys
.sym 11063 w_cs[2]
.sym 11066 w_cs[1]
.sym 11068 w_cs[3]
.sym 11071 w_cs[2]
.sym 11074 w_cs[1]
.sym 11085 w_cs[0]
.sym 11086 w_cs[1]
.sym 11087 w_cs[2]
.sym 11088 w_cs[3]
.sym 11091 w_fetch
.sym 11093 io_pmod[0]$SB_IO_OUT
.sym 11094 w_cs[2]
.sym 11097 w_cs[1]
.sym 11098 w_cs[3]
.sym 11099 w_cs[0]
.sym 11100 w_cs[2]
.sym 11104 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11109 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 11110 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 11111 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11112 w_tx_data_sys
.sym 11121 w_cs[2]
.sym 11122 w_cs[1]
.sym 11123 w_cs[0]
.sym 11124 w_cs[3]
.sym 11125 r_tx_data_SB_DFFE_Q_E
.sym 11126 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11128 w_ioc[1]
.sym 11129 w_ioc[4]
.sym 11130 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 11131 w_ioc[3]
.sym 11132 w_ioc[2]
.sym 11134 w_ioc[0]
.sym 11142 w_rx_09_fifo_data[0]
.sym 11144 io_pmod[0]$SB_IO_OUT
.sym 11149 w_fetch
.sym 11150 spi_if_ins.w_rx_data[5]
.sym 11153 io_pmod[0]$SB_IO_OUT
.sym 11154 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11156 w_cs[1]
.sym 11169 w_tx_data_smi[1]
.sym 11171 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11172 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11173 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11174 w_tx_data_io[6]
.sym 11177 w_tx_data_io[4]
.sym 11180 r_tx_data_SB_DFFE_Q_E
.sym 11181 w_tx_data_smi[0]
.sym 11185 w_ioc[1]
.sym 11189 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11190 w_tx_data_io[1]
.sym 11193 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 11195 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 11198 w_tx_data_io[7]
.sym 11200 w_tx_data_io[0]
.sym 11202 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11203 w_tx_data_smi[0]
.sym 11204 w_tx_data_io[0]
.sym 11205 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11209 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11210 w_tx_data_io[4]
.sym 11228 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11229 w_tx_data_io[6]
.sym 11232 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 11233 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 11235 w_ioc[1]
.sym 11238 w_tx_data_smi[1]
.sym 11239 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 11240 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11241 w_tx_data_io[1]
.sym 11245 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 11246 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 11247 w_tx_data_io[7]
.sym 11248 r_tx_data_SB_DFFE_Q_E
.sym 11249 i_glob_clock$SB_IO_IN_$glb_clk
.sym 11250 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 11251 sys_ctrl_ins.reset_cmd
.sym 11252 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11253 i_button_SB_LUT4_I3_I2[1]
.sym 11254 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 11255 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 11257 i_button_SB_LUT4_I3_I2[0]
.sym 11258 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11263 $PACKER_GND_NET
.sym 11273 w_rx_data[3]
.sym 11275 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 11278 w_fetch
.sym 11279 w_load
.sym 11282 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11283 w_ioc[0]
.sym 11286 w_tx_data_io[0]
.sym 11296 r_tx_data[6]
.sym 11298 r_tx_data[1]
.sym 11303 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11310 w_cs[0]
.sym 11325 r_tx_data[1]
.sym 11358 w_cs[0]
.sym 11370 r_tx_data[6]
.sym 11371 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11372 r_counter[0]_$glb_clk
.sym 11375 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11376 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 11377 io_ctrl_ins.pmod_dir_state[3]
.sym 11378 io_ctrl_ins.pmod_dir_state[2]
.sym 11379 io_ctrl_ins.pmod_dir_state[0]
.sym 11380 io_ctrl_ins.pmod_dir_state[1]
.sym 11381 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11387 i_button_SB_LUT4_I3_I2[0]
.sym 11388 w_cs[1]
.sym 11391 w_fetch
.sym 11395 w_tx_data_io[6]
.sym 11397 i_button_SB_LUT4_I3_I2[1]
.sym 11398 w_rx_data[0]
.sym 11400 w_rx_data[2]
.sym 11401 io_ctrl_ins.pmod_dir_state[0]
.sym 11402 w_rx_data[1]
.sym 11405 w_rx_data[4]
.sym 11406 i_button_SB_LUT4_I3_I2[0]
.sym 11408 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11426 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11430 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11436 w_rx_24_fifo_full
.sym 11444 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11475 w_rx_24_fifo_full
.sym 11481 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11494 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11497 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 11498 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11499 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 11500 w_tx_data_io[3]
.sym 11501 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 11502 w_tx_data_io[0]
.sym 11503 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 11504 w_tx_data_io[2]
.sym 11518 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 11530 io_ctrl_ins.mixer_en_state
.sym 11532 o_shdn_tx_lna$SB_IO_OUT
.sym 11545 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11552 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11569 io_pmod[0]$SB_IO_OUT
.sym 11608 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 11609 io_pmod[0]$SB_IO_OUT
.sym 11610 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11621 io_ctrl_ins.rf_mode[2]
.sym 11622 io_ctrl_ins.debug_mode[1]
.sym 11623 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 11624 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 11625 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 11626 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 11627 io_ctrl_ins.debug_mode[0]
.sym 11641 w_tx_data_io[1]
.sym 11642 io_pmod[0]$SB_IO_OUT
.sym 11644 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11647 o_ldo_2v8_en$SB_IO_OUT
.sym 11650 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11651 o_led0$SB_IO_OUT
.sym 11654 $PACKER_VCC_NET
.sym 11661 w_rx_data[3]
.sym 11688 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11718 w_rx_data[3]
.sym 11740 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11741 r_counter[0]_$glb_clk
.sym 11742 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 11744 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11747 io_ctrl_ins.mixer_en_state
.sym 11748 o_shdn_tx_lna$SB_IO_OUT
.sym 11755 $PACKER_GND_NET
.sym 11764 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11765 io_ctrl_ins.rf_mode[1]
.sym 11867 o_ldo_2v8_en$SB_IO_OUT
.sym 11869 o_led0$SB_IO_OUT
.sym 11884 io_pmod[0]$SB_IO_OUT
.sym 11908 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11960 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 12001 o_led1$SB_IO_OUT
.sym 12309 i_sck$SB_IO_IN
.sym 12313 $PACKER_GND_NET
.sym 12326 $PACKER_GND_NET
.sym 12331 i_sck$SB_IO_IN
.sym 12335 r_counter[0]
.sym 12386 i_sck$SB_IO_IN
.sym 12406 spi_if_ins.spi.SCKr[1]
.sym 12407 spi_if_ins.spi.SCKr[0]
.sym 12424 spi_if_ins.spi.SCKr[1]
.sym 12442 spi_if_ins.spi.SCKr[0]
.sym 12448 i_sck$SB_IO_IN
.sym 12457 r_counter[0]_$glb_clk
.sym 12465 spi_if_ins.spi.r_rx_bit_count[2]
.sym 12466 spi_if_ins.spi.r_rx_bit_count[1]
.sym 12468 spi_if_ins.spi.r_rx_bit_count[0]
.sym 12469 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 12470 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 12488 i_sck$SB_IO_IN
.sym 12528 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 12541 spi_if_ins.spi.SCKr[2]
.sym 12542 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12543 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12544 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12545 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12546 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12549 spi_if_ins.r_tx_byte[7]
.sym 12550 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12551 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12552 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12553 spi_if_ins.spi.SCKr[1]
.sym 12555 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12556 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12563 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12564 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12566 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12573 spi_if_ins.spi.SCKr[1]
.sym 12574 spi_if_ins.spi.SCKr[2]
.sym 12575 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12576 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12585 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12586 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 12588 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 12591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12592 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12593 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 12594 spi_if_ins.r_tx_byte[7]
.sym 12603 spi_if_ins.spi.SCKr[2]
.sym 12604 spi_if_ins.spi.SCKr[1]
.sym 12605 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12609 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 12611 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12612 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12615 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12616 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 12617 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 12618 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12619 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12620 r_counter[0]_$glb_clk
.sym 12626 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12633 w_ioc[0]
.sym 12636 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12639 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 12642 int_miso
.sym 12654 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 12667 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12676 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12677 spi_if_ins.spi.r_tx_byte[4]
.sym 12678 spi_if_ins.spi.r_tx_byte[0]
.sym 12681 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12682 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12684 $PACKER_VCC_NET
.sym 12690 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12695 $nextpnr_ICESTORM_LC_8$O
.sym 12697 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12701 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12703 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12704 $PACKER_VCC_NET
.sym 12708 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12709 $PACKER_VCC_NET
.sym 12711 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12714 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12721 $PACKER_VCC_NET
.sym 12722 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 12723 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12726 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 12727 spi_if_ins.spi.r_tx_byte[0]
.sym 12728 spi_if_ins.spi.r_tx_byte[4]
.sym 12729 spi_if_ins.spi.r_tx_bit_count[2]
.sym 12742 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 12743 r_counter[0]_$glb_clk
.sym 12744 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 12745 spi_if_ins.r_tx_data_valid
.sym 12748 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 12756 i_button_SB_LUT4_I3_I2[0]
.sym 12770 $PACKER_VCC_NET
.sym 12773 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12776 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 12779 i_mosi$SB_IO_IN
.sym 12788 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12790 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12796 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12799 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12800 i_ss$SB_IO_IN
.sym 12802 spi_if_ins.r_tx_data_valid
.sym 12805 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 12806 spi_if_ins.r_tx_byte[4]
.sym 12812 spi_if_ins.r_tx_byte[0]
.sym 12819 spi_if_ins.r_tx_data_valid
.sym 12820 i_ss$SB_IO_IN
.sym 12843 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12849 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 12850 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12851 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 12855 spi_if_ins.r_tx_byte[4]
.sym 12861 spi_if_ins.r_tx_byte[0]
.sym 12865 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12866 r_counter[0]_$glb_clk
.sym 12867 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12868 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 12869 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 12870 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 12871 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 12872 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 12873 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 12874 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 12875 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 12879 w_ioc[1]
.sym 12880 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 12882 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 12894 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 12895 o_miso_$_TBUF__Y_E
.sym 12902 i_mosi$SB_IO_IN
.sym 12912 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 12927 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 12930 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 12933 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12948 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 12950 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 12986 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 12988 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 12989 i_sck$SB_IO_IN_$glb_clk
.sym 12991 spi_if_ins.spi.r_rx_byte[1]
.sym 12994 spi_if_ins.spi.r_rx_byte[5]
.sym 12995 spi_if_ins.spi.r_rx_byte[4]
.sym 12997 spi_if_ins.spi.r_rx_byte[0]
.sym 12998 spi_if_ins.spi.r_rx_byte[2]
.sym 13007 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 13011 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 13013 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13015 w_ioc[1]
.sym 13020 $PACKER_VCC_NET
.sym 13051 r_tx_data[4]
.sym 13055 r_tx_data[7]
.sym 13059 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13061 r_tx_data[0]
.sym 13063 r_tx_data_SB_DFFE_Q_E
.sym 13074 r_tx_data[0]
.sym 13080 r_tx_data[4]
.sym 13084 r_tx_data_SB_DFFE_Q_E
.sym 13095 r_tx_data[7]
.sym 13111 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13112 r_counter[0]_$glb_clk
.sym 13114 spi_if_ins.w_rx_data[5]
.sym 13115 spi_if_ins.w_rx_data[0]
.sym 13117 spi_if_ins.w_rx_data[1]
.sym 13120 spi_if_ins.w_rx_data[4]
.sym 13121 spi_if_ins.w_rx_data[2]
.sym 13125 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13139 w_ioc[0]
.sym 13140 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13142 w_rx_data[3]
.sym 13146 w_rx_data[2]
.sym 13148 w_rx_data[1]
.sym 13157 w_fetch
.sym 13165 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13173 w_tx_data_sys_SB_DFFE_Q_E
.sym 13177 i_button_SB_LUT4_I3_O[1]
.sym 13186 w_cs[0]
.sym 13188 i_button_SB_LUT4_I3_O[1]
.sym 13200 w_cs[0]
.sym 13202 w_fetch
.sym 13203 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13234 w_tx_data_sys_SB_DFFE_Q_E
.sym 13235 r_counter[0]_$glb_clk
.sym 13237 w_rx_data[3]
.sym 13238 w_rx_data[0]
.sym 13239 w_rx_data[2]
.sym 13240 w_rx_data[1]
.sym 13242 w_rx_data[6]
.sym 13243 w_rx_data[5]
.sym 13252 w_load
.sym 13253 w_fetch
.sym 13254 io_pmod[6]$SB_IO_OUT
.sym 13255 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13256 spi_if_ins.w_rx_data[5]
.sym 13262 $PACKER_VCC_NET
.sym 13263 i_button_SB_LUT4_I3_O[1]
.sym 13265 w_ioc[0]
.sym 13266 sys_ctrl_ins.reset_cmd
.sym 13270 w_rx_data[3]
.sym 13272 w_rx_data[0]
.sym 13279 spi_if_ins.w_rx_data[0]
.sym 13280 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13281 spi_if_ins.w_rx_data[1]
.sym 13290 w_ioc[2]
.sym 13291 spi_if_ins.w_rx_data[3]
.sym 13292 spi_if_ins.w_rx_data[4]
.sym 13293 spi_if_ins.w_rx_data[2]
.sym 13303 w_ioc[4]
.sym 13305 w_ioc[3]
.sym 13314 spi_if_ins.w_rx_data[1]
.sym 13317 spi_if_ins.w_rx_data[4]
.sym 13323 w_ioc[3]
.sym 13324 w_ioc[2]
.sym 13325 w_ioc[4]
.sym 13332 spi_if_ins.w_rx_data[3]
.sym 13337 spi_if_ins.w_rx_data[2]
.sym 13348 spi_if_ins.w_rx_data[0]
.sym 13357 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13358 r_counter[0]_$glb_clk
.sym 13360 i_button_SB_LUT4_I3_O[0]
.sym 13361 io_ctrl_ins.pmod_dir_state[6]
.sym 13362 io_ctrl_ins.pmod_dir_state[4]
.sym 13363 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13364 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 13365 i_button_SB_LUT4_I3_I2[1]
.sym 13366 io_ctrl_ins.pmod_dir_state[5]
.sym 13367 i_button_SB_LUT4_I3_O[1]
.sym 13372 w_rx_data[4]
.sym 13375 w_rx_data[1]
.sym 13379 spi_if_ins.w_rx_data[3]
.sym 13381 w_rx_data[0]
.sym 13383 w_rx_data[2]
.sym 13384 w_rx_data[2]
.sym 13385 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13386 w_rx_data[1]
.sym 13388 i_button_SB_LUT4_I3_I2[0]
.sym 13390 w_tx_data_io[3]
.sym 13392 w_rx_data[5]
.sym 13393 w_ioc[0]
.sym 13401 w_ioc[1]
.sym 13402 w_ioc[4]
.sym 13403 w_cs[0]
.sym 13404 w_ioc[3]
.sym 13405 w_ioc[2]
.sym 13406 io_pmod[0]$SB_IO_OUT
.sym 13407 w_fetch
.sym 13408 w_load
.sym 13409 w_ioc[1]
.sym 13410 w_ioc[4]
.sym 13411 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13412 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13414 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13415 w_ioc[0]
.sym 13416 w_cs[1]
.sym 13417 $PACKER_VCC_NET
.sym 13419 i_button_SB_LUT4_I3_I2[1]
.sym 13420 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 13434 $PACKER_VCC_NET
.sym 13440 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 13441 w_cs[0]
.sym 13442 w_load
.sym 13443 w_fetch
.sym 13446 w_ioc[4]
.sym 13447 w_ioc[3]
.sym 13448 w_ioc[2]
.sym 13449 w_ioc[1]
.sym 13453 i_button_SB_LUT4_I3_I2[1]
.sym 13454 w_ioc[0]
.sym 13458 w_cs[1]
.sym 13459 io_pmod[0]$SB_IO_OUT
.sym 13460 w_fetch
.sym 13470 w_ioc[2]
.sym 13471 w_ioc[4]
.sym 13472 w_ioc[1]
.sym 13473 w_ioc[3]
.sym 13476 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13477 w_ioc[1]
.sym 13478 w_ioc[0]
.sym 13480 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13481 r_counter[0]_$glb_clk
.sym 13482 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 13483 $PACKER_VCC_NET
.sym 13484 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13485 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13486 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13487 io_ctrl_ins.o_pmod[5]
.sym 13488 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 13489 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 13490 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 13504 w_load
.sym 13505 w_tx_data_io[7]
.sym 13508 i_button_SB_LUT4_I3_I2[1]
.sym 13510 w_rx_data[0]
.sym 13513 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 13514 w_rx_data[3]
.sym 13515 w_ioc[1]
.sym 13516 $PACKER_VCC_NET
.sym 13518 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13525 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13526 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13528 io_ctrl_ins.pmod_dir_state[2]
.sym 13531 i_button_SB_LUT4_I3_O[1]
.sym 13532 w_load
.sym 13534 o_ldo_2v8_en$SB_IO_OUT
.sym 13537 w_cs[1]
.sym 13538 i_button_SB_LUT4_I3_I2[0]
.sym 13539 w_fetch
.sym 13540 w_rx_data[3]
.sym 13542 w_rx_data[0]
.sym 13544 w_rx_data[2]
.sym 13546 w_rx_data[1]
.sym 13553 w_ioc[0]
.sym 13563 i_button_SB_LUT4_I3_O[1]
.sym 13565 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13569 w_ioc[0]
.sym 13570 i_button_SB_LUT4_I3_I2[0]
.sym 13571 io_ctrl_ins.pmod_dir_state[2]
.sym 13572 o_ldo_2v8_en$SB_IO_OUT
.sym 13578 w_rx_data[3]
.sym 13583 w_rx_data[2]
.sym 13590 w_rx_data[0]
.sym 13593 w_rx_data[1]
.sym 13600 w_cs[1]
.sym 13601 w_load
.sym 13602 w_fetch
.sym 13603 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13606 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 13607 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 13608 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 13609 io_ctrl_ins.o_pmod[2]
.sym 13610 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 13611 io_ctrl_ins.o_pmod[0]
.sym 13612 io_ctrl_ins.o_pmod[1]
.sym 13613 io_ctrl_ins.o_pmod[3]
.sym 13622 o_ldo_2v8_en$SB_IO_OUT
.sym 13625 $PACKER_VCC_NET
.sym 13627 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13631 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13632 w_ioc[0]
.sym 13634 w_rx_data[2]
.sym 13636 w_rx_data[1]
.sym 13639 w_rx_data[3]
.sym 13641 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13647 i_config[0]$SB_IO_IN
.sym 13648 w_ioc[0]
.sym 13649 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 13650 io_ctrl_ins.pmod_dir_state[3]
.sym 13651 i_button_SB_LUT4_I3_I2[0]
.sym 13652 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 13653 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13654 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13655 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 13656 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13657 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 13658 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13659 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 13660 io_pmod[0]$SB_IO_OUT
.sym 13661 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 13662 io_ctrl_ins.debug_mode[0]
.sym 13663 w_ioc[0]
.sym 13665 o_shdn_tx_lna$SB_IO_OUT
.sym 13666 w_ioc[1]
.sym 13667 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13668 i_button_SB_LUT4_I3_I2[1]
.sym 13671 io_ctrl_ins.mixer_en_state
.sym 13672 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 13673 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 13674 io_ctrl_ins.o_pmod[2]
.sym 13675 io_ctrl_ins.rf_mode[1]
.sym 13676 io_ctrl_ins.o_pmod[0]
.sym 13680 w_ioc[0]
.sym 13681 i_button_SB_LUT4_I3_I2[1]
.sym 13682 io_ctrl_ins.o_pmod[0]
.sym 13683 io_ctrl_ins.mixer_en_state
.sym 13688 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13689 io_pmod[0]$SB_IO_OUT
.sym 13692 o_shdn_tx_lna$SB_IO_OUT
.sym 13693 w_ioc[0]
.sym 13694 io_ctrl_ins.o_pmod[2]
.sym 13695 i_button_SB_LUT4_I3_I2[1]
.sym 13698 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 13699 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13700 io_ctrl_ins.rf_mode[1]
.sym 13701 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 13704 i_config[0]$SB_IO_IN
.sym 13705 w_ioc[0]
.sym 13706 i_button_SB_LUT4_I3_I2[0]
.sym 13707 io_ctrl_ins.pmod_dir_state[3]
.sym 13710 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 13711 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 13712 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 13713 io_ctrl_ins.debug_mode[0]
.sym 13716 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 13717 w_ioc[1]
.sym 13718 w_ioc[0]
.sym 13719 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 13722 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 13723 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 13724 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 13726 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 13729 io_ctrl_ins.rf_pin_state[6]
.sym 13730 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 13731 io_ctrl_ins.rf_pin_state[7]
.sym 13732 io_ctrl_ins.rf_pin_state[4]
.sym 13734 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 13735 io_ctrl_ins.rf_pin_state[3]
.sym 13736 io_ctrl_ins.rf_pin_state[5]
.sym 13739 o_ldo_2v8_en$SB_IO_OUT
.sym 13741 i_config[0]$SB_IO_IN
.sym 13762 o_led1$SB_IO_OUT
.sym 13764 w_rx_data[0]
.sym 13771 w_rx_data[0]
.sym 13772 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13774 io_ctrl_ins.rf_mode[1]
.sym 13777 io_ctrl_ins.debug_mode[0]
.sym 13779 i_button_SB_LUT4_I3_I2[0]
.sym 13780 io_ctrl_ins.pmod_dir_state[0]
.sym 13781 w_rx_data[2]
.sym 13783 w_rx_data[1]
.sym 13784 w_rx_data[4]
.sym 13787 io_ctrl_ins.rf_mode[2]
.sym 13788 io_ctrl_ins.debug_mode[1]
.sym 13792 o_led0$SB_IO_OUT
.sym 13798 w_ioc[0]
.sym 13809 w_rx_data[4]
.sym 13817 w_rx_data[1]
.sym 13824 w_rx_data[2]
.sym 13827 io_ctrl_ins.debug_mode[1]
.sym 13830 io_ctrl_ins.debug_mode[0]
.sym 13833 w_ioc[0]
.sym 13834 o_led0$SB_IO_OUT
.sym 13835 io_ctrl_ins.pmod_dir_state[0]
.sym 13836 i_button_SB_LUT4_I3_I2[0]
.sym 13839 io_ctrl_ins.rf_mode[1]
.sym 13840 io_ctrl_ins.rf_mode[2]
.sym 13841 io_ctrl_ins.debug_mode[1]
.sym 13842 io_ctrl_ins.debug_mode[0]
.sym 13847 w_rx_data[0]
.sym 13849 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 13850 r_counter[0]_$glb_clk
.sym 13851 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 13852 io_ctrl_ins.rf_pin_state[2]
.sym 13854 io_ctrl_ins.rf_pin_state[1]
.sym 13855 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13858 io_ctrl_ins.rf_pin_state[0]
.sym 13866 o_rx_h_tx_l_b$SB_IO_OUT
.sym 13868 io_ctrl_ins.rf_mode[2]
.sym 13872 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 13874 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13876 w_rx_data[2]
.sym 13878 w_rx_data[1]
.sym 13894 io_pmod[0]$SB_IO_OUT
.sym 13897 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13902 io_ctrl_ins.rf_mode[2]
.sym 13911 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13912 w_ioc[0]
.sym 13913 i_button_SB_LUT4_I3_I2[0]
.sym 13917 io_ctrl_ins.rf_pin_state[2]
.sym 13920 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13921 io_ctrl_ins.rf_mode[1]
.sym 13923 io_ctrl_ins.rf_pin_state[0]
.sym 13932 w_ioc[0]
.sym 13933 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13934 io_pmod[0]$SB_IO_OUT
.sym 13935 i_button_SB_LUT4_I3_I2[0]
.sym 13950 io_ctrl_ins.rf_mode[2]
.sym 13951 io_ctrl_ins.rf_mode[1]
.sym 13952 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13953 io_ctrl_ins.rf_pin_state[0]
.sym 13956 io_ctrl_ins.rf_mode[1]
.sym 13957 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13958 io_ctrl_ins.rf_pin_state[2]
.sym 13959 io_ctrl_ins.rf_mode[2]
.sym 13972 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13979 o_led1$SB_IO_OUT
.sym 13989 o_shdn_tx_lna$SB_IO_OUT
.sym 14006 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 14027 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14034 w_rx_data[0]
.sym 14036 w_rx_data[2]
.sym 14056 w_rx_data[2]
.sym 14068 w_rx_data[0]
.sym 14095 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14096 r_counter[0]_$glb_clk
.sym 14097 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 14118 o_led0$SB_IO_OUT
.sym 14119 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14403 o_ldo_2v8_en$SB_IO_OUT
.sym 14418 r_counter[0]
.sym 14419 $PACKER_GND_NET
.sym 14436 r_counter[0]
.sym 14439 $PACKER_GND_NET
.sym 14476 i_sck$SB_IO_IN
.sym 14502 r_counter[0]
.sym 14521 r_counter[0]
.sym 14566 i_glob_clock$SB_IO_IN_$glb_clk
.sym 14576 spi_if_ins.spi.r_rx_done
.sym 14582 w_rx_data[6]
.sym 14623 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14662 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14667 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14668 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14678 i_ss$SB_IO_IN
.sym 14681 $nextpnr_ICESTORM_LC_7$O
.sym 14684 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14687 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 14690 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14694 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14697 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 14702 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14703 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14715 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14718 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14719 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14720 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14724 spi_if_ins.spi.r_rx_bit_count[1]
.sym 14725 spi_if_ins.spi.r_rx_bit_count[2]
.sym 14727 spi_if_ins.spi.r_rx_bit_count[0]
.sym 14729 i_sck$SB_IO_IN_$glb_clk
.sym 14730 i_ss$SB_IO_IN
.sym 14735 spi_if_ins.spi.r2_rx_done
.sym 14736 spi_if_ins.spi.r3_rx_done
.sym 14738 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14742 w_rx_data[5]
.sym 14750 i_mosi$SB_IO_IN
.sym 14755 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14795 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14830 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14852 r_counter[0]_$glb_clk
.sym 14854 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 14856 spi_if_ins.state_if[1]
.sym 14857 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 14871 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14873 i_mosi$SB_IO_IN
.sym 14876 o_miso_$_TBUF__Y_E
.sym 14881 i_ss$SB_IO_IN
.sym 14883 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14897 spi_if_ins.state_if[0]
.sym 14898 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14899 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14906 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14915 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14921 spi_if_ins.state_if[1]
.sym 14931 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14946 spi_if_ins.state_if[1]
.sym 14947 spi_if_ins.state_if[0]
.sym 14949 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 14974 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14975 r_counter[0]_$glb_clk
.sym 14976 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 14977 spi_if_ins.spi.r_rx_byte[7]
.sym 14979 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 14980 spi_if_ins.spi.r_rx_byte[3]
.sym 14982 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 14991 spi_if_ins.state_if[0]
.sym 15001 spi_if_ins.state_if[1]
.sym 15002 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 15005 w_rx_data[7]
.sym 15024 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15027 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 15032 i_mosi$SB_IO_IN
.sym 15036 o_miso_$_TBUF__Y_E
.sym 15041 i_ss$SB_IO_IN
.sym 15042 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15045 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15046 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15047 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15049 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15052 i_mosi$SB_IO_IN
.sym 15060 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 15063 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 15064 i_ss$SB_IO_IN
.sym 15072 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 15077 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15083 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15087 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15093 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15097 o_miso_$_TBUF__Y_E
.sym 15098 i_sck$SB_IO_IN_$glb_clk
.sym 15100 w_rx_data[7]
.sym 15102 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15106 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 15124 spi_if_ins.state_if[0]
.sym 15127 spi_if_ins.w_rx_data[6]
.sym 15128 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15130 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15133 w_rx_data[7]
.sym 15143 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15145 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15147 i_mosi$SB_IO_IN
.sym 15148 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15149 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15152 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15175 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 15193 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 15200 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 15212 i_mosi$SB_IO_IN
.sym 15218 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 15220 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15221 i_sck$SB_IO_IN_$glb_clk
.sym 15223 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15224 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15228 w_fetch
.sym 15229 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 15264 spi_if_ins.spi.r_rx_byte[1]
.sym 15267 spi_if_ins.spi.r_rx_byte[5]
.sym 15268 spi_if_ins.spi.r_rx_byte[4]
.sym 15270 spi_if_ins.spi.r_rx_byte[0]
.sym 15271 spi_if_ins.spi.r_rx_byte[2]
.sym 15275 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15300 spi_if_ins.spi.r_rx_byte[5]
.sym 15304 spi_if_ins.spi.r_rx_byte[0]
.sym 15316 spi_if_ins.spi.r_rx_byte[1]
.sym 15335 spi_if_ins.spi.r_rx_byte[4]
.sym 15339 spi_if_ins.spi.r_rx_byte[2]
.sym 15343 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15344 r_counter[0]_$glb_clk
.sym 15350 w_rx_data[4]
.sym 15371 w_rx_data[7]
.sym 15372 w_rx_data[6]
.sym 15380 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15387 spi_if_ins.w_rx_data[3]
.sym 15388 spi_if_ins.w_rx_data[0]
.sym 15390 spi_if_ins.w_rx_data[1]
.sym 15395 spi_if_ins.w_rx_data[5]
.sym 15397 spi_if_ins.w_rx_data[6]
.sym 15402 spi_if_ins.w_rx_data[2]
.sym 15414 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15420 spi_if_ins.w_rx_data[3]
.sym 15428 spi_if_ins.w_rx_data[0]
.sym 15432 spi_if_ins.w_rx_data[2]
.sym 15438 spi_if_ins.w_rx_data[1]
.sym 15450 spi_if_ins.w_rx_data[6]
.sym 15457 spi_if_ins.w_rx_data[5]
.sym 15466 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15467 r_counter[0]_$glb_clk
.sym 15469 w_tx_data_io[7]
.sym 15470 w_tx_data_io[5]
.sym 15473 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 15474 w_tx_data_io[6]
.sym 15475 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 15476 i_button_SB_LUT4_I3_O[2]
.sym 15481 w_rx_data[3]
.sym 15485 w_rx_data[0]
.sym 15493 w_rx_data[7]
.sym 15498 $PACKER_VCC_NET
.sym 15500 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15504 w_tx_data_io[5]
.sym 15512 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15514 w_rx_data[4]
.sym 15516 i_button_SB_LUT4_I3_I2[0]
.sym 15520 i_button_SB_LUT4_I3_I2[1]
.sym 15522 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 15523 w_rx_data[6]
.sym 15524 w_rx_data[5]
.sym 15526 w_ioc[1]
.sym 15528 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15530 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 15531 w_rx_data[7]
.sym 15540 w_ioc[0]
.sym 15546 w_rx_data[7]
.sym 15550 w_rx_data[6]
.sym 15557 w_rx_data[4]
.sym 15562 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 15563 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 15567 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15568 w_ioc[0]
.sym 15569 w_ioc[1]
.sym 15570 i_button_SB_LUT4_I3_I2[1]
.sym 15575 i_button_SB_LUT4_I3_I2[1]
.sym 15580 w_rx_data[5]
.sym 15585 w_ioc[0]
.sym 15586 i_button_SB_LUT4_I3_I2[0]
.sym 15589 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15590 r_counter[0]_$glb_clk
.sym 15593 io_ctrl_ins.o_pmod[6]
.sym 15595 io_ctrl_ins.o_pmod[4]
.sym 15596 i_button_SB_LUT4_I3_O[3]
.sym 15597 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15598 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 15599 io_ctrl_ins.o_pmod[7]
.sym 15604 w_ioc[0]
.sym 15617 io_ctrl_ins.pmod_dir_state[4]
.sym 15619 w_rx_data[4]
.sym 15620 w_tx_data_io[4]
.sym 15625 o_rx_h_tx_l$SB_IO_OUT
.sym 15626 w_rx_data[7]
.sym 15634 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15635 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15638 w_ioc[0]
.sym 15645 w_rx_data[5]
.sym 15646 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15648 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15650 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15651 i_button_SB_LUT4_I3_I2[1]
.sym 15652 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 15653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 15655 o_tr_vc1$SB_IO_OUT
.sym 15656 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 15659 i_button_SB_LUT4_I3_I2[1]
.sym 15661 io_ctrl_ins.o_pmod[5]
.sym 15663 i_button_SB_LUT4_I3_I2[0]
.sym 15672 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 15673 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 15679 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 15685 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 15686 i_button_SB_LUT4_I3_I2[1]
.sym 15687 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15691 w_rx_data[5]
.sym 15696 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15698 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 15702 o_tr_vc1$SB_IO_OUT
.sym 15703 w_ioc[0]
.sym 15704 i_button_SB_LUT4_I3_I2[1]
.sym 15705 io_ctrl_ins.o_pmod[5]
.sym 15710 i_button_SB_LUT4_I3_I2[0]
.sym 15711 i_button_SB_LUT4_I3_I2[1]
.sym 15712 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15715 w_tx_data_io[4]
.sym 15718 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15720 w_tx_data_io[1]
.sym 15721 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 15722 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 15729 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15734 w_ioc[0]
.sym 15741 o_tr_vc1$SB_IO_OUT
.sym 15745 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15756 w_ioc[0]
.sym 15757 w_rx_data[2]
.sym 15759 w_rx_data[3]
.sym 15760 w_ioc[1]
.sym 15761 i_button_SB_LUT4_I3_I2[1]
.sym 15763 w_rx_data[0]
.sym 15764 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15767 w_rx_data[1]
.sym 15769 i_button_SB_LUT4_I3_I2[0]
.sym 15770 io_ctrl_ins.o_pmod[1]
.sym 15773 io_ctrl_ins.rf_mode[2]
.sym 15777 o_led1$SB_IO_OUT
.sym 15778 o_shdn_rx_lna$SB_IO_OUT
.sym 15782 io_ctrl_ins.debug_mode[1]
.sym 15783 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15786 io_ctrl_ins.pmod_dir_state[1]
.sym 15789 w_ioc[0]
.sym 15790 io_ctrl_ins.pmod_dir_state[1]
.sym 15791 i_button_SB_LUT4_I3_I2[0]
.sym 15792 o_led1$SB_IO_OUT
.sym 15795 io_ctrl_ins.rf_mode[2]
.sym 15796 w_ioc[0]
.sym 15797 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15798 w_ioc[1]
.sym 15801 w_ioc[1]
.sym 15802 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 15803 w_ioc[0]
.sym 15804 io_ctrl_ins.debug_mode[1]
.sym 15807 w_rx_data[2]
.sym 15813 o_shdn_rx_lna$SB_IO_OUT
.sym 15814 io_ctrl_ins.o_pmod[1]
.sym 15815 w_ioc[0]
.sym 15816 i_button_SB_LUT4_I3_I2[1]
.sym 15819 w_rx_data[0]
.sym 15825 w_rx_data[1]
.sym 15831 w_rx_data[3]
.sym 15835 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15839 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15840 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 15841 o_tr_vc1_b$SB_IO_OUT
.sym 15842 o_rx_h_tx_l$SB_IO_OUT
.sym 15843 o_tr_vc2$SB_IO_OUT
.sym 15844 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 15845 o_tr_vc1$SB_IO_OUT
.sym 15853 i_button_SB_LUT4_I3_I2[0]
.sym 15854 w_ioc[0]
.sym 15864 o_shdn_rx_lna$SB_IO_OUT
.sym 15881 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15885 w_ioc[0]
.sym 15887 i_button_SB_LUT4_I3_I2[1]
.sym 15889 w_rx_data[4]
.sym 15892 w_rx_data[3]
.sym 15894 io_ctrl_ins.o_pmod[3]
.sym 15896 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15898 w_rx_data[7]
.sym 15899 w_rx_data[5]
.sym 15900 o_tr_vc2$SB_IO_OUT
.sym 15905 w_rx_data[6]
.sym 15913 w_rx_data[6]
.sym 15918 o_tr_vc2$SB_IO_OUT
.sym 15919 w_ioc[0]
.sym 15920 i_button_SB_LUT4_I3_I2[1]
.sym 15921 io_ctrl_ins.o_pmod[3]
.sym 15927 w_rx_data[7]
.sym 15930 w_rx_data[4]
.sym 15942 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15944 i_button_SB_LUT4_I3_I2[1]
.sym 15945 w_ioc[0]
.sym 15950 w_rx_data[3]
.sym 15955 w_rx_data[5]
.sym 15958 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15968 o_shdn_rx_lna$SB_IO_OUT
.sym 15975 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 15986 $PACKER_VCC_NET
.sym 16009 w_rx_data[0]
.sym 16015 w_rx_data[2]
.sym 16017 w_rx_data[1]
.sym 16024 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16029 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16037 w_rx_data[2]
.sym 16049 w_rx_data[1]
.sym 16054 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16074 w_rx_data[0]
.sym 16081 io_ctrl_ins.rf_pin_state_SB_DFFE_Q_E
.sym 16082 r_counter[0]_$glb_clk
.sym 16104 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16112 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16127 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16139 w_rx_data[1]
.sym 16185 w_rx_data[1]
.sym 16204 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16565 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 16710 i_ss$SB_IO_IN
.sym 16736 i_ss$SB_IO_IN
.sym 16764 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 16771 i_ss$SB_IO_IN
.sym 16785 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 16817 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 16837 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 16838 i_sck$SB_IO_IN_$glb_clk
.sym 16839 i_ss$SB_IO_IN
.sym 16840 o_miso_$_TBUF__Y_E
.sym 16856 i_ss$SB_IO_IN
.sym 16859 i_ss$SB_IO_IN
.sym 16885 spi_if_ins.spi.r2_rx_done
.sym 16886 spi_if_ins.spi.r3_rx_done
.sym 16893 spi_if_ins.spi.r_rx_done
.sym 16941 spi_if_ins.spi.r_rx_done
.sym 16945 spi_if_ins.spi.r2_rx_done
.sym 16958 spi_if_ins.spi.r3_rx_done
.sym 16959 spi_if_ins.spi.r2_rx_done
.sym 16961 r_counter[0]_$glb_clk
.sym 16964 spi_if_ins.state_if[0]
.sym 16990 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 16995 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 16998 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17006 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17009 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17014 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17021 spi_if_ins.state_if[0]
.sym 17022 spi_if_ins.state_if[1]
.sym 17024 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17029 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17031 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17032 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17037 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17038 spi_if_ins.state_if[0]
.sym 17039 spi_if_ins.state_if[1]
.sym 17040 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17049 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17050 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17051 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17052 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17055 spi_if_ins.state_if[0]
.sym 17056 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17058 spi_if_ins.state_if[1]
.sym 17083 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17084 r_counter[0]_$glb_clk
.sym 17086 io_pmod[5]$SB_IO_OUT
.sym 17088 io_pmod[7]$SB_IO_OUT
.sym 17098 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17107 spi_if_ins.state_if[0]
.sym 17121 w_rx_09_fifo_data[0]
.sym 17128 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17129 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17133 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17136 spi_if_ins.state_if[0]
.sym 17137 spi_if_ins.state_if[1]
.sym 17151 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17161 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17174 spi_if_ins.state_if[0]
.sym 17175 spi_if_ins.state_if[1]
.sym 17179 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17190 spi_if_ins.state_if[1]
.sym 17191 spi_if_ins.state_if[0]
.sym 17192 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17206 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17207 i_sck$SB_IO_IN_$glb_clk
.sym 17210 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17215 spi_if_ins.w_rx_data[3]
.sym 17220 i_config[3]$SB_IO_IN
.sym 17234 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17238 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17240 $PACKER_GND_NET
.sym 17254 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17260 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17262 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17263 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17264 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17275 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17277 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17283 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17295 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 17296 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 17298 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17319 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17320 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17321 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17322 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17329 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17330 r_counter[0]_$glb_clk
.sym 17339 w_load
.sym 17344 w_rx_data[7]
.sym 17358 w_fetch
.sym 17367 i_config[2]$SB_IO_IN
.sym 17375 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17381 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17382 spi_if_ins.state_if[1]
.sym 17385 spi_if_ins.state_if[0]
.sym 17393 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17394 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17398 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17406 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17407 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17408 spi_if_ins.state_if[1]
.sym 17409 spi_if_ins.state_if[0]
.sym 17412 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17437 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17438 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17442 spi_if_ins.state_if[1]
.sym 17443 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 17444 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17445 spi_if_ins.state_if[0]
.sym 17452 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17453 r_counter[0]_$glb_clk
.sym 17454 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17459 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17466 i_button$SB_IO_IN
.sym 17467 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17479 w_rx_data[4]
.sym 17507 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17526 spi_if_ins.w_rx_data[4]
.sym 17554 spi_if_ins.w_rx_data[4]
.sym 17575 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17576 r_counter[0]_$glb_clk
.sym 17593 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17600 w_rx_data[4]
.sym 17613 i_config[1]$SB_IO_IN
.sym 17619 i_button_SB_LUT4_I3_I2[0]
.sym 17623 i_button_SB_LUT4_I3_O[3]
.sym 17624 w_ioc[0]
.sym 17625 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17626 i_button_SB_LUT4_I3_O[1]
.sym 17627 i_button_SB_LUT4_I3_O[0]
.sym 17628 io_ctrl_ins.pmod_dir_state[6]
.sym 17630 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17631 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 17632 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17633 io_ctrl_ins.pmod_dir_state[5]
.sym 17634 i_button_SB_LUT4_I3_O[1]
.sym 17637 i_config[2]$SB_IO_IN
.sym 17639 i_button$SB_IO_IN
.sym 17641 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 17643 i_config[3]$SB_IO_IN
.sym 17647 i_button_SB_LUT4_I3_I2[0]
.sym 17649 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17650 i_button_SB_LUT4_I3_O[2]
.sym 17652 i_button_SB_LUT4_I3_O[3]
.sym 17653 i_button_SB_LUT4_I3_O[0]
.sym 17654 i_button_SB_LUT4_I3_O[2]
.sym 17655 i_button_SB_LUT4_I3_O[1]
.sym 17658 io_ctrl_ins.pmod_dir_state[5]
.sym 17659 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 17660 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 17661 i_button_SB_LUT4_I3_O[1]
.sym 17676 i_config[2]$SB_IO_IN
.sym 17677 i_button_SB_LUT4_I3_I2[0]
.sym 17679 w_ioc[0]
.sym 17683 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 17684 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 17688 io_ctrl_ins.pmod_dir_state[6]
.sym 17689 w_ioc[0]
.sym 17690 i_button_SB_LUT4_I3_I2[0]
.sym 17691 i_config[3]$SB_IO_IN
.sym 17694 i_button_SB_LUT4_I3_I2[0]
.sym 17695 i_button$SB_IO_IN
.sym 17696 w_ioc[0]
.sym 17698 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17700 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17715 w_rx_24_fifo_empty
.sym 17742 w_ioc[0]
.sym 17745 w_rx_data[6]
.sym 17746 w_rx_data[7]
.sym 17749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17751 w_rx_data[4]
.sym 17753 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17759 io_ctrl_ins.o_pmod[6]
.sym 17765 io_ctrl_ins.o_pmod[7]
.sym 17766 o_rx_h_tx_l$SB_IO_OUT
.sym 17768 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17771 i_button_SB_LUT4_I3_I2[1]
.sym 17781 w_rx_data[6]
.sym 17794 w_rx_data[4]
.sym 17799 w_ioc[0]
.sym 17800 io_ctrl_ins.o_pmod[7]
.sym 17801 i_button_SB_LUT4_I3_I2[1]
.sym 17802 o_rx_h_tx_l$SB_IO_OUT
.sym 17807 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 17811 i_button_SB_LUT4_I3_I2[1]
.sym 17812 io_ctrl_ins.o_pmod[6]
.sym 17813 w_ioc[0]
.sym 17814 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17818 w_rx_data[7]
.sym 17821 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17822 r_counter[0]_$glb_clk
.sym 17856 i_button_SB_LUT4_I3_I2[1]
.sym 17867 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 17868 io_ctrl_ins.o_pmod[4]
.sym 17870 io_ctrl_ins.pmod_dir_state[4]
.sym 17873 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 17874 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 17876 o_tr_vc1_b$SB_IO_OUT
.sym 17877 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 17879 i_button_SB_LUT4_I3_I2[0]
.sym 17880 w_ioc[0]
.sym 17882 i_button_SB_LUT4_I3_I2[1]
.sym 17883 i_config[1]$SB_IO_IN
.sym 17885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17886 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17890 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17892 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17895 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17896 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 17898 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 17899 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 17900 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 17916 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 17922 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17928 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 17929 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 17930 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 17934 i_config[1]$SB_IO_IN
.sym 17935 i_button_SB_LUT4_I3_I2[0]
.sym 17936 w_ioc[0]
.sym 17937 io_ctrl_ins.pmod_dir_state[4]
.sym 17940 i_button_SB_LUT4_I3_I2[1]
.sym 17941 w_ioc[0]
.sym 17942 io_ctrl_ins.o_pmod[4]
.sym 17943 o_tr_vc1_b$SB_IO_OUT
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17945 r_counter[0]_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17971 o_rx_h_tx_l$SB_IO_OUT
.sym 17973 o_tr_vc2$SB_IO_OUT
.sym 17977 o_tr_vc1$SB_IO_OUT
.sym 17988 io_ctrl_ins.rf_pin_state[6]
.sym 17990 io_ctrl_ins.rf_pin_state[7]
.sym 17991 io_ctrl_ins.rf_pin_state[4]
.sym 17994 io_ctrl_ins.rf_pin_state[3]
.sym 17995 io_ctrl_ins.rf_pin_state[5]
.sym 18002 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18006 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18010 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18012 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18014 io_ctrl_ins.rf_mode[2]
.sym 18015 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18017 io_ctrl_ins.rf_mode[1]
.sym 18018 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18027 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18028 io_ctrl_ins.rf_pin_state[6]
.sym 18029 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18034 io_ctrl_ins.rf_mode[2]
.sym 18036 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18039 io_ctrl_ins.rf_pin_state[4]
.sym 18040 io_ctrl_ins.rf_mode[1]
.sym 18041 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18042 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18045 io_ctrl_ins.rf_pin_state[7]
.sym 18046 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18048 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18051 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18052 io_ctrl_ins.rf_pin_state[3]
.sym 18053 io_ctrl_ins.rf_mode[2]
.sym 18054 io_ctrl_ins.rf_mode[1]
.sym 18057 io_ctrl_ins.rf_mode[1]
.sym 18058 io_ctrl_ins.rf_mode[2]
.sym 18059 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 18060 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18063 io_ctrl_ins.rf_pin_state[5]
.sym 18064 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18065 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18066 io_ctrl_ins.rf_mode[1]
.sym 18067 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18068 r_counter[0]_$glb_clk
.sym 18097 o_tr_vc1_b$SB_IO_OUT
.sym 18121 io_ctrl_ins.rf_pin_state[1]
.sym 18122 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18127 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18131 io_ctrl_ins.rf_mode[1]
.sym 18187 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18188 io_ctrl_ins.rf_pin_state[1]
.sym 18189 io_ctrl_ins.rf_mode[1]
.sym 18190 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18191 r_counter[0]_$glb_clk
.sym 18217 io_ctrl_ins.rf_mode[1]
.sym 18464 o_led1$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18636 $PACKER_GND_NET
.sym 18656 $PACKER_GND_NET
.sym 18693 i_sck$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 18696 $PACKER_GND_NET
.sym 18824 int_miso
.sym 18831 o_miso_$_TBUF__Y_E
.sym 19002 i_ss$SB_IO_IN
.sym 19024 i_ss$SB_IO_IN
.sym 19100 io_pmod[5]$SB_IO_OUT
.sym 19104 io_pmod[7]$SB_IO_OUT
.sym 19115 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19123 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19125 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19153 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 19191 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 19192 r_counter[0]_$glb_clk
.sym 19193 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19206 i_ss$SB_IO_IN
.sym 19214 $PACKER_GND_NET
.sym 19229 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19235 io_pmod[5]$SB_IO_OUT
.sym 19237 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19261 w_rx_09_fifo_data[0]
.sym 19262 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 19268 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19271 w_rx_09_fifo_data[0]
.sym 19280 io_pmod[5]$SB_IO_OUT
.sym 19282 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19314 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_E
.sym 19315 lvds_clock_buf
.sym 19316 io_pmod[0]$SB_IO_OUT_$glb_sr
.sym 19331 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 19337 io_pmod[1]$SB_IO_OUT
.sym 19345 spi_if_ins.w_rx_data[3]
.sym 19360 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19374 spi_if_ins.spi.r_rx_byte[7]
.sym 19377 spi_if_ins.spi.r_rx_byte[3]
.sym 19398 spi_if_ins.spi.r_rx_byte[7]
.sym 19428 spi_if_ins.spi.r_rx_byte[3]
.sym 19437 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19438 r_counter[0]_$glb_clk
.sym 19470 w_load
.sym 19486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19494 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19499 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19556 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 19560 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 19561 r_counter[0]_$glb_clk
.sym 19562 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19574 i_config[2]$SB_IO_IN
.sym 19629 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19663 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19820 i_config[1]$SB_IO_IN
.sym 19952 o_rx_h_tx_l$SB_IO_OUT
.sym 20190 $PACKER_GND_NET
.sym 20203 i_config[0]$SB_IO_IN
.sym 20313 io_pmod[0]$SB_IO_OUT
.sym 20437 o_tr_vc1$SB_IO_OUT
.sym 20441 o_tr_vc2$SB_IO_OUT
.sym 20569 o_tr_vc1_b$SB_IO_OUT
.sym 20578 o_led0$SB_IO_OUT
.sym 20672 i_config[0]$SB_IO_IN
.sym 20695 i_config[0]$SB_IO_IN
.sym 20742 o_led1$SB_IO_OUT
.sym 20748 $PACKER_GND_NET
.sym 20761 $PACKER_GND_NET
.sym 20802 o_miso_$_TBUF__Y_E
.sym 20805 int_miso
.sym 20842 i_mosi$SB_IO_IN
.sym 20908 i_mosi$SB_IO_IN
.sym 20917 i_mosi$SB_IO_IN
.sym 21436 io_pmod[5]$SB_IO_OUT
.sym 21438 io_pmod[7]$SB_IO_OUT
.sym 21544 io_pmod[6]$SB_IO_OUT
.sym 21843 $PACKER_VCC_NET
.sym 22047 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22502 o_led1$SB_IO_OUT
.sym 22515 o_led0$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22530 o_miso_$_TBUF__Y_E
.sym 22533 int_miso
.sym 22574 i_sck$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22707 i_ss$SB_IO_IN
.sym 23350 w_rx_24_fifo_empty
.sym 23446 io_pmod[3]$SB_IO_OUT
.sym 23449 io_pmod[2]$SB_IO_OUT
.sym 23597 io_pmod[2]$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24620 o_led0$SB_IO_OUT
.sym 24953 i_ss$SB_IO_IN
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25783 w_rx_24_fifo_empty
.sym 25787 io_pmod[3]$SB_IO_OUT
.sym 25828 io_pmod[3]$SB_IO_OUT
.sym 25845 w_rx_24_fifo_empty
.sym 25847 io_pmod[3]$SB_IO_OUT
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26346 io_pmod[2]$SB_IO_OUT
.sym 27368 io_pmod[1]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27381 io_pmod[5]$SB_IO_OUT
.sym 27389 io_pmod[7]$SB_IO_OUT
.sym 27395 $PACKER_VCC_NET
.sym 27400 io_pmod[3]$SB_IO_OUT
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27411 io_pmod[3]$SB_IO_OUT
.sym 27423 io_pmod[6]$SB_IO_OUT
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27473 $PACKER_VCC_NET
.sym 27487 io_pmod[0]$SB_IO_OUT
.sym 27488 io_pmod[1]$SB_IO_OUT
.sym 27517 o_rx_h_tx_l$SB_IO_OUT
.sym 27519 io_pmod[2]$SB_IO_OUT
.sym 27522 io_pmod[1]$SB_IO_OUT
.sym 27531 io_pmod[1]$SB_IO_OUT
.sym 27543 io_pmod[2]$SB_IO_OUT
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27564 io_pmod[0]$SB_IO_OUT
.sym 27574 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27595 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27618 o_tr_vc1$SB_IO_OUT
.sym 27628 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27644 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27645 o_tr_vc1_b$SB_IO_OUT
.sym 27714 rx_09_fifo.wr_addr_gray_rd_r[2]
.sym 27715 rx_09_fifo.wr_addr_gray_rd_r[3]
.sym 27716 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 27717 rx_09_fifo.wr_addr_gray_rd_r[5]
.sym 27738 rx_09_fifo.wr_addr_gray_rd[5]
.sym 27742 rx_09_fifo.wr_addr_gray_rd[3]
.sym 27746 rx_09_fifo.wr_addr_gray[4]
.sym 27750 rx_09_fifo.wr_addr_gray[5]
.sym 27754 rx_09_fifo.wr_addr_gray_rd[2]
.sym 27758 rx_09_fifo.wr_addr_gray[3]
.sym 27762 rx_09_fifo.wr_addr_gray_rd[4]
.sym 27766 rx_09_fifo.wr_addr_gray[2]
.sym 27776 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27777 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27780 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 27781 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 27784 io_pmod[0]$SB_IO_OUT
.sym 27785 io_pmod[1]$SB_IO_OUT
.sym 27786 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27790 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27794 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 27798 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 27808 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 27809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27811 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27812 w_rx_09_fifo_full
.sym 27813 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27816 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27817 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27823 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 27824 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27825 io_pmod[0]$SB_IO_OUT
.sym 27842 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 27846 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 27847 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 27848 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27849 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27850 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 27856 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 27857 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 27861 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[0]
.sym 27868 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27869 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27872 io_pmod[0]$SB_IO_OUT
.sym 27873 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27880 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 27881 w_lvds_rx_09_d1
.sym 27887 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27888 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27889 io_pmod[0]$SB_IO_OUT
.sym 27890 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27891 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 27892 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 27893 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27898 w_lvds_rx_09_d1
.sym 27899 w_lvds_rx_09_d0
.sym 27900 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 27901 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 27905 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 27939 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 27944 rx_24_fifo.wr_addr[2]
.sym 27948 rx_24_fifo.wr_addr[3]
.sym 27949 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 27952 rx_24_fifo.wr_addr[4]
.sym 27953 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 27956 rx_24_fifo.wr_addr[5]
.sym 27957 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 27959 $PACKER_VCC_NET
.sym 27961 $nextpnr_ICESTORM_LC_4$I3
.sym 27964 rx_24_fifo.wr_addr[6]
.sym 27968 rx_24_fifo.wr_addr[7]
.sym 27969 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 27970 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 27974 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 27975 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[2]
.sym 27976 rx_24_fifo.wr_addr[2]
.sym 27977 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 27978 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 27982 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 27986 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[3]
.sym 27987 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[4]
.sym 27988 rx_24_fifo.wr_addr[6]
.sym 27989 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 27990 lvds_rx_24_inst.r_push_SB_LUT4_I2_I0[6]
.sym 27991 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[1]
.sym 27992 w_rx_24_fifo_push
.sym 27993 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1[3]
.sym 27994 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 27998 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28003 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28008 lvds_rx_24_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28009 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28012 rx_24_fifo.wr_addr[2]
.sym 28013 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28016 rx_24_fifo.wr_addr[3]
.sym 28017 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28020 rx_24_fifo.wr_addr[4]
.sym 28021 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28024 rx_24_fifo.wr_addr[5]
.sym 28025 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28028 rx_24_fifo.wr_addr[6]
.sym 28029 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28032 rx_24_fifo.wr_addr[7]
.sym 28033 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28034 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28046 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28066 w_lvds_rx_24_d1
.sym 28067 w_lvds_rx_24_d0
.sym 28068 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28069 lvds_rx_24_inst.r_state_if[0]
.sym 28070 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28071 w_lvds_rx_24_d1_SB_LUT4_I0_O[1]
.sym 28072 w_lvds_rx_24_d1_SB_LUT4_I0_O[2]
.sym 28073 io_pmod[0]$SB_IO_OUT
.sym 28076 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28077 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28080 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 28081 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28084 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28085 lvds_rx_24_inst.r_state_if[0]
.sym 28088 lvds_rx_24_inst.r_state_if[0]
.sym 28089 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28091 lvds_rx_24_inst.r_state_if[0]
.sym 28092 w_rx_24_fifo_full
.sym 28093 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28095 io_pmod[0]$SB_IO_OUT
.sym 28096 lvds_rx_24_inst.r_state_if[0]
.sym 28097 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28099 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28100 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 28101 lvds_rx_24_inst.r_state_if[0]
.sym 28103 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28104 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28105 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28108 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I3[0]
.sym 28109 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28110 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28111 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28112 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_O[2]
.sym 28113 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 28114 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[1]
.sym 28115 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28116 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 28117 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 28119 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28120 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28121 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28131 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 28135 lvds_rx_24_inst.r_phase_count[1]
.sym 28136 $PACKER_VCC_NET
.sym 28137 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[1]
.sym 28138 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 28140 $PACKER_VCC_NET
.sym 28141 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I0_I3[2]
.sym 28149 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 28153 w_lvds_rx_24_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 28222 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 28223 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 28224 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 28225 rx_09_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 28226 rx_09_fifo.wr_addr_gray_rd[1]
.sym 28230 rx_09_fifo.wr_addr_gray[1]
.sym 28234 rx_09_fifo.wr_addr_gray_rd[0]
.sym 28242 rx_09_fifo.wr_addr_gray[0]
.sym 28246 rx_09_fifo.wr_addr[7]
.sym 28250 rx_09_fifo.wr_addr_gray[6]
.sym 28268 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28269 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28270 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28274 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28280 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28281 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28282 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28288 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 28289 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28291 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 28296 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28297 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 28300 rx_09_fifo.wr_addr[2]
.sym 28301 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 28304 rx_09_fifo.wr_addr[3]
.sym 28305 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 28308 rx_09_fifo.wr_addr[4]
.sym 28309 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 28312 rx_09_fifo.wr_addr[5]
.sym 28313 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 28316 rx_09_fifo.wr_addr[6]
.sym 28317 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 28320 rx_09_fifo.wr_addr[7]
.sym 28321 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 28322 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28328 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28329 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28330 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28331 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28332 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28333 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28334 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28338 io_pmod[1]$SB_IO_OUT
.sym 28339 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28340 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28341 w_rx_09_fifo_full
.sym 28344 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28345 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28346 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28353 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 28355 lvds_rx_09_inst.r_phase_count[0]
.sym 28359 lvds_rx_09_inst.r_phase_count[1]
.sym 28360 $PACKER_VCC_NET
.sym 28361 lvds_rx_09_inst.r_phase_count[0]
.sym 28362 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28364 $PACKER_VCC_NET
.sym 28365 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28368 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28369 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28370 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28371 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28372 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 28373 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28375 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 28376 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[0]
.sym 28377 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28378 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0]
.sym 28379 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]
.sym 28380 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 28381 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28383 io_pmod[0]$SB_IO_OUT
.sym 28384 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[2]
.sym 28385 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2[3]
.sym 28388 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 28389 w_rx_09_fifo_data[1]
.sym 28401 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFNESR_Q_E
.sym 28404 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]
.sym 28405 w_lvds_rx_09_d0
.sym 28422 rx_24_fifo.wr_addr_gray_rd_r[2]
.sym 28423 rx_24_fifo.wr_addr_gray_rd_r[3]
.sym 28424 rx_24_fifo.wr_addr_gray_rd_r[4]
.sym 28425 rx_24_fifo.wr_addr_gray_rd_r[5]
.sym 28430 rx_24_fifo.wr_addr_gray_rd[2]
.sym 28434 rx_24_fifo.wr_addr_gray_rd[4]
.sym 28442 rx_24_fifo.wr_addr_gray_rd[3]
.sym 28454 rx_24_fifo.wr_addr_gray_rd[5]
.sym 28458 rx_24_fifo.wr_addr_gray[3]
.sym 28466 rx_24_fifo.wr_addr[7]
.sym 28470 rx_24_fifo.wr_addr_gray[5]
.sym 28474 rx_24_fifo.wr_addr_gray[4]
.sym 28478 rx_24_fifo.wr_addr_gray[2]
.sym 28482 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 28486 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28490 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28494 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28498 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28504 io_pmod[0]$SB_IO_OUT
.sym 28505 w_rx_24_fifo_push
.sym 28506 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28513 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28516 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28517 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28520 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 28521 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28523 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[0]
.sym 28524 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 28525 rx_24_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 28528 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 28529 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28530 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28531 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28532 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28533 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 28536 rx_24_fifo.full_o_SB_LUT4_I3_O[0]
.sym 28537 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28540 rx_24_fifo.full_o_SB_LUT4_I3_O[1]
.sym 28541 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 28544 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[5]
.sym 28545 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28550 rx_24_fifo.wr_addr_gray_rd[1]
.sym 28554 rx_24_fifo.wr_addr_gray[0]
.sym 28558 rx_24_fifo.wr_addr_gray_rd[0]
.sym 28562 rx_24_fifo.wr_addr_gray[1]
.sym 28566 w_rx_24_fifo_push
.sym 28567 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28568 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28569 w_rx_24_fifo_full
.sym 28570 rx_24_fifo.wr_addr_gray_rd[7]
.sym 28578 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[0]
.sym 28579 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 28580 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 28581 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[3]
.sym 28591 rx_24_fifo.wr_addr_gray_rd_r[6]
.sym 28592 rx_24_fifo.wr_addr_gray_rd_r[7]
.sym 28593 w_rx_24_fifo_empty
.sym 28599 w_lvds_rx_24_d1_SB_LUT4_I0_O[0]
.sym 28600 lvds_rx_24_inst.r_state_if[0]
.sym 28601 io_pmod[0]$SB_IO_OUT
.sym 28610 rx_24_fifo.wr_addr_gray_rd[6]
.sym 28614 rx_24_fifo.wr_addr_gray[6]
.sym 28652 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 28653 rx_24_fifo.wr_addr_gray_SB_LUT4_I2_O[6]
.sym 28742 rx_09_fifo.wr_addr_gray_rd[6]
.sym 28746 rx_09_fifo.wr_addr_gray_rd[7]
.sym 28767 rx_09_fifo.wr_addr_gray_rd_r[6]
.sym 28768 rx_09_fifo.wr_addr_gray_rd_r[7]
.sym 28769 io_pmod[3]$SB_IO_OUT
.sym 28778 spi_if_ins.spi.r_rx_byte[6]
.sym 28803 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28808 rx_09_fifo.wr_addr[2]
.sym 28812 rx_09_fifo.wr_addr[3]
.sym 28813 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[2]
.sym 28816 rx_09_fifo.wr_addr[4]
.sym 28817 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[3]
.sym 28820 rx_09_fifo.wr_addr[5]
.sym 28821 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[4]
.sym 28823 $PACKER_VCC_NET
.sym 28825 $nextpnr_ICESTORM_LC_2$I3
.sym 28828 rx_09_fifo.wr_addr[6]
.sym 28832 rx_09_fifo.wr_addr[7]
.sym 28833 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[6]
.sym 28834 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[3]
.sym 28835 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[4]
.sym 28836 rx_09_fifo.wr_addr[6]
.sym 28837 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[5]
.sym 28842 r_tx_data[3]
.sym 28846 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[6]
.sym 28847 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[1]
.sym 28848 io_pmod[1]$SB_IO_OUT
.sym 28849 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1[3]
.sym 28850 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 28851 lvds_rx_09_inst.r_push_SB_LUT4_I2_I0[2]
.sym 28852 rx_09_fifo.wr_addr[2]
.sym 28853 lvds_rx_09_inst.r_push_SB_LUT4_I2_I1_SB_LUT4_O_I3[1]
.sym 28858 r_tx_data[2]
.sym 28862 r_tx_data[5]
.sym 28872 spi_if_ins.w_rx_data[5]
.sym 28873 spi_if_ins.w_rx_data[6]
.sym 28884 spi_if_ins.w_rx_data[6]
.sym 28885 spi_if_ins.w_rx_data[5]
.sym 28892 spi_if_ins.w_rx_data[5]
.sym 28893 spi_if_ins.w_rx_data[6]
.sym 28898 w_cs[0]
.sym 28899 w_cs[1]
.sym 28900 w_cs[2]
.sym 28901 w_cs[3]
.sym 28903 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 28904 w_tx_data_io[5]
.sym 28905 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 28906 w_tx_data_smi[3]
.sym 28907 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 28908 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 28909 w_tx_data_io[3]
.sym 28914 w_cs[0]
.sym 28915 w_cs[2]
.sym 28916 w_cs[3]
.sym 28917 w_cs[1]
.sym 28921 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 28928 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 28929 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[1]
.sym 28930 w_rx_09_fifo_full
.sym 28942 w_tx_data_smi[2]
.sym 28943 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 28944 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 28945 w_tx_data_io[2]
.sym 28946 io_pmod[3]$SB_IO_OUT
.sym 28954 w_rx_24_fifo_empty
.sym 28963 sys_ctrl_ins.reset_count[0]
.sym 28968 sys_ctrl_ins.reset_count[1]
.sym 28970 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28972 sys_ctrl_ins.reset_count[2]
.sym 28973 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 28974 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28976 sys_ctrl_ins.reset_count[3]
.sym 28977 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 28980 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28981 sys_ctrl_ins.reset_cmd
.sym 28985 sys_ctrl_ins.reset_count[0]
.sym 28986 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 28988 sys_ctrl_ins.reset_count[1]
.sym 28989 sys_ctrl_ins.reset_count[0]
.sym 28990 sys_ctrl_ins.reset_count[3]
.sym 28991 sys_ctrl_ins.reset_count[2]
.sym 28992 sys_ctrl_ins.reset_count[1]
.sym 28993 sys_ctrl_ins.reset_count[0]
.sym 29005 sys_ctrl_ins.reset_cmd
.sym 29022 $PACKER_GND_NET
.sym 29046 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[0]
.sym 29047 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[1]
.sym 29048 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[2]
.sym 29049 lvds_rx_24_inst.r_push_SB_LUT4_I2_O[3]
.sym 29249 $PACKER_GND_NET
.sym 29254 spi_if_ins.r_tx_byte[7]
.sym 29262 spi_if_ins.spi.r_tx_byte[1]
.sym 29263 spi_if_ins.spi.r_tx_byte[5]
.sym 29264 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29265 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29275 spi_if_ins.spi.r_tx_byte[3]
.sym 29276 spi_if_ins.spi.r_tx_byte[7]
.sym 29277 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29278 spi_if_ins.r_tx_byte[5]
.sym 29286 spi_if_ins.r_tx_byte[1]
.sym 29293 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 29294 spi_if_ins.r_tx_byte[3]
.sym 29298 spi_if_ins.r_tx_byte[6]
.sym 29302 spi_if_ins.r_tx_byte[2]
.sym 29311 spi_if_ins.spi.r_tx_byte[2]
.sym 29312 spi_if_ins.spi.r_tx_byte[6]
.sym 29313 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29317 spi_if_ins.spi.r_rx_byte[6]
.sym 29322 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29350 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[0]
.sym 29351 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[1]
.sym 29352 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[2]
.sym 29353 lvds_rx_09_inst.r_push_SB_LUT4_I2_O[3]
.sym 29359 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29360 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29361 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29380 spi_if_ins.w_rx_data[5]
.sym 29381 spi_if_ins.w_rx_data[6]
.sym 29406 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 29414 w_cs[1]
.sym 29415 w_cs[2]
.sym 29416 w_cs[3]
.sym 29417 w_cs[0]
.sym 29419 io_pmod[0]$SB_IO_OUT
.sym 29420 w_cs[2]
.sym 29421 w_fetch
.sym 29422 w_cs[0]
.sym 29423 w_cs[1]
.sym 29424 w_cs[3]
.sym 29425 w_cs[2]
.sym 29429 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 29430 w_tx_data_sys
.sym 29431 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 29432 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29433 spi_if_ins.o_cs_SB_LUT4_I3_O[3]
.sym 29438 w_cs[0]
.sym 29439 w_cs[1]
.sym 29440 w_cs[2]
.sym 29441 w_cs[3]
.sym 29442 w_tx_data_smi[0]
.sym 29443 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29444 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29445 w_tx_data_io[0]
.sym 29448 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29449 w_tx_data_io[4]
.sym 29460 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29461 w_tx_data_io[6]
.sym 29463 w_ioc[1]
.sym 29464 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 29465 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 29466 w_tx_data_smi[1]
.sym 29467 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29468 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29469 w_tx_data_io[1]
.sym 29471 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29472 w_tx_data_io[7]
.sym 29473 smi_ctrl_ins.o_data_out_SB_LUT4_I0_2_O[0]
.sym 29474 r_tx_data[1]
.sym 29497 w_cs[0]
.sym 29502 r_tx_data[6]
.sym 29522 w_rx_24_fifo_full
.sym 29529 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 29563 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 29564 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 29565 io_pmod[0]$SB_IO_OUT
.sym 29586 w_rx_data[3]
.sym 29649 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 29738 spi_if_ins.spi.SCKr[1]
.sym 29750 spi_if_ins.spi.SCKr[0]
.sym 29754 i_sck$SB_IO_IN
.sym 29762 spi_if_ins.spi.SCKr[2]
.sym 29763 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29764 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29765 spi_if_ins.spi.SCKr[1]
.sym 29771 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29772 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 29773 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29774 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29775 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29776 spi_if_ins.r_tx_byte[7]
.sym 29777 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 29783 spi_if_ins.spi.SCKr[2]
.sym 29784 spi_if_ins.spi.SCKr[1]
.sym 29785 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 29787 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29788 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 29789 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 29790 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29791 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29792 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29793 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29795 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29799 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29800 $PACKER_VCC_NET
.sym 29803 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29804 $PACKER_VCC_NET
.sym 29805 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29809 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29811 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 29812 $PACKER_VCC_NET
.sym 29813 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29814 spi_if_ins.spi.r_tx_byte[0]
.sym 29815 spi_if_ins.spi.r_tx_byte[4]
.sym 29816 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29817 spi_if_ins.spi.r_tx_bit_count[2]
.sym 29828 i_ss$SB_IO_IN
.sym 29829 spi_if_ins.r_tx_data_valid
.sym 29845 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29847 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29848 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29849 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 29850 spi_if_ins.r_tx_byte[4]
.sym 29854 spi_if_ins.r_tx_byte[0]
.sym 29864 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 29865 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 29886 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 29894 r_tx_data[0]
.sym 29898 r_tx_data[4]
.sym 29905 r_tx_data_SB_DFFE_Q_E
.sym 29910 r_tx_data[7]
.sym 29922 i_button_SB_LUT4_I3_O[1]
.sym 29931 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 29932 w_cs[0]
.sym 29933 w_fetch
.sym 29954 spi_if_ins.w_rx_data[1]
.sym 29958 spi_if_ins.w_rx_data[4]
.sym 29963 w_ioc[2]
.sym 29964 w_ioc[4]
.sym 29965 w_ioc[3]
.sym 29966 spi_if_ins.w_rx_data[3]
.sym 29970 spi_if_ins.w_rx_data[2]
.sym 29978 spi_if_ins.w_rx_data[0]
.sym 29986 $PACKER_VCC_NET
.sym 29990 w_fetch
.sym 29991 w_load
.sym 29992 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 29993 w_cs[0]
.sym 29994 w_ioc[1]
.sym 29995 w_ioc[4]
.sym 29996 w_ioc[3]
.sym 29997 w_ioc[2]
.sym 30000 w_ioc[0]
.sym 30001 i_button_SB_LUT4_I3_I2[1]
.sym 30003 io_pmod[0]$SB_IO_OUT
.sym 30004 w_cs[1]
.sym 30005 w_fetch
.sym 30010 w_ioc[2]
.sym 30011 w_ioc[4]
.sym 30012 w_ioc[3]
.sym 30013 w_ioc[1]
.sym 30015 w_ioc[1]
.sym 30016 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 30017 w_ioc[0]
.sym 30024 i_button_SB_LUT4_I3_O[1]
.sym 30025 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30026 o_ldo_2v8_en$SB_IO_OUT
.sym 30027 io_ctrl_ins.pmod_dir_state[2]
.sym 30028 w_ioc[0]
.sym 30029 i_button_SB_LUT4_I3_I2[0]
.sym 30030 w_rx_data[3]
.sym 30034 w_rx_data[2]
.sym 30038 w_rx_data[0]
.sym 30042 w_rx_data[1]
.sym 30047 w_fetch
.sym 30048 w_load
.sym 30049 w_cs[1]
.sym 30050 io_ctrl_ins.o_pmod[0]
.sym 30051 io_ctrl_ins.mixer_en_state
.sym 30052 w_ioc[0]
.sym 30053 i_button_SB_LUT4_I3_I2[1]
.sym 30056 io_pmod[0]$SB_IO_OUT
.sym 30057 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30058 io_ctrl_ins.o_pmod[2]
.sym 30059 o_shdn_tx_lna$SB_IO_OUT
.sym 30060 w_ioc[0]
.sym 30061 i_button_SB_LUT4_I3_I2[1]
.sym 30062 io_ctrl_ins.rf_mode[1]
.sym 30063 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30064 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 30065 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 30066 i_config[0]$SB_IO_IN
.sym 30067 io_ctrl_ins.pmod_dir_state[3]
.sym 30068 w_ioc[0]
.sym 30069 i_button_SB_LUT4_I3_I2[0]
.sym 30070 io_ctrl_ins.debug_mode[0]
.sym 30071 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30072 io_ctrl_ins.led0_state_SB_LUT4_I0_O[2]
.sym 30073 io_ctrl_ins.led0_state_SB_LUT4_I0_O[3]
.sym 30074 w_ioc[1]
.sym 30075 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 30076 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 30077 w_ioc[0]
.sym 30079 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[0]
.sym 30080 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[1]
.sym 30081 io_ctrl_ins.ldo2v8_state_SB_LUT4_I0_O[2]
.sym 30086 w_rx_data[4]
.sym 30090 w_rx_data[1]
.sym 30094 w_rx_data[2]
.sym 30100 io_ctrl_ins.debug_mode[0]
.sym 30101 io_ctrl_ins.debug_mode[1]
.sym 30102 o_led0$SB_IO_OUT
.sym 30103 io_ctrl_ins.pmod_dir_state[0]
.sym 30104 w_ioc[0]
.sym 30105 i_button_SB_LUT4_I3_I2[0]
.sym 30106 io_ctrl_ins.debug_mode[0]
.sym 30107 io_ctrl_ins.rf_mode[2]
.sym 30108 io_ctrl_ins.rf_mode[1]
.sym 30109 io_ctrl_ins.debug_mode[1]
.sym 30110 w_rx_data[0]
.sym 30118 w_ioc[0]
.sym 30119 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30120 i_button_SB_LUT4_I3_I2[0]
.sym 30121 io_pmod[0]$SB_IO_OUT
.sym 30130 io_ctrl_ins.rf_pin_state[0]
.sym 30131 io_ctrl_ins.rf_mode[1]
.sym 30132 io_ctrl_ins.rf_mode[2]
.sym 30133 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30134 io_ctrl_ins.rf_mode[1]
.sym 30135 io_ctrl_ins.rf_mode[2]
.sym 30136 io_ctrl_ins.rf_pin_state[2]
.sym 30137 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30150 w_rx_data[2]
.sym 30158 w_rx_data[0]
.sym 30245 r_counter[0]
.sym 30275 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30280 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30284 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30285 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 30288 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30289 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30297 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30299 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30300 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30301 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30303 spi_if_ins.spi.r_rx_bit_count[0]
.sym 30304 spi_if_ins.spi.r_rx_bit_count[2]
.sym 30305 spi_if_ins.spi.r_rx_bit_count[1]
.sym 30322 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30338 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30351 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30352 spi_if_ins.state_if[0]
.sym 30353 spi_if_ins.state_if[1]
.sym 30370 i_mosi$SB_IO_IN
.sym 30374 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30380 i_ss$SB_IO_IN
.sym 30381 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30382 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30386 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30390 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30394 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30398 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30402 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30414 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30418 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30426 i_mosi$SB_IO_IN
.sym 30430 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30434 spi_if_ins.spi.r_rx_byte[5]
.sym 30438 spi_if_ins.spi.r_rx_byte[0]
.sym 30446 spi_if_ins.spi.r_rx_byte[1]
.sym 30458 spi_if_ins.spi.r_rx_byte[4]
.sym 30462 spi_if_ins.spi.r_rx_byte[2]
.sym 30466 spi_if_ins.w_rx_data[3]
.sym 30470 spi_if_ins.w_rx_data[0]
.sym 30474 spi_if_ins.w_rx_data[2]
.sym 30478 spi_if_ins.w_rx_data[1]
.sym 30486 spi_if_ins.w_rx_data[6]
.sym 30490 spi_if_ins.w_rx_data[5]
.sym 30498 w_rx_data[7]
.sym 30502 w_rx_data[6]
.sym 30506 w_rx_data[4]
.sym 30512 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[0]
.sym 30513 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 30514 w_ioc[1]
.sym 30515 w_ioc[0]
.sym 30516 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 30517 i_button_SB_LUT4_I3_I2[1]
.sym 30521 i_button_SB_LUT4_I3_I2[1]
.sym 30522 w_rx_data[5]
.sym 30528 i_button_SB_LUT4_I3_I2[0]
.sym 30529 w_ioc[0]
.sym 30536 io_ctrl_ins.led0_state_SB_LUT4_I0_O[1]
.sym 30537 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 30541 io_ctrl_ins.pmod_dir_state_SB_DFFE_Q_E
.sym 30543 i_button_SB_LUT4_I3_I2[1]
.sym 30544 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 30545 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E_SB_LUT4_O_I2[1]
.sym 30546 w_rx_data[5]
.sym 30552 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[0]
.sym 30553 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30554 io_ctrl_ins.o_pmod[5]
.sym 30555 o_tr_vc1$SB_IO_OUT
.sym 30556 w_ioc[0]
.sym 30557 i_button_SB_LUT4_I3_I2[1]
.sym 30560 i_button_SB_LUT4_I3_I2[0]
.sym 30561 i_button_SB_LUT4_I3_I2[1]
.sym 30562 o_led1$SB_IO_OUT
.sym 30563 io_ctrl_ins.pmod_dir_state[1]
.sym 30564 w_ioc[0]
.sym 30565 i_button_SB_LUT4_I3_I2[0]
.sym 30566 w_ioc[1]
.sym 30567 io_ctrl_ins.rf_mode[2]
.sym 30568 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 30569 w_ioc[0]
.sym 30570 w_ioc[1]
.sym 30571 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[2]
.sym 30572 w_ioc[0]
.sym 30573 io_ctrl_ins.debug_mode[1]
.sym 30574 w_rx_data[2]
.sym 30578 io_ctrl_ins.o_pmod[1]
.sym 30579 o_shdn_rx_lna$SB_IO_OUT
.sym 30580 w_ioc[0]
.sym 30581 i_button_SB_LUT4_I3_I2[1]
.sym 30582 w_rx_data[0]
.sym 30586 w_rx_data[1]
.sym 30590 w_rx_data[3]
.sym 30594 w_rx_data[6]
.sym 30598 io_ctrl_ins.o_pmod[3]
.sym 30599 o_tr_vc2$SB_IO_OUT
.sym 30600 w_ioc[0]
.sym 30601 i_button_SB_LUT4_I3_I2[1]
.sym 30602 w_rx_data[7]
.sym 30606 w_rx_data[4]
.sym 30615 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30616 i_button_SB_LUT4_I3_I2[1]
.sym 30617 w_ioc[0]
.sym 30618 w_rx_data[3]
.sym 30622 w_rx_data[5]
.sym 30626 w_rx_data[2]
.sym 30634 w_rx_data[1]
.sym 30641 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 30650 w_rx_data[0]
.sym 30674 w_rx_data[1]
.sym 30802 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 30834 spi_if_ins.spi.r_rx_done
.sym 30838 spi_if_ins.spi.r2_rx_done
.sym 30848 spi_if_ins.spi.r3_rx_done
.sym 30849 spi_if_ins.spi.r2_rx_done
.sym 30850 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30851 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30852 spi_if_ins.state_if[0]
.sym 30853 spi_if_ins.state_if[1]
.sym 30858 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30859 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30860 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30861 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30863 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30864 spi_if_ins.state_if[0]
.sym 30865 spi_if_ins.state_if[1]
.sym 30882 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30892 spi_if_ins.state_if[0]
.sym 30893 spi_if_ins.state_if[1]
.sym 30894 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30903 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30904 spi_if_ins.state_if[1]
.sym 30905 spi_if_ins.state_if[0]
.sym 30914 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30923 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30924 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 30925 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 30938 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30939 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30940 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30941 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30946 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30947 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30948 spi_if_ins.state_if[0]
.sym 30949 spi_if_ins.state_if[1]
.sym 30953 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30968 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30969 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30970 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E_SB_LUT4_O_I3[0]
.sym 30971 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30972 spi_if_ins.state_if[0]
.sym 30973 spi_if_ins.state_if[1]
.sym 30994 spi_if_ins.w_rx_data[4]
.sym 31010 i_button_SB_LUT4_I3_O[0]
.sym 31011 i_button_SB_LUT4_I3_O[1]
.sym 31012 i_button_SB_LUT4_I3_O[2]
.sym 31013 i_button_SB_LUT4_I3_O[3]
.sym 31014 io_ctrl_ins.pmod_dir_state[5]
.sym 31015 i_button_SB_LUT4_I3_O[1]
.sym 31016 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[2]
.sym 31017 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I1_O[3]
.sym 31027 w_ioc[0]
.sym 31028 i_button_SB_LUT4_I3_I2[0]
.sym 31029 i_config[2]$SB_IO_IN
.sym 31032 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[0]
.sym 31033 io_ctrl_ins.rx_h_b_state_SB_LUT4_I1_O[1]
.sym 31034 i_config[3]$SB_IO_IN
.sym 31035 io_ctrl_ins.pmod_dir_state[6]
.sym 31036 w_ioc[0]
.sym 31037 i_button_SB_LUT4_I3_I2[0]
.sym 31039 w_ioc[0]
.sym 31040 i_button_SB_LUT4_I3_I2[0]
.sym 31041 i_button$SB_IO_IN
.sym 31046 w_rx_data[6]
.sym 31054 w_rx_data[4]
.sym 31058 io_ctrl_ins.o_pmod[7]
.sym 31059 o_rx_h_tx_l$SB_IO_OUT
.sym 31060 w_ioc[0]
.sym 31061 i_button_SB_LUT4_I3_I2[1]
.sym 31065 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[1]
.sym 31066 io_ctrl_ins.o_pmod[6]
.sym 31067 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31068 w_ioc[0]
.sym 31069 i_button_SB_LUT4_I3_I2[1]
.sym 31070 w_rx_data[7]
.sym 31075 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[0]
.sym 31076 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[1]
.sym 31077 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31089 io_ctrl_ins.pmod_state_SB_DFFE_Q_E
.sym 31093 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 31095 io_ctrl_ins.led1_state_SB_LUT4_I0_O[0]
.sym 31096 io_ctrl_ins.led1_state_SB_LUT4_I0_O[1]
.sym 31097 io_ctrl_ins.led1_state_SB_LUT4_I0_O[2]
.sym 31098 i_config[1]$SB_IO_IN
.sym 31099 io_ctrl_ins.pmod_dir_state[4]
.sym 31100 w_ioc[0]
.sym 31101 i_button_SB_LUT4_I3_I2[0]
.sym 31102 io_ctrl_ins.o_pmod[4]
.sym 31103 o_tr_vc1_b$SB_IO_OUT
.sym 31104 w_ioc[0]
.sym 31105 i_button_SB_LUT4_I3_I2[1]
.sym 31111 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31112 io_ctrl_ins.rf_pin_state[6]
.sym 31113 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31116 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31117 io_ctrl_ins.rf_mode[2]
.sym 31118 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31119 io_ctrl_ins.rf_mode[1]
.sym 31120 io_ctrl_ins.rf_pin_state[4]
.sym 31121 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31123 io_ctrl_ins.rf_pin_state[7]
.sym 31124 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31125 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31126 io_ctrl_ins.rf_pin_state[3]
.sym 31127 io_ctrl_ins.rf_mode[1]
.sym 31128 io_ctrl_ins.rf_mode[2]
.sym 31129 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31130 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31131 io_ctrl_ins.rf_mode[1]
.sym 31132 w_tx_data_sys_SB_DFFE_Q_E_SB_LUT4_O_I1[1]
.sym 31133 io_ctrl_ins.rf_mode[2]
.sym 31134 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31135 io_ctrl_ins.rf_mode[1]
.sym 31136 io_ctrl_ins.rf_pin_state[5]
.sym 31137 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31167 io_ctrl_ins.rf_pin_state[1]
.sym 31168 io_ctrl_ins.rf_mode[1]
.sym 31169 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31333 i_ss$SB_IO_IN
.sym 31366 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 31396 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31397 w_rx_09_fifo_data[0]
.sym 31404 w_lvds_rx_09_d1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 31405 io_pmod[5]$SB_IO_OUT
.sym 31430 spi_if_ins.spi.r_rx_byte[7]
.sym 31450 spi_if_ins.spi.r_rx_byte[3]
.sym 31486 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 31509 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 32525 io_pmod[3]$SB_IO_OUT
.sym 32536 w_rx_24_fifo_empty
.sym 32537 io_pmod[3]$SB_IO_OUT
