// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module AutoEncoder_sp_upsamp_ap_fixed_32_6_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv4_out22_dout,
        conv4_out22_num_data_valid,
        conv4_out22_fifo_cap,
        conv4_out22_empty_n,
        conv4_out22_read,
        upsamp4_out23_din,
        upsamp4_out23_num_data_valid,
        upsamp4_out23_fifo_cap,
        upsamp4_out23_full_n,
        upsamp4_out23_write,
        upsam_buf_0_address0,
        upsam_buf_0_ce0,
        upsam_buf_0_we0,
        upsam_buf_0_d0,
        upsam_buf_0_q0,
        upsam_buf_0_address1,
        upsam_buf_0_ce1,
        upsam_buf_0_we1,
        upsam_buf_0_d1,
        upsam_buf_0_q1,
        upsam_buf_1_address0,
        upsam_buf_1_ce0,
        upsam_buf_1_we0,
        upsam_buf_1_d0,
        upsam_buf_1_q0,
        upsam_buf_1_address1,
        upsam_buf_1_ce1,
        upsam_buf_1_we1,
        upsam_buf_1_d1,
        upsam_buf_1_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] conv4_out22_dout;
input  [1:0] conv4_out22_num_data_valid;
input  [1:0] conv4_out22_fifo_cap;
input   conv4_out22_empty_n;
output   conv4_out22_read;
output  [31:0] upsamp4_out23_din;
input  [1:0] upsamp4_out23_num_data_valid;
input  [1:0] upsamp4_out23_fifo_cap;
input   upsamp4_out23_full_n;
output   upsamp4_out23_write;
output  [3:0] upsam_buf_0_address0;
output   upsam_buf_0_ce0;
output   upsam_buf_0_we0;
output  [31:0] upsam_buf_0_d0;
input  [31:0] upsam_buf_0_q0;
output  [3:0] upsam_buf_0_address1;
output   upsam_buf_0_ce1;
output   upsam_buf_0_we1;
output  [31:0] upsam_buf_0_d1;
input  [31:0] upsam_buf_0_q1;
output  [3:0] upsam_buf_1_address0;
output   upsam_buf_1_ce0;
output   upsam_buf_1_we0;
output  [31:0] upsam_buf_1_d0;
input  [31:0] upsam_buf_1_q0;
output  [3:0] upsam_buf_1_address1;
output   upsam_buf_1_ce1;
output   upsam_buf_1_we1;
output  [31:0] upsam_buf_1_d1;
input  [31:0] upsam_buf_1_q1;

reg ap_idle;
reg conv4_out22_read;
reg[31:0] upsamp4_out23_din;
reg upsamp4_out23_write;
reg[3:0] upsam_buf_0_address0;
reg upsam_buf_0_ce0;
reg upsam_buf_0_we0;
reg[3:0] upsam_buf_0_address1;
reg upsam_buf_0_ce1;
reg upsam_buf_0_we1;
reg[3:0] upsam_buf_1_address0;
reg upsam_buf_1_ce0;
reg upsam_buf_1_we0;
reg[3:0] upsam_buf_1_address1;
reg upsam_buf_1_ce1;
reg upsam_buf_1_we1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln159_reg_742;
reg   [0:0] empty_51_reg_755;
reg    ap_predicate_op69_read_state2;
reg    ap_block_state2_pp0_stage1_iter0;
reg    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
reg    ap_predicate_op197_read_state8;
reg    ap_block_state8_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_subdone;
reg    conv4_out22_blk_n;
reg    ap_done_reg;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln159_fu_431_p2;
wire   [0:0] empty_51_fu_494_p2;
wire    ap_block_pp0_stage1;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
reg    upsamp4_out23_blk_n;
reg   [31:0] reg_390;
reg    ap_predicate_op41_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state9_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_predicate_op94_write_state3;
reg    ap_predicate_op96_write_state3;
reg    ap_predicate_op104_read_state3;
reg    ap_block_state3_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op139_write_state5;
reg    ap_predicate_op141_write_state5;
reg    ap_predicate_op149_read_state5;
reg    ap_block_state5_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op173_write_state7;
reg    ap_predicate_op175_write_state7;
reg    ap_predicate_op183_read_state7;
reg    ap_block_state7_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg   [31:0] reg_395;
reg    ap_block_pp0_stage1_11001;
reg   [31:0] reg_399;
wire   [0:0] tmp_23_fu_486_p3;
reg   [0:0] tmp_23_reg_746;
reg   [0:0] tmp_23_reg_746_pp0_iter1_reg;
wire   [0:0] grp_fu_373_p3;
reg   [0:0] tmp_26_reg_759;
reg   [0:0] tmp_28_reg_774;
wire   [2:0] zext_ln174_1_fu_554_p1;
reg   [2:0] zext_ln174_1_reg_783;
wire  signed [2:0] zext_ln165_24_cast_fu_557_p3;
reg  signed [2:0] zext_ln165_24_cast_reg_788;
wire  signed [1:0] zext_ln174_2_cast_fu_584_p3;
reg  signed [1:0] zext_ln174_2_cast_reg_815;
reg   [31:0] upsam_buf_0_load_4_reg_833;
reg   [31:0] upsam_buf_1_load_4_reg_838;
reg   [31:0] upsam_buf_0_load_6_reg_853;
reg    ap_predicate_op127_read_state4;
reg    ap_block_state4_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg   [31:0] upsam_buf_1_load_6_reg_858;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln165_fu_500_p1;
wire   [63:0] zext_ln174_fu_506_p1;
wire   [63:0] zext_ln165_23_fu_548_p1;
wire   [63:0] zext_ln174_3_fu_564_p1;
wire   [63:0] zext_ln174_5_fu_578_p1;
wire   [63:0] zext_ln174_2_fu_591_p1;
wire   [63:0] zext_ln165_24_fu_597_p1;
wire   [63:0] zext_ln174_7_fu_605_p1;
wire   [63:0] zext_ln165_25_fu_614_p1;
wire   [63:0] zext_ln174_4_fu_623_p1;
wire   [63:0] zext_ln165_26_fu_636_p1;
wire   [63:0] zext_ln165_27_fu_649_p1;
wire   [63:0] zext_ln174_6_fu_670_p1;
wire   [63:0] zext_ln165_28_fu_679_p1;
wire   [63:0] zext_ln165_29_fu_698_p1;
wire   [63:0] zext_ln174_8_fu_715_p1;
reg   [3:0] cona_col_fu_70;
wire   [3:0] cona_col_3_fu_520_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_cona_col_load;
reg   [3:0] cona_row_fu_74;
wire   [3:0] select_ln159_3_fu_470_p3;
reg   [3:0] ap_sig_allocacmp_cona_row_load;
reg   [6:0] indvar_flatten_fu_78;
wire   [6:0] add_ln159_fu_437_p2;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_predicate_op163_read_state6;
reg    ap_block_state6_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_pp0_stage7_11001;
reg    ap_block_pp0_stage2_01001;
wire   [31:0] grp_fu_403_p4;
wire   [31:0] grp_fu_380_p4;
reg    ap_block_pp0_stage3_01001;
reg    ap_block_pp0_stage4_01001;
reg    ap_block_pp0_stage5_01001;
reg    ap_block_pp0_stage6_01001;
wire   [31:0] tmp_3_fu_655_p4;
wire   [31:0] tmp_4_fu_685_p4;
reg    ap_block_pp0_stage7_01001;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] tmp_5_fu_704_p4;
reg    ap_block_pp0_stage1_01001;
wire   [3:0] select_ln159_fu_455_p3;
reg   [0:0] grp_fu_380_p3;
wire   [0:0] icmp_ln160_fu_449_p2;
wire   [3:0] add_ln159_3_fu_464_p2;
wire   [0:0] trunc_ln160_fu_482_p1;
wire   [0:0] trunc_ln159_fu_478_p1;
wire   [1:0] zext_ln165_23_cast_fu_541_p3;
wire   [3:0] zext_ln174_5_cast_fu_570_p3;
wire  signed [3:0] sext_ln174_1_fu_602_p1;
wire  signed [2:0] sext_ln165_fu_611_p1;
wire  signed [2:0] sext_ln174_fu_620_p1;
wire   [3:0] zext_ln165_26_cast_fu_629_p3;
wire   [3:0] zext_ln165_27_cast_fu_642_p3;
wire   [3:0] zext_ln174_6_cast_fu_663_p3;
wire  signed [3:0] sext_ln165_6_fu_676_p1;
wire  signed [3:0] sext_ln165_7_fu_695_p1;
wire  signed [3:0] sext_ln174_2_fu_712_p1;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_260;
reg    ap_condition_884;
reg    ap_condition_889;
reg    ap_condition_896;
reg    ap_condition_901;
reg    ap_condition_910;
reg    ap_condition_914;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

AutoEncoder_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U2640(
    .din0(upsam_buf_0_q1),
    .din1(upsam_buf_1_q1),
    .din2(grp_fu_380_p3),
    .dout(grp_fu_380_p4)
);

AutoEncoder_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U2641(
    .din0(reg_395),
    .din1(reg_399),
    .din2(tmp_23_reg_746),
    .dout(grp_fu_403_p4)
);

AutoEncoder_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U2642(
    .din0(upsam_buf_0_load_4_reg_833),
    .din1(upsam_buf_1_load_4_reg_838),
    .din2(tmp_23_reg_746),
    .dout(tmp_3_fu_655_p4)
);

AutoEncoder_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U2643(
    .din0(upsam_buf_0_q0),
    .din1(upsam_buf_1_q0),
    .din2(tmp_23_reg_746),
    .dout(tmp_4_fu_685_p4)
);

AutoEncoder_mux_21_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 1 ),
    .dout_WIDTH( 32 ))
mux_21_32_1_1_U2644(
    .din0(upsam_buf_0_load_6_reg_853),
    .din1(upsam_buf_1_load_6_reg_858),
    .din2(tmp_23_reg_746),
    .dout(tmp_5_fu_704_p4)
);

AutoEncoder_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((icmp_ln159_fu_431_p2 == 1'd0)) begin
            cona_col_fu_70 <= cona_col_3_fu_520_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            cona_col_fu_70 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((icmp_ln159_fu_431_p2 == 1'd0)) begin
            cona_row_fu_74 <= select_ln159_3_fu_470_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            cona_row_fu_74 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_260)) begin
        if ((icmp_ln159_fu_431_p2 == 1'd0)) begin
            indvar_flatten_fu_78 <= add_ln159_fu_437_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_78 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln159_fu_431_p2 == 1'd0))) begin
        empty_51_reg_755 <= empty_51_fu_494_p2;
        tmp_23_reg_746 <= select_ln159_fu_455_p3[32'd1];
        tmp_28_reg_774 <= select_ln159_fu_455_p3[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln159_reg_742 <= icmp_ln159_fu_431_p2;
        tmp_23_reg_746_pp0_iter1_reg <= tmp_23_reg_746;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op183_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op149_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op104_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op41_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        reg_390 <= conv4_out22_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_395 <= upsam_buf_0_q0;
        reg_399 <= upsam_buf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0))) begin
        tmp_26_reg_759 <= select_ln159_fu_455_p3[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf_0_load_4_reg_833 <= upsam_buf_0_q1;
        upsam_buf_1_load_4_reg_838 <= upsam_buf_1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf_0_load_6_reg_853 <= upsam_buf_0_q0;
        upsam_buf_1_load_6_reg_858 <= upsam_buf_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln159_reg_742 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        zext_ln165_24_cast_reg_788[0] <= zext_ln165_24_cast_fu_557_p3[0];
        zext_ln174_1_reg_783[0] <= zext_ln174_1_fu_554_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln159_reg_742 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        zext_ln174_2_cast_reg_815[0] <= zext_ln174_2_cast_fu_584_p3[0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln159_reg_742 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_col_load = 4'd0;
    end else begin
        ap_sig_allocacmp_cona_col_load = cona_col_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_cona_row_load = 4'd0;
    end else begin
        ap_sig_allocacmp_cona_row_load = cona_row_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_78;
    end
end

always @ (*) begin
    if ((((ap_predicate_op197_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_predicate_op69_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0) & (ap_done_reg == 1'b0)))) begin
        conv4_out22_blk_n = conv4_out22_empty_n;
    end else begin
        conv4_out22_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op197_read_state8 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_predicate_op163_read_state6 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_predicate_op127_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_predicate_op69_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op183_read_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op149_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op104_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op41_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        conv4_out22_read = 1'b1;
    end else begin
        conv4_out22_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_380_p3 = tmp_23_reg_746_pp0_iter1_reg;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_380_p3 = tmp_23_reg_746;
    end else begin
        grp_fu_380_p3 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            upsam_buf_0_address0 = zext_ln174_6_fu_670_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            upsam_buf_0_address0 = zext_ln165_27_fu_649_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            upsam_buf_0_address0 = zext_ln165_26_fu_636_p1;
        end else if ((1'b1 == ap_condition_901)) begin
            upsam_buf_0_address0 = zext_ln174_7_fu_605_p1;
        end else if ((1'b1 == ap_condition_896)) begin
            upsam_buf_0_address0 = zext_ln165_24_fu_597_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            upsam_buf_0_address0 = zext_ln174_3_fu_564_p1;
        end else if ((1'b1 == ap_condition_889)) begin
            upsam_buf_0_address0 = zext_ln174_fu_506_p1;
        end else if ((1'b1 == ap_condition_884)) begin
            upsam_buf_0_address0 = zext_ln165_fu_500_p1;
        end else begin
            upsam_buf_0_address0 = 'bx;
        end
    end else begin
        upsam_buf_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsam_buf_0_address1 = zext_ln174_8_fu_715_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_0_address1 = zext_ln165_29_fu_698_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf_0_address1 = zext_ln165_28_fu_679_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf_0_address1 = zext_ln174_4_fu_623_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf_0_address1 = zext_ln165_25_fu_614_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf_0_address1 = zext_ln174_2_fu_591_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf_0_address1 = zext_ln174_5_fu_578_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf_0_address1 = zext_ln165_23_fu_548_p1;
    end else begin
        upsam_buf_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd1) & (icmp_ln159_fu_431_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_fu_486_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0)))) begin
        upsam_buf_0_ce0 = 1'b1;
    end else begin
        upsam_buf_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsam_buf_0_ce1 = 1'b1;
    end else begin
        upsam_buf_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_fu_486_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0)))) begin
        upsam_buf_0_we0 = 1'b1;
    end else begin
        upsam_buf_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        upsam_buf_0_we1 = 1'b1;
    end else begin
        upsam_buf_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            upsam_buf_1_address0 = zext_ln174_6_fu_670_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            upsam_buf_1_address0 = zext_ln165_27_fu_649_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            upsam_buf_1_address0 = zext_ln165_26_fu_636_p1;
        end else if ((1'b1 == ap_condition_901)) begin
            upsam_buf_1_address0 = zext_ln174_7_fu_605_p1;
        end else if ((1'b1 == ap_condition_914)) begin
            upsam_buf_1_address0 = zext_ln165_24_fu_597_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            upsam_buf_1_address0 = zext_ln174_3_fu_564_p1;
        end else if ((1'b1 == ap_condition_889)) begin
            upsam_buf_1_address0 = zext_ln174_fu_506_p1;
        end else if ((1'b1 == ap_condition_910)) begin
            upsam_buf_1_address0 = zext_ln165_fu_500_p1;
        end else begin
            upsam_buf_1_address0 = 'bx;
        end
    end else begin
        upsam_buf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsam_buf_1_address1 = zext_ln174_8_fu_715_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsam_buf_1_address1 = zext_ln165_29_fu_698_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsam_buf_1_address1 = zext_ln165_28_fu_679_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        upsam_buf_1_address1 = zext_ln174_4_fu_623_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        upsam_buf_1_address1 = zext_ln165_25_fu_614_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        upsam_buf_1_address1 = zext_ln174_2_fu_591_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf_1_address1 = zext_ln174_5_fu_578_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        upsam_buf_1_address1 = zext_ln165_23_fu_548_p1;
    end else begin
        upsam_buf_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_fu_486_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd1) & (icmp_ln159_fu_431_p2 == 1'd0)))) begin
        upsam_buf_1_ce0 = 1'b1;
    end else begin
        upsam_buf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsam_buf_1_ce1 = 1'b1;
    end else begin
        upsam_buf_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_23_fu_486_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0)))) begin
        upsam_buf_1_we0 = 1'b1;
    end else begin
        upsam_buf_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        upsam_buf_1_we1 = 1'b1;
    end else begin
        upsam_buf_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (empty_51_reg_755 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (empty_51_reg_755 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsamp4_out23_blk_n = upsamp4_out23_full_n;
    end else begin
        upsamp4_out23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (empty_51_reg_755 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        upsamp4_out23_din = tmp_5_fu_704_p4;
    end else if (((1'b0 == ap_block_pp0_stage7_01001) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        upsamp4_out23_din = tmp_4_fu_685_p4;
    end else if (((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op175_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        upsamp4_out23_din = tmp_3_fu_655_p4;
    end else if ((((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage5_01001) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_01001) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        upsamp4_out23_din = grp_fu_380_p4;
    end else if ((((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op141_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op96_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        upsamp4_out23_din = grp_fu_403_p4;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (empty_51_reg_755 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_01001) & (ap_predicate_op173_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op139_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_01001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op94_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        upsamp4_out23_din = reg_390;
    end else begin
        upsamp4_out23_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln159_reg_742 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op175_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_predicate_op173_write_state7 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op141_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op139_write_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op96_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op94_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_51_reg_755 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (empty_51_reg_755 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        upsamp4_out23_write = 1'b1;
    end else begin
        upsamp4_out23_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln159_3_fu_464_p2 = (ap_sig_allocacmp_cona_row_load + 4'd1);

assign add_ln159_fu_437_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd0)) | ((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd0)) | ((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd0)) | ((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd1)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((ap_done_reg == 1'b1) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((upsamp4_out23_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op69_read_state2 == 1'b1) & (conv4_out22_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((upsamp4_out23_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op69_read_state2 == 1'b1) & (conv4_out22_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((upsamp4_out23_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_predicate_op69_read_state2 == 1'b1) & (conv4_out22_empty_n == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op96_write_state3 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op94_write_state3 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op96_write_state3 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op94_write_state3 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op96_write_state3 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op94_write_state3 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op127_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op127_read_state4 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op127_read_state4 == 1'b1))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op141_write_state5 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op139_write_state5 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op149_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op141_write_state5 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op139_write_state5 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op149_read_state5 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op141_write_state5 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op139_write_state5 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op149_read_state5 == 1'b1))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((ap_predicate_op163_read_state6 == 1'b1) & (conv4_out22_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((ap_predicate_op163_read_state6 == 1'b1) & (conv4_out22_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((ap_predicate_op163_read_state6 == 1'b1) & (conv4_out22_empty_n == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op175_write_state7 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op173_write_state7 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op183_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op175_write_state7 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op173_write_state7 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op183_read_state7 == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op175_write_state7 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op173_write_state7 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op183_read_state7 == 1'b1))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op197_read_state8 == 1'b1) & (conv4_out22_empty_n == 1'b0)) | ((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op197_read_state8 == 1'b1) & (conv4_out22_empty_n == 1'b0)) | ((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0))));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((ap_predicate_op197_read_state8 == 1'b1) & (conv4_out22_empty_n == 1'b0)) | ((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0))));
end

always @ (*) begin
    ap_block_state10_pp0_stage1_iter1 = (upsamp4_out23_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op41_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((ap_predicate_op69_read_state2 == 1'b1) & (conv4_out22_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0 = (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op96_write_state3 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op94_write_state3 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op104_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state4_pp0_stage3_iter0 = (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op127_read_state4 == 1'b1)));
end

always @ (*) begin
    ap_block_state5_pp0_stage4_iter0 = (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op141_write_state5 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op139_write_state5 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op149_read_state5 == 1'b1)));
end

always @ (*) begin
    ap_block_state6_pp0_stage5_iter0 = (((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)) | ((ap_predicate_op163_read_state6 == 1'b1) & (conv4_out22_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage6_iter0 = (((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op175_write_state7 == 1'b1)) | ((upsamp4_out23_full_n == 1'b0) & (ap_predicate_op173_write_state7 == 1'b1)) | ((conv4_out22_empty_n == 1'b0) & (ap_predicate_op183_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state8_pp0_stage7_iter0 = (((ap_predicate_op197_read_state8 == 1'b1) & (conv4_out22_empty_n == 1'b0)) | ((upsamp4_out23_full_n == 1'b0) & (icmp_ln159_reg_742 == 1'd0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter1 = (((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd0)) | ((upsamp4_out23_full_n == 1'b0) & (empty_51_reg_755 == 1'd1)));
end

always @ (*) begin
    ap_condition_260 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_884 = ((1'b0 == ap_block_pp0_stage0) & (tmp_23_fu_486_p3 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_889 = ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd1) & (icmp_ln159_fu_431_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_896 = ((1'b0 == ap_block_pp0_stage2) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_901 = ((1'b0 == ap_block_pp0_stage2) & (empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

always @ (*) begin
    ap_condition_910 = ((1'b0 == ap_block_pp0_stage0) & (tmp_23_fu_486_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_914 = ((1'b0 == ap_block_pp0_stage2) & (empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0) & (tmp_23_reg_746 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

always @ (*) begin
    ap_predicate_op104_read_state3 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op127_read_state4 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op139_write_state5 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op141_write_state5 = ((empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op149_read_state5 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op163_read_state6 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op173_write_state7 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_write_state7 = ((empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op183_read_state7 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op197_read_state8 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op41_read_state1 = ((empty_51_fu_494_p2 == 1'd0) & (icmp_ln159_fu_431_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op69_read_state2 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op94_write_state3 = ((empty_51_reg_755 == 1'd0) & (icmp_ln159_reg_742 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_write_state3 = ((empty_51_reg_755 == 1'd1) & (icmp_ln159_reg_742 == 1'd0));
end

assign cona_col_3_fu_520_p2 = (select_ln159_fu_455_p3 + 4'd1);

assign empty_51_fu_494_p2 = (trunc_ln160_fu_482_p1 | trunc_ln159_fu_478_p1);

assign grp_fu_373_p3 = select_ln159_fu_455_p3[32'd2];

assign icmp_ln159_fu_431_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_449_p2 = ((ap_sig_allocacmp_cona_col_load == 4'd8) ? 1'b1 : 1'b0);

assign select_ln159_3_fu_470_p3 = ((icmp_ln160_fu_449_p2[0:0] == 1'b1) ? add_ln159_3_fu_464_p2 : ap_sig_allocacmp_cona_row_load);

assign select_ln159_fu_455_p3 = ((icmp_ln160_fu_449_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_cona_col_load);

assign sext_ln165_6_fu_676_p1 = zext_ln165_24_cast_reg_788;

assign sext_ln165_7_fu_695_p1 = zext_ln174_2_cast_reg_815;

assign sext_ln165_fu_611_p1 = zext_ln174_2_cast_reg_815;

assign sext_ln174_1_fu_602_p1 = zext_ln165_24_cast_reg_788;

assign sext_ln174_2_fu_712_p1 = zext_ln174_2_cast_reg_815;

assign sext_ln174_fu_620_p1 = zext_ln174_2_cast_reg_815;

assign tmp_23_fu_486_p3 = select_ln159_fu_455_p3[32'd1];

assign trunc_ln159_fu_478_p1 = select_ln159_3_fu_470_p3[0:0];

assign trunc_ln160_fu_482_p1 = select_ln159_fu_455_p3[0:0];

assign upsam_buf_0_d0 = conv4_out22_dout;

assign upsam_buf_0_d1 = conv4_out22_dout;

assign upsam_buf_1_d0 = conv4_out22_dout;

assign upsam_buf_1_d1 = conv4_out22_dout;

assign zext_ln165_23_cast_fu_541_p3 = {{1'd1}, {tmp_26_reg_759}};

assign zext_ln165_23_fu_548_p1 = zext_ln165_23_cast_fu_541_p3;

assign zext_ln165_24_cast_fu_557_p3 = {{2'd2}, {tmp_28_reg_774}};

assign zext_ln165_24_fu_597_p1 = $unsigned(zext_ln165_24_cast_reg_788);

assign zext_ln165_25_fu_614_p1 = $unsigned(sext_ln165_fu_611_p1);

assign zext_ln165_26_cast_fu_629_p3 = {{1'd1}, {zext_ln174_1_reg_783}};

assign zext_ln165_26_fu_636_p1 = zext_ln165_26_cast_fu_629_p3;

assign zext_ln165_27_cast_fu_642_p3 = {{3'd5}, {tmp_28_reg_774}};

assign zext_ln165_27_fu_649_p1 = zext_ln165_27_cast_fu_642_p3;

assign zext_ln165_28_fu_679_p1 = $unsigned(sext_ln165_6_fu_676_p1);

assign zext_ln165_29_fu_698_p1 = $unsigned(sext_ln165_7_fu_695_p1);

assign zext_ln165_fu_500_p1 = grp_fu_373_p3;

assign zext_ln174_1_fu_554_p1 = tmp_28_reg_774;

assign zext_ln174_2_cast_fu_584_p3 = {{1'd1}, {tmp_28_reg_774}};

assign zext_ln174_2_fu_591_p1 = $unsigned(zext_ln174_2_cast_fu_584_p3);

assign zext_ln174_3_fu_564_p1 = $unsigned(zext_ln165_24_cast_fu_557_p3);

assign zext_ln174_4_fu_623_p1 = $unsigned(sext_ln174_fu_620_p1);

assign zext_ln174_5_cast_fu_570_p3 = {{1'd1}, {zext_ln174_1_fu_554_p1}};

assign zext_ln174_5_fu_578_p1 = zext_ln174_5_cast_fu_570_p3;

assign zext_ln174_6_cast_fu_663_p3 = {{3'd5}, {tmp_28_reg_774}};

assign zext_ln174_6_fu_670_p1 = zext_ln174_6_cast_fu_663_p3;

assign zext_ln174_7_fu_605_p1 = $unsigned(sext_ln174_1_fu_602_p1);

assign zext_ln174_8_fu_715_p1 = $unsigned(sext_ln174_2_fu_712_p1);

assign zext_ln174_fu_506_p1 = grp_fu_373_p3;

always @ (posedge ap_clk) begin
    zext_ln174_1_reg_783[2:1] <= 2'b00;
    zext_ln165_24_cast_reg_788[2:1] <= 2'b10;
    zext_ln174_2_cast_reg_815[1] <= 1'b1;
end

endmodule //AutoEncoder_sp_upsamp_ap_fixed_32_6_5_3_0_s
