{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749989966013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749989966023 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 20:19:25 2025 " "Processing started: Sun Jun 15 20:19:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749989966023 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989966023 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989966023 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749989966924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749989966924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "D:/github_project/fpga/debouncer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_scanner " "Found entity 1: keyboard_scanner" {  } { { "keyboard_scanner.v" "" { Text "D:/github_project/fpga/keyboard_scanner.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_controller " "Found entity 1: seven_segment_controller" {  } { { "seven_segment_decoder.v" "" { Text "D:/github_project/fpga/seven_segment_decoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano_recorder.v 1 1 " "Found 1 design units, including 1 entities, in source file piano_recorder.v" { { "Info" "ISGN_ENTITY_NAME" "1 piano_recorder " "Found entity 1: piano_recorder" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "song_player.v(100) " "Verilog HDL information at song_player.v(100): always construct contains both blocking and non-blocking assignments" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 100 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749989978407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "song_player.v 1 1 " "Found 1 design units, including 1 entities, in source file song_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 song_player " "Found entity 1: song_player" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/scrolling_display_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/scrolling_display_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 scrolling_display_buffer " "Found entity 1: scrolling_display_buffer" {  } { { "output_files/scrolling_display_buffer.v" "" { Text "D:/github_project/fpga/output_files/scrolling_display_buffer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978418 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_sequencer.v(28) " "Verilog HDL warning at mode_sequencer.v(28): extended using \"x\" or \"z\"" {  } { { "mode_sequencer.v" "" { Text "D:/github_project/fpga/mode_sequencer.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749989978423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_sequencer " "Found entity 1: mode_sequencer" {  } { { "mode_sequencer.v" "" { Text "D:/github_project/fpga/mode_sequencer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "practice_player.v(133) " "Verilog HDL information at practice_player.v(133): always construct contains both blocking and non-blocking assignments" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 133 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749989978430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practice_player.v 1 1 " "Found 1 design units, including 1 entities, in source file practice_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 practice_player " "Found entity 1: practice_player" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989978432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978432 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749989978784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fpga.v(212) " "Verilog HDL assignment warning at fpga.v(212): truncated value with size 32 to match size of target (18)" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978792 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 fpga.v(214) " "Verilog HDL assignment warning at fpga.v(214): truncated value with size 32 to match size of target (18)" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978792 "|fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_scanner keyboard_scanner:keyboard_scanner_inst " "Elaborating entity \"keyboard_scanner\" for hierarchy \"keyboard_scanner:keyboard_scanner_inst\"" {  } { { "fpga.v" "keyboard_scanner_inst" { Text "D:/github_project/fpga/fpga.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard_scanner.v(59) " "Verilog HDL assignment warning at keyboard_scanner.v(59): truncated value with size 32 to match size of target (4)" {  } { { "keyboard_scanner.v" "" { Text "D:/github_project/fpga/keyboard_scanner.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978840 "|fpga|keyboard_scanner:keyboard_scanner_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer keyboard_scanner:keyboard_scanner_inst\|debouncer:debounce_gen_block\[0\].inst_debouncer " "Elaborating entity \"debouncer\" for hierarchy \"keyboard_scanner:keyboard_scanner_inst\|debouncer:debounce_gen_block\[0\].inst_debouncer\"" {  } { { "keyboard_scanner.v" "debounce_gen_block\[0\].inst_debouncer" { Text "D:/github_project/fpga/keyboard_scanner.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "piano_recorder piano_recorder:piano_recorder_inst " "Elaborating entity \"piano_recorder\" for hierarchy \"piano_recorder:piano_recorder_inst\"" {  } { { "fpga.v" "piano_recorder_inst" { Text "D:/github_project/fpga/fpga.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano_recorder.v(121) " "Verilog HDL assignment warning at piano_recorder.v(121): truncated value with size 32 to match size of target (20)" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978876 "|fpga|piano_recorder:piano_recorder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano_recorder.v(138) " "Verilog HDL assignment warning at piano_recorder.v(138): truncated value with size 32 to match size of target (9)" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978877 "|fpga|piano_recorder:piano_recorder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano_recorder.v(141) " "Verilog HDL assignment warning at piano_recorder.v(141): truncated value with size 32 to match size of target (9)" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978877 "|fpga|piano_recorder:piano_recorder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano_recorder.v(144) " "Verilog HDL assignment warning at piano_recorder.v(144): truncated value with size 32 to match size of target (20)" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978877 "|fpga|piano_recorder:piano_recorder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 piano_recorder.v(162) " "Verilog HDL assignment warning at piano_recorder.v(162): truncated value with size 32 to match size of target (9)" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978877 "|fpga|piano_recorder:piano_recorder_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 piano_recorder.v(167) " "Verilog HDL assignment warning at piano_recorder.v(167): truncated value with size 32 to match size of target (20)" {  } { { "piano_recorder.v" "" { Text "D:/github_project/fpga/piano_recorder.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978877 "|fpga|piano_recorder:piano_recorder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "song_player song_player:song_player_inst " "Elaborating entity \"song_player\" for hierarchy \"song_player:song_player_inst\"" {  } { { "fpga.v" "song_player_inst" { Text "D:/github_project/fpga/fpga.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978879 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 song_player.v(162) " "Verilog HDL assignment warning at song_player.v(162): truncated value with size 32 to match size of target (9)" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978883 "|fpga|song_player:song_player_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 song_player.v(175) " "Verilog HDL assignment warning at song_player.v(175): truncated value with size 32 to match size of target (9)" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978883 "|fpga|song_player:song_player_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 song_player.v(190) " "Verilog HDL assignment warning at song_player.v(190): truncated value with size 32 to match size of target (26)" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978883 "|fpga|song_player:song_player_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "song_rom.data_a 0 song_player.v(52) " "Net \"song_rom.data_a\" at song_player.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749989978883 "|fpga|song_player:song_player_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "song_rom.waddr_a 0 song_player.v(52) " "Net \"song_rom.waddr_a\" at song_player.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749989978883 "|fpga|song_player:song_player_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "song_rom.we_a 0 song_player.v(52) " "Net \"song_rom.we_a\" at song_player.v(52) has no driver or initial value, using a default initial value '0'" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749989978884 "|fpga|song_player:song_player_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_sequencer mode_sequencer:mode_sequencer_inst " "Elaborating entity \"mode_sequencer\" for hierarchy \"mode_sequencer:mode_sequencer_inst\"" {  } { { "fpga.v" "mode_sequencer_inst" { Text "D:/github_project/fpga/fpga.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practice_player practice_player:practice_player_inst " "Elaborating entity \"practice_player\" for hierarchy \"practice_player:practice_player_inst\"" {  } { { "fpga.v" "practice_player_inst" { Text "D:/github_project/fpga/fpga.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 practice_player.v(155) " "Verilog HDL assignment warning at practice_player.v(155): truncated value with size 32 to match size of target (4)" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978901 "|fpga|practice_player:practice_player_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scrolling_display_buffer scrolling_display_buffer:scroller_inst " "Elaborating entity \"scrolling_display_buffer\" for hierarchy \"scrolling_display_buffer:scroller_inst\"" {  } { { "fpga.v" "scroller_inst" { Text "D:/github_project/fpga/fpga.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978906 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i scrolling_display_buffer.v(38) " "Verilog HDL Always Construct warning at scrolling_display_buffer.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "output_files/scrolling_display_buffer.v" "" { Text "D:/github_project/fpga/output_files/scrolling_display_buffer.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749989978910 "|fpga|scrolling_display_buffer:scroller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_controller seven_segment_controller:seven_segment_display_inst " "Elaborating entity \"seven_segment_controller\" for hierarchy \"seven_segment_controller:seven_segment_display_inst\"" {  } { { "fpga.v" "seven_segment_display_inst" { Text "D:/github_project/fpga/fpga.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989978914 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 seven_segment_decoder.v(147) " "Verilog HDL assignment warning at seven_segment_decoder.v(147): truncated value with size 32 to match size of target (17)" {  } { { "seven_segment_decoder.v" "" { Text "D:/github_project/fpga/seven_segment_decoder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749989978919 "|fpga|seven_segment_controller:seven_segment_display_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_dp seven_segment_decoder.v(126) " "Verilog HDL Always Construct warning at seven_segment_decoder.v(126): inferring latch(es) for variable \"seg_dp\", which holds its previous value in one or more paths through the always construct" {  } { { "seven_segment_decoder.v" "" { Text "D:/github_project/fpga/seven_segment_decoder.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1749989978919 "|fpga|seven_segment_controller:seven_segment_display_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_dp seven_segment_decoder.v(126) " "Inferred latch for \"seg_dp\" at seven_segment_decoder.v(126)" {  } { { "seven_segment_decoder.v" "" { Text "D:/github_project/fpga/seven_segment_decoder.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989978920 "|fpga|seven_segment_controller:seven_segment_display_inst"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "piano_recorder:piano_recorder_inst\|recorded_data_memory_rtl_0 " "Inferred RAM node \"piano_recorder:piano_recorder_inst\|recorded_data_memory_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1749989980044 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "song_player:song_player_inst\|song_rom " "RAM logic \"song_player:song_player_inst\|song_rom\" is uninferred due to asynchronous read logic" {  } { { "song_player.v" "song_rom" { Text "D:/github_project/fpga/song_player.v" 52 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1749989980045 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1749989980045 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 277 D:/github_project/fpga/db/fpga.ram0_song_player_392832c7.hdl.mif " "Memory depth (512) in the design file differs from memory depth (277) in the Memory Initialization File \"D:/github_project/fpga/db/fpga.ram0_song_player_392832c7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1749989980052 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/github_project/fpga/db/fpga.ram0_song_player_392832c7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/github_project/fpga/db/fpga.ram0_song_player_392832c7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1749989980052 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "piano_recorder:piano_recorder_inst\|recorded_data_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"piano_recorder:piano_recorder_inst\|recorded_data_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 7 " "Parameter WIDTH_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 7 " "Parameter WIDTH_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1749989980926 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1749989980926 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749989980926 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "song_player:song_player_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"song_player:song_player_inst\|Mult0\"" {  } { { "song_player.v" "Mult0" { Text "D:/github_project/fpga/song_player.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1749989980928 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1749989980928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "piano_recorder:piano_recorder_inst\|altsyncram:recorded_data_memory_rtl_0 " "Elaborated megafunction instantiation \"piano_recorder:piano_recorder_inst\|altsyncram:recorded_data_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989981063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "piano_recorder:piano_recorder_inst\|altsyncram:recorded_data_memory_rtl_0 " "Instantiated megafunction \"piano_recorder:piano_recorder_inst\|altsyncram:recorded_data_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 7 " "Parameter \"WIDTH_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 7 " "Parameter \"WIDTH_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981063 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749989981063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tg1 " "Found entity 1: altsyncram_0tg1" {  } { { "db/altsyncram_0tg1.tdf" "" { Text "D:/github_project/fpga/db/altsyncram_0tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749989981185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989981185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "song_player:song_player_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\"" {  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989981291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "song_player:song_player_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"song_player:song_player_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749989981291 ""}  } { { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749989981291 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "song_player:song_player_inst\|lpm_mult:Mult0\|multcore:mult_core song_player:song_player_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 172 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989981419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "song_player:song_player_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder song_player:song_player_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 172 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989981534 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "song_player:song_player_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs song_player:song_player_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"song_player:song_player_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "song_player.v" "" { Text "D:/github_project/fpga/song_player.v" 172 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989981637 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1749989982237 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1749989982237 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seven_seg_dp GND " "Pin \"seven_seg_dp\" is stuck at GND" {  } { { "fpga.v" "" { Text "D:/github_project/fpga/fpga.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1749989983182 "|fpga|seven_seg_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1749989983182 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749989983381 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg4\[2\] High " "Register practice_player:practice_player_inst\|display_out_seg4\[2\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg4\[1\] High " "Register practice_player:practice_player_inst\|display_out_seg4\[1\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg5\[2\] High " "Register practice_player:practice_player_inst\|display_out_seg5\[2\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg5\[1\] High " "Register practice_player:practice_player_inst\|display_out_seg5\[1\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg3\[0\] High " "Register practice_player:practice_player_inst\|display_out_seg3\[0\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg3\[2\] High " "Register practice_player:practice_player_inst\|display_out_seg3\[2\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg1\[0\] High " "Register practice_player:practice_player_inst\|display_out_seg1\[0\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg0\[0\] High " "Register practice_player:practice_player_inst\|display_out_seg0\[0\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg2\[0\] High " "Register practice_player:practice_player_inst\|display_out_seg2\[0\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "practice_player:practice_player_inst\|display_out_seg2\[2\] High " "Register practice_player:practice_player_inst\|display_out_seg2\[2\] will power up to High" {  } { { "practice_player.v" "" { Text "D:/github_project/fpga/practice_player.v" 142 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1749989983601 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1749989983601 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/github_project/fpga/output_files/fpga.map.smsg " "Generated suppressed messages file D:/github_project/fpga/output_files/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989985552 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749989985890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749989985890 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1413 " "Implemented 1413 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749989986192 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749989986192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1370 " "Implemented 1370 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749989986192 ""} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Implemented 7 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749989986192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749989986192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749989986249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 15 20:19:46 2025 " "Processing ended: Sun Jun 15 20:19:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749989986249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749989986249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749989986249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749989986249 ""}
