Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> 
Reading design: absBrems.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "absBrems.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "absBrems"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : absBrems
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/vmShared/abs/absBremse/circuit/absBremse.vhd" into library work
Parsing entity <absBrems>.
Parsing architecture <Behavioral> of entity <absbrems>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <absBrems> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <absBrems>.
    Related source file is "/home/ise/vmShared/abs/absBremse/circuit/absBremse.vhd".
    Found 8-bit register for signal <engPowerCopy>.
    Found finite state machine <FSM_0> for signal <engPowerCopy>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0024 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x7-bit multiplier for signal <rearSpeed[7]_PWR_4_o_MuLt_0_OUT> created at line 1399.
    Found 8-bit comparator lessequal for signal <GND_4_o_rearSpeed[7]_LessThan_3_o> created at line 51
    Found 8-bit comparator greater for signal <speedABS[15]_frontSpeed[7]_LessThan_4_o> created at line 52
    Summary:
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred   1 Finite State Machine(s).
Unit <absBrems> synthesized.

Synthesizing Unit <div_16u_7u>.
    Related source file is "".
    Found 23-bit adder for signal <GND_6_o_b[6]_add_1_OUT> created at line 0.
    Found 22-bit adder for signal <GND_6_o_b[6]_add_3_OUT> created at line 0.
    Found 21-bit adder for signal <GND_6_o_b[6]_add_5_OUT> created at line 0.
    Found 20-bit adder for signal <GND_6_o_b[6]_add_7_OUT> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[6]_add_9_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[6]_add_11_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[6]_add_13_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_b[6]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_17_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_19_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_21_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_23_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_25_OUT> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_27_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_29_OUT[15:0]> created at line 0.
    Found 16-bit adder for signal <a[15]_GND_6_o_add_31_OUT[15:0]> created at line 0.
    Found 23-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 211 Multiplexer(s).
Unit <div_16u_7u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 16-bit adder                                          : 9
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 21-bit adder                                          : 1
 22-bit adder                                          : 1
 23-bit adder                                          : 1
# Comparators                                          : 19
 16-bit comparator lessequal                           : 10
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 208
 16-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 16
 16-bit adder                                          : 16
# Comparators                                          : 19
 16-bit comparator lessequal                           : 10
 17-bit comparator lessequal                           : 1
 18-bit comparator lessequal                           : 1
 19-bit comparator lessequal                           : 1
 20-bit comparator lessequal                           : 1
 21-bit comparator lessequal                           : 1
 22-bit comparator lessequal                           : 1
 23-bit comparator lessequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 211
 1-bit 2-to-1 multiplexer                              : 208
 16-bit 2-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <engPowerCopy[1:8]> with user encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 00000000
 11111111 | 11111111
----------------------

Optimizing unit <absBrems> ...

Optimizing unit <div_16u_7u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block absBrems, actual ratio is 0.
FlipFlop engPowerCopy_FSM_FFd1 has been replicated 7 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : absBrems.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 46
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 2
#      LUT5                        : 3
#      LUT6                        : 10
#      MUXCY                       : 13
#      XORCY                       : 5
# FlipFlops/Latches                : 8
#      FDR                         : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 16
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                   27  out of   5720     0%  
    Number used as Logic:                27  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     27
   Number with an unused Flip Flop:      27  out of     27   100%  
   Number with an unused LUT:             0  out of     27     0%  
   Number of fully used LUT-FF pairs:     0  out of     27     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    102    24%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 7.292ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3944 / 16
-------------------------------------------------------------------------
Offset:              7.292ns (Levels of Logic = 11)
  Source:            rearSpeed<7> (PAD)
  Destination:       engPowerCopy_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: rearSpeed<7> to engPowerCopy_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.328   1.326  rearSpeed_7_IBUF (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd1_lut<11>)
     LUT3:I0->O            1   0.235   1.137  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd1_xor<7>11 (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd_71)
     LUT6:I0->O            1   0.254   0.000  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_lut<7> (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_lut<7>)
     MUXCY:S->O            1   0.215   0.000  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<7> (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<8> (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<9> (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<10> (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<11> (Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_cy<11>)
     XORCY:CI->O           1   0.206   0.958  Mmult_rearSpeed[7]_PWR_4_o_MuLt_0_OUT_Madd2_xor<12> (rearSpeed[7]_PWR_4_o_MuLt_0_OUT<12>)
     LUT4:I0->O            1   0.254   0.958  speedABS[15]_frontSpeed[7]_LessThan_4_o24_SW0 (N4)
     LUT6:I2->O            8   0.254   0.000  speedABS[15]_frontSpeed[7]_LessThan_4_o24 (speedABS[15]_frontSpeed[7]_LessThan_4_o)
     FDR:D                     0.074          engPowerCopy_FSM_FFd1
    ----------------------------------------
    Total                      7.292ns (2.913ns logic, 4.379ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            engPowerCopy_FSM_FFd1_1 (FF)
  Destination:       engPower<7> (PAD)
  Source Clock:      clk rising

  Data Path: engPowerCopy_FSM_FFd1_1 to engPower<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.525   0.681  engPowerCopy_FSM_FFd1_1 (engPowerCopy_FSM_FFd1_1)
     OBUF:I->O                 2.912          engPower_7_OBUF (engPower<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 25.72 secs
 
--> 


Total memory usage is 390108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

