
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.79000000000000000000;
1.79000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_0";
mvm_20_20_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_0' with
	the parameters "20,20,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "1,20,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1011 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b20_g0'
  Processing 'mvm_20_20_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50  283770.1      1.61    1513.4   23371.9                          
    0:00:50  283770.1      1.61    1513.4   23371.9                          
    0:00:50  284105.3      1.61    1513.4   23371.9                          
    0:00:50  284432.5      1.61    1513.4   23371.9                          
    0:00:50  284759.6      1.61    1513.4   23371.9                          
    0:00:50  285086.8      1.61    1513.4   23371.9                          
    0:00:50  285414.0      1.61    1513.4   23371.9                          
    0:00:51  285741.2      1.61    1513.4   23371.9                          
    0:00:51  286201.6      1.61    1508.2   21352.0                          
    0:01:28  266363.6      0.49     508.0       6.4                          
    0:01:29  266350.1      0.49     508.0       6.4                          
    0:01:29  266350.1      0.49     508.0       6.4                          
    0:01:30  266347.9      0.49     507.7       6.4                          
    0:01:30  266347.9      0.49     507.7       6.4                          
    0:01:31  266347.9      0.49     507.7       6.4                          
    0:01:58  201277.9      0.27     123.4       0.0                          
    0:02:02  200875.0      0.27     132.3       0.0                          
    0:02:10  200907.9      0.26     121.5       0.0                          
    0:02:12  200910.6      0.26     120.2       0.0                          
    0:02:13  200911.9      0.26     120.2       0.0                          
    0:02:14  200913.5      0.26     118.9       0.0                          
    0:02:15  200914.6      0.25     118.6       0.0                          
    0:02:16  200917.5      0.25     118.2       0.0                          
    0:02:17  200925.0      0.25     116.9       0.0                          
    0:02:17  200928.7      0.25     116.2       0.0                          
    0:02:18  200930.5      0.24     115.6       0.0                          
    0:02:19  200936.7      0.24     113.9       0.0                          
    0:02:19  200943.6      0.24     111.3       0.0                          
    0:02:20  200950.5      0.24     108.6       0.0                          
    0:02:20  200955.0      0.24     108.1       0.0                          
    0:02:21  200959.3      0.23     108.0       0.0                          
    0:02:22  200967.8      0.23     107.7       0.0                          
    0:02:22  200972.6      0.23     107.3       0.0                          
    0:02:23  200975.8      0.22     106.5       0.0                          
    0:02:24  200762.7      0.22     106.5       0.0                          
    0:02:24  200762.7      0.22     106.5       0.0                          
    0:02:24  200762.7      0.22     106.5       0.0                          
    0:02:24  200762.7      0.22     106.5       0.0                          
    0:02:24  200762.7      0.22     106.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:24  200762.7      0.22     106.5       0.0                          
    0:02:25  200783.4      0.19      96.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:25  200800.2      0.19      93.3       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:02:25  200840.6      0.18      89.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:25  200863.5      0.18      87.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:26  200877.1      0.17      86.4       0.0 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:26  200906.1      0.17      84.7      23.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:26  200922.6      0.17      83.6      23.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:26  200933.7      0.17      83.4      39.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:26  200946.0      0.17      82.7      39.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:26  200948.1      0.17      82.6      39.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  200948.9      0.17      82.1      39.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  200963.8      0.16      80.9      39.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:27  200973.1      0.16      80.0      39.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:27  200984.3      0.16      79.4      39.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  200993.3      0.16      78.9      39.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:27  201007.7      0.16      78.5      55.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  201011.1      0.16      78.3      55.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  201018.1      0.16      77.7      55.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  201025.2      0.16      77.3      55.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:28  201029.0      0.16      77.0      55.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:28  201031.6      0.16      77.0      55.1 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:28  201035.3      0.16      76.4      55.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:28  201036.4      0.16      75.8      55.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:28  201039.1      0.15      75.7      55.1 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:28  201059.8      0.15      75.2      70.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:28  201065.7      0.15      74.7      70.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:28  201068.6      0.15      74.4      70.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:28  201074.5      0.15      73.8      70.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:29  201083.0      0.15      73.5      70.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:29  201088.8      0.15      73.0      70.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:29  201096.5      0.15      72.7      70.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:29  201102.4      0.15      72.8      70.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:29  201103.4      0.15      72.5      70.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:29  201117.3      0.15      72.3      94.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:29  201127.1      0.15      71.7      94.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:29  201133.5      0.15      71.1      94.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:29  201138.8      0.15      70.5      94.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:29  201149.2      0.15      70.4     118.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:30  201148.4      0.14      70.1     118.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:30  201148.7      0.14      69.9     118.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:30  201152.4      0.14      69.6     118.3 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:30  201171.3      0.14      69.2     133.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:30  201172.6      0.14      69.0     133.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  201176.3      0.14      68.9     133.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:30  201186.4      0.14      68.9     181.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:30  201188.6      0.14      68.4     181.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:30  201191.8      0.14      68.3     181.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:30  201192.3      0.14      68.1     181.3 path/path/path/add_out_reg[39]/D
    0:02:30  201199.7      0.14      67.8     181.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:30  201211.4      0.14      67.6     181.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:31  201215.4      0.14      67.6     181.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:31  201220.2      0.14      67.4     181.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  201223.1      0.14      67.2     181.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:31  201228.5      0.14      67.0     181.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:31  201231.7      0.14      66.5     181.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:31  201237.0      0.14      66.5     181.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:31  201243.4      0.14      66.4     181.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:31  201241.2      0.14      66.2     181.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  201239.9      0.14      66.0     181.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:31  201243.6      0.14      65.8     181.3 path/path/path/add_out_reg[36]/D
    0:02:31  201245.8      0.14      65.7     181.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  201252.1      0.13      65.1     181.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:32  201258.0      0.13      64.7     181.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:32  201267.8      0.13      64.5     181.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:32  201268.9      0.13      64.2     181.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:32  201272.1      0.13      64.0     181.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:32  201280.1      0.13      63.9     181.3 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:32  201287.8      0.13      63.6     181.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:32  201293.6      0.13      63.4     181.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:32  201300.0      0.13      63.3     181.3 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:32  201308.0      0.13      63.2     181.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:32  201314.6      0.13      63.0     181.3 path/genblk1[2].path/path/add_out_reg[33]/D
    0:02:32  201323.7      0.13      62.9     181.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:32  201327.2      0.13      62.8     181.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:33  201331.1      0.13      62.7     181.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:33  201334.3      0.13      62.5     181.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  201336.2      0.13      62.3     181.3 path/genblk1[2].path/path/add_out_reg[33]/D
    0:02:33  201339.1      0.13      62.3     181.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  201351.1      0.13      62.2     205.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201354.3      0.13      62.1     205.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:33  201355.6      0.13      62.1     205.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201358.3      0.13      62.0     205.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  201363.9      0.13      61.9     205.0 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:33  201367.6      0.13      61.8     205.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:33  201373.7      0.13      61.6     205.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:33  201377.2      0.13      61.5     205.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  201381.4      0.13      61.3     205.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  201385.4      0.13      61.2     205.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  201391.0      0.13      61.0     205.0 path/path/path/add_out_reg[37]/D
    0:02:34  201393.7      0.13      60.9     205.0 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:34  201409.1      0.13      60.8     252.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  201412.8      0.13      60.7     252.4 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:34  201423.7      0.12      60.6     252.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  201426.9      0.12      60.4     252.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  201438.1      0.12      60.2     268.0 path/genblk1[18].path/path/add_out_reg[37]/D
    0:02:34  201442.1      0.12      60.2     268.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:34  201439.1      0.12      60.1     252.4 path/genblk1[9].path/path/add_out_reg[34]/D
    0:02:34  201441.0      0.12      59.8     252.4 path/genblk1[12].path/path/add_out_reg[39]/D
    0:02:35  201447.1      0.12      59.7     252.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:35  201452.2      0.12      59.3     252.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:35  201458.3      0.12      59.4     252.4 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:35  201462.0      0.12      59.3     252.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:35  201476.1      0.12      59.1     268.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:35  201478.5      0.12      59.0     268.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:35  201485.2      0.12      58.7     268.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:35  201489.4      0.12      58.5     268.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:35  201491.8      0.12      58.4     268.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:35  201499.3      0.12      58.2     268.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  201503.8      0.12      58.0     268.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:36  201507.8      0.12      57.7     268.0 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:36  201513.1      0.12      57.6     268.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:36  201526.9      0.12      57.5     283.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:36  201529.6      0.12      57.4     283.7 path/genblk1[17].path/path/add_out_reg[33]/D
    0:02:36  201530.6      0.12      57.2     283.7 path/genblk1[17].path/path/add_out_reg[33]/D
    0:02:36  201536.5      0.12      57.1     283.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201540.7      0.12      57.0     283.7 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:36  201547.4      0.12      56.9     283.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201554.8      0.12      56.7     283.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:36  201561.5      0.12      56.4     283.7 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:36  201564.7      0.12      56.4     283.7 path/genblk1[17].path/path/add_out_reg[33]/D
    0:02:36  201570.0      0.12      56.2     283.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  201578.3      0.12      56.1     283.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  201585.7      0.12      55.9     283.7 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:37  201593.4      0.11      55.7     283.7 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:37  201598.2      0.11      55.7     283.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:02:37  201599.8      0.11      55.5     283.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:37  201607.8      0.11      55.4     283.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:37  201613.4      0.11      55.4     283.7 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:37  201614.2      0.11      55.3     283.7 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:37  201616.8      0.11      55.1     283.7 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:37  201620.5      0.11      55.0     283.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  201631.7      0.11      55.0     283.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  201634.4      0.11      54.9     283.7 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:38  201646.1      0.11      54.7     283.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:38  201653.3      0.11      54.7     283.7 path/genblk1[8].path/path/add_out_reg[31]/D
    0:02:38  201665.0      0.11      54.8     331.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:38  201670.0      0.11      54.7     331.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:38  201681.2      0.11      54.6     331.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:38  201689.4      0.11      54.4     331.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201692.9      0.11      54.3     331.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:38  201708.3      0.11      54.2     378.4 path/genblk1[18].path/path/add_out_reg[38]/D
    0:02:38  201709.7      0.11      54.0     378.4 path/genblk1[11].path/path/add_out_reg[36]/D
    0:02:38  201710.5      0.11      53.8     378.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201714.2      0.11      53.7     378.4 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:39  201718.4      0.11      53.9     378.4 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:39  201720.8      0.11      53.7     378.4 path/genblk1[17].path/path/add_out_reg[36]/D
    0:02:39  201723.0      0.11      53.7     378.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:39  201729.1      0.11      53.5     378.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:39  201733.6      0.11      53.4     378.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:02:39  201736.5      0.11      53.1     378.4 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:39  201738.1      0.11      53.0     378.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:39  201740.2      0.11      52.9     378.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:39  201746.1      0.11      52.6     378.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:39  201752.2      0.11      52.3     378.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:02:39  201755.1      0.11      52.3     378.4 path/genblk1[15].path/path/add_out_reg[35]/D
    0:02:39  201763.1      0.11      52.1     378.4 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:40  201767.6      0.11      52.0     378.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:40  201776.7      0.11      51.9     378.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:40  201779.4      0.11      51.8     378.4 path/genblk1[10].path/path/add_out_reg[38]/D
    0:02:40  201784.4      0.11      51.6     378.4 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:40  201801.7      0.10      51.5     391.5 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:40  201803.6      0.10      51.4     391.5 path/genblk1[13].path/path/add_out_reg[34]/D
    0:02:40  201816.9      0.10      51.2     404.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:40  201818.5      0.10      51.1     404.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:40  201820.0      0.10      51.0     404.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:40  201823.8      0.10      51.0     404.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:40  201824.0      0.10      51.0     404.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:40  201826.2      0.10      50.8     404.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:41  201831.0      0.10      50.8     404.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201835.5      0.10      50.8     404.6 path/genblk1[14].path/path/add_out_reg[38]/D
    0:02:41  201855.4      0.10      50.8     465.1 path/genblk1[19].path/path/add_out_reg[39]/D
    0:02:41  201870.3      0.10      50.7     480.7 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:41  201881.5      0.10      50.6     493.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201884.2      0.10      50.6     493.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:41  201887.6      0.10      50.5     493.6 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:41  201886.0      0.10      50.4     493.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201889.2      0.10      50.3     493.6 path/genblk1[19].path/path/add_out_reg[35]/D
    0:02:41  201894.8      0.10      49.9     493.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201900.1      0.10      49.8     493.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201925.9      0.10      49.6     519.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  201927.8      0.10      49.4     519.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:42  201935.0      0.10      49.4     519.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  201937.6      0.10      49.2     519.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:42  201944.0      0.10      49.0     519.5 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:42  201950.7      0.10      48.9     519.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:42  201956.8      0.10      48.7     519.5 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:42  201962.1      0.10      48.4     519.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  201958.4      0.10      48.4     503.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:42  201962.9      0.10      48.2     503.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:42  201964.5      0.10      47.9     503.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:42  201971.1      0.10      47.8     503.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:02:42  201975.4      0.10      47.8     503.8 path/genblk1[6].path/path/add_out_reg[35]/D
    0:02:43  201979.4      0.10      47.5     503.8 path/genblk1[15].path/path/add_out_reg[38]/D
    0:02:43  201981.5      0.10      47.4     503.8 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:43  201983.1      0.10      47.4     503.8 path/genblk1[15].path/path/add_out_reg[38]/D
    0:02:43  201986.3      0.10      47.3     503.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  201989.2      0.10      47.2     503.8 path/path/path/add_out_reg[37]/D
    0:02:43  201995.3      0.10      47.2     503.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:43  202002.5      0.10      47.0     503.8 path/genblk1[19].path/path/add_out_reg[35]/D
    0:02:43  202006.5      0.10      46.9     503.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:43  202010.5      0.10      46.8     503.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  202012.6      0.09      46.8     503.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  202018.0      0.09      46.6     503.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:43  202031.0      0.09      46.3     503.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:44  202036.0      0.09      46.3     503.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:44  202041.6      0.09      46.3     503.8 path/genblk1[6].path/path/add_out_reg[35]/D
    0:02:44  202045.4      0.09      46.1     503.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:44  202047.7      0.09      46.0     503.8 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:44  202047.7      0.09      46.0     503.8 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:44  202054.4      0.09      45.8     503.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:02:44  202060.8      0.09      45.7     503.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:44  202061.3      0.09      45.6     503.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:02:44  202066.4      0.09      45.6     503.8 path/path/path/add_out_reg[38]/D
    0:02:44  202066.4      0.09      45.5     503.8 path/genblk1[15].path/path/add_out_reg[36]/D
    0:02:44  202073.0      0.09      45.2     503.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:44  202076.5      0.09      45.1     503.8 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:44  202093.2      0.09      44.8     516.8 path/genblk1[10].path/path/add_out_reg[35]/D
    0:02:45  202100.7      0.09      44.7     516.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:45  202103.9      0.09      44.7     516.8 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:45  202106.0      0.09      44.5     516.8 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:45  202112.6      0.09      44.4     516.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:45  202118.2      0.09      44.3     516.8 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:45  202120.1      0.09      44.1     516.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:45  202124.1      0.09      44.0     516.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:45  202126.5      0.09      43.9     516.8 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:45  202128.9      0.09      43.8     516.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:45  202144.0      0.09      43.7     529.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:45  202154.4      0.09      43.6     577.5 path/genblk1[19].path/path/add_out_reg[34]/D
    0:02:45  202157.1      0.09      43.5     577.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:46  202160.8      0.09      43.5     577.5 path/path/path/add_out_reg[38]/D
    0:02:46  202164.5      0.09      43.4     577.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:46  202168.8      0.09      43.3     577.5 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:46  202172.0      0.09      43.1     577.5 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:46  202180.2      0.09      43.0     577.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:46  202185.8      0.09      42.8     577.5 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:46  202178.4      0.09      42.8     564.4 path/genblk1[2].path/path/add_out_reg[39]/D
    0:02:46  202182.3      0.09      42.6     564.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:46  202200.4      0.09      42.6     588.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:46  202205.2      0.09      42.5     588.2 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:46  202211.1      0.09      42.4     588.2 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:46  202212.1      0.09      42.3     588.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:47  202215.1      0.09      42.3     588.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:47  202218.3      0.09      42.1     588.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:47  202242.5      0.09      42.0     603.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:47  202243.8      0.09      41.8     603.8 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:47  202251.2      0.09      41.7     603.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:47  202255.8      0.08      41.6     603.8 path/genblk1[11].path/path/add_out_reg[36]/D
    0:02:47  202260.8      0.08      41.4     603.8 path/genblk1[11].path/path/add_out_reg[37]/D
    0:02:47  202272.8      0.08      41.4     627.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  202274.1      0.08      41.3     627.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:47  202280.5      0.08      41.3     627.6 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:47  202282.9      0.08      41.2     627.6 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:47  202283.2      0.08      41.2     627.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:47  202287.4      0.08      41.0     627.6 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:48  202297.8      0.08      40.9     675.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:02:48  202304.7      0.08      40.7     675.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:02:48  202308.4      0.08      40.7     675.0 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:48  202321.7      0.08      40.6     690.6 path/path/path/add_out_reg[38]/D
    0:02:48  202329.2      0.08      40.5     690.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  202338.2      0.08      40.3     690.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  202346.7      0.08      40.1     690.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  202356.0      0.08      40.0     690.6 path/genblk1[16].path/path/add_out_reg[33]/D
    0:02:48  202358.2      0.08      40.0     690.6 path/genblk1[16].path/path/add_out_reg[33]/D
    0:02:48  202365.6      0.08      39.8     690.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  202370.7      0.08      39.6     690.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:48  202371.2      0.08      39.5     690.6 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:48  202371.7      0.08      39.5     690.6 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:49  202377.3      0.08      39.4     690.6 path/genblk1[11].path/path/add_out_reg[37]/D
    0:02:49  202380.2      0.08      39.4     690.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  202382.4      0.08      39.2     690.6 path/genblk1[16].path/path/add_out_reg[33]/D
    0:02:49  202386.9      0.08      39.1     690.6 path/genblk1[17].path/path/add_out_reg[37]/D
    0:02:49  202393.0      0.08      39.1     690.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:49  202399.1      0.08      39.0     690.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  202405.0      0.08      38.9     690.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  202419.6      0.08      38.7     738.0 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:49  202419.9      0.08      38.6     738.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:49  202437.4      0.08      38.5     751.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  202469.1      0.08      38.4     832.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:49  202478.9      0.08      38.3     879.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  202488.5      0.08      38.3     879.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:50  202492.5      0.08      38.2     879.7 path/genblk1[16].path/path/add_out_reg[33]/D
    0:02:50  202492.2      0.08      38.1     879.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:50  202503.4      0.08      38.0     903.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  202510.1      0.08      37.9     903.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  202514.8      0.08      37.7     903.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  202520.2      0.08      37.7     903.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:50  202521.5      0.08      37.5     903.5 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:50  202528.1      0.08      37.4     903.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  202534.0      0.08      37.4     903.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:50  202535.6      0.08      37.2     900.1 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:50  202544.6      0.08      37.2     900.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:50  202548.1      0.08      37.1     900.1 path/genblk1[3].path/path/add_out_reg[35]/D
    0:02:51  202551.3      0.08      37.1     900.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:51  202550.8      0.08      37.0     900.1 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:51  202552.1      0.08      37.0     900.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:02:51  202556.9      0.08      36.9     900.1 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:51  202558.2      0.08      36.8     900.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:51  202561.1      0.07      36.6     900.1 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:51  202570.2      0.07      36.4     900.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:51  202580.0      0.07      36.3     900.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  202583.7      0.07      36.2     894.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:51  202593.6      0.07      36.2     894.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:51  202595.4      0.07      36.1     894.5 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:51  202596.2      0.07      36.0     894.5 path/genblk1[15].path/path/add_out_reg[33]/D
    0:02:51  202606.9      0.07      35.7     941.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  202611.9      0.07      35.6     941.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  202613.5      0.07      35.6     941.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:52  202614.6      0.07      35.5     941.9 path/genblk1[17].path/path/add_out_reg[37]/D
    0:02:52  202615.9      0.07      35.5     941.9 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:52  202623.9      0.07      35.4     941.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:52  202627.1      0.07      35.3     941.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:52  202636.7      0.07      35.2     941.9 path/genblk1[19].path/path/add_out_reg[38]/D
    0:02:52  202636.9      0.07      35.1     941.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:52  202640.1      0.07      35.0     941.9 path/genblk1[2].path/path/add_out_reg[38]/D
    0:02:52  202641.2      0.07      35.0     941.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:52  202648.4      0.07      34.9     941.9 path/path/path/add_out_reg[38]/D
    0:02:52  202655.3      0.07      34.7     941.9 path/genblk1[10].path/path/add_out_reg[35]/D
    0:02:52  202657.9      0.07      34.7     941.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:52  202662.2      0.07      34.5     941.9 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:52  202666.2      0.07      34.5     941.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:53  202669.1      0.07      34.3     941.9 path/genblk1[13].path/path/add_out_reg[34]/D
    0:02:53  202672.6      0.07      34.2     941.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:53  202679.0      0.07      34.2     941.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:53  202680.3      0.07      34.1     941.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:53  202692.5      0.07      34.0     941.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:02:53  202695.5      0.07      33.7     941.9 path/genblk1[10].path/path/add_out_reg[35]/D
    0:02:53  202705.0      0.07      33.6     941.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:53  202704.0      0.07      33.5     941.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:53  202713.3      0.07      33.4     941.9 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:53  202717.8      0.07      33.4     941.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:53  202721.5      0.07      33.3     941.9 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:53  202729.5      0.07      33.2     941.9 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:54  202734.6      0.07      33.1     941.9 path/genblk1[18].path/path/add_out_reg[36]/D
    0:02:54  202737.5      0.07      33.1     941.9 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:54  202739.6      0.07      32.9     941.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:54  202740.7      0.07      32.8     941.9 path/genblk1[13].path/path/add_out_reg[34]/D
    0:02:54  202746.5      0.07      32.7     941.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  202757.7      0.07      32.5     941.8 path/genblk1[15].path/path/add_out_reg[35]/D
    0:02:54  202764.1      0.07      32.4     941.8 path/genblk1[19].path/path/add_out_reg[38]/D
    0:02:54  202764.6      0.07      32.4     941.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:54  202775.0      0.07      32.4     962.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:54  202778.4      0.07      32.3     962.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:54  202780.0      0.07      32.3     962.8 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:54  202783.5      0.07      32.3     962.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:54  202790.7      0.07      32.2     962.8 path/genblk1[13].path/path/add_out_reg[34]/D
    0:02:55  202789.6      0.07      32.0     917.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  202795.5      0.06      31.8     917.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  202796.3      0.06      31.6     904.1 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:55  202797.9      0.06      31.6     904.1 path/genblk1[16].path/path/add_out_reg[39]/D
    0:02:55  202798.9      0.06      31.5     904.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:55  202801.3      0.06      31.4     904.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  202804.2      0.06      31.3     904.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:55  202798.7      0.06      31.1     891.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  202802.7      0.06      31.1     891.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  202807.4      0.06      31.1     891.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  202816.8      0.06      30.9     891.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:55  202817.8      0.06      30.9     886.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  202829.3      0.06      30.8     886.1 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:56  202839.1      0.06      30.8     886.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:56  202842.3      0.06      30.7     886.1 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:56  202844.9      0.06      30.5     880.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:56  202850.3      0.06      30.4     880.5 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:56  202854.3      0.06      30.4     880.5 path/genblk1[7].path/path/add_out_reg[31]/D
    0:02:56  202861.7      0.06      30.3     880.5 path/path/path/add_out_reg[38]/D
    0:02:56  202866.8      0.06      30.0     880.5 path/path/path/add_out_reg[37]/D
    0:02:56  202862.2      0.06      29.7     867.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:56  202869.4      0.06      29.6     867.4 path/genblk1[5].path/path/add_out_reg[36]/D
    0:02:56  202872.3      0.06      29.4     867.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:56  202880.1      0.06      29.4     867.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:56  202889.1      0.06      29.3     867.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:57  202895.2      0.06      29.2     867.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:57  202904.0      0.06      29.1     867.4 path/genblk1[18].path/path/add_out_reg[36]/D
    0:02:57  202912.2      0.06      29.0     867.4 path/genblk1[8].path/path/add_out_reg[33]/D
    0:02:57  202915.2      0.06      29.1     867.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:57  202920.2      0.06      29.0     867.4 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:57  202926.6      0.06      28.9     867.4 path/genblk1[1].path/path/add_out_reg[37]/D
    0:02:57  202930.6      0.06      28.7     867.4 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:57  202935.4      0.06      28.6     865.2 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:57  202941.2      0.06      28.5     865.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:57  202945.2      0.06      28.3     865.2 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:57  202951.6      0.06      28.2     865.2 path/genblk1[8].path/path/add_out_reg[33]/D
    0:02:57  202958.0      0.06      28.2     865.2 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:57  202962.0      0.06      28.1     865.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:58  202966.2      0.06      28.0     865.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:58  202969.7      0.06      27.9     865.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:58  202978.5      0.06      27.8     865.2 path/genblk1[14].path/path/add_out_reg[33]/D
    0:02:58  202980.1      0.06      27.8     865.2 path/genblk1[12].path/path/add_out_reg[38]/D
    0:02:58  202984.3      0.06      28.0     865.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:58  203000.6      0.06      27.9     912.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:58  203008.0      0.06      27.8     912.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:58  203014.1      0.06      27.8     912.8 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:58  203009.9      0.06      27.7     899.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:58  203018.1      0.06      27.6     899.7 path/genblk1[8].path/path/add_out_reg[33]/D
    0:02:58  203023.2      0.06      27.5     899.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:58  203033.0      0.06      27.4     899.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:58  203038.9      0.06      27.3     897.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:59  203043.1      0.06      27.3     897.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:59  203047.4      0.05      27.2     897.4 path/genblk1[18].path/path/add_out_reg[38]/D
    0:02:59  203055.9      0.05      27.1     894.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:59  203062.3      0.05      27.1     894.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  203065.2      0.05      27.0     894.6 path/path/path/add_out_reg[37]/D
    0:02:59  203075.0      0.05      27.0     942.1 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:59  203080.1      0.05      26.9     942.1 path/genblk1[7].path/path/add_out_reg[29]/D
    0:02:59  203083.0      0.05      26.9     942.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:59  203088.1      0.05      26.8     942.1 path/genblk1[14].path/path/add_out_reg[36]/D
    0:02:59  203090.2      0.05      26.8     942.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:59  203091.0      0.05      26.7     942.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:59  203091.5      0.05      26.7     942.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  203094.2      0.05      26.6     942.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:00  203095.5      0.05      26.6     942.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:00  203098.4      0.05      26.6     942.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:00  203101.1      0.05      26.5     942.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:00  203104.8      0.05      26.1     942.1 path/genblk1[2].path/path/add_out_reg[37]/D
    0:03:00  203109.1      0.05      26.0     942.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:00  203111.7      0.05      25.9     942.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:00  203114.4      0.05      25.9     942.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:00  203117.1      0.05      25.7     942.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:00  203119.2      0.05      25.8     942.1 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:00  203123.7      0.05      25.8     942.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:00  203117.9      0.05      25.7     929.1 path/genblk1[8].path/path/add_out_reg[33]/D
    0:03:00  203119.7      0.05      25.6     929.1 path/genblk1[4].path/path/add_out_reg[35]/D
    0:03:00  203128.0      0.05      25.5     929.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:01  203134.9      0.05      25.3     929.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:01  203139.7      0.05      25.2     929.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:01  203141.8      0.05      25.1     929.1 path/genblk1[16].path/path/add_out_reg[38]/D
    0:03:01  203142.1      0.05      25.1     929.1 path/genblk1[7].path/path/add_out_reg[27]/D
    0:03:01  203149.0      0.05      24.9     929.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:01  203149.8      0.05      24.9     929.1 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:01  203153.2      0.05      24.9     929.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  203155.4      0.05      24.8     929.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  203158.3      0.05      24.8     929.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  203161.5      0.05      24.7     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:01  203164.7      0.05      24.7     929.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  203168.7      0.05      24.4     929.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:01  203171.9      0.05      24.4     929.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:01  203172.9      0.05      24.3     929.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:02  203177.4      0.05      24.2     929.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:02  203180.4      0.05      24.1     929.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:02  203184.6      0.05      24.1     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:02  203188.9      0.05      24.0     929.1 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:02  203192.1      0.05      23.9     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:02  203193.1      0.05      23.9     929.1 path/genblk1[1].path/path/add_out_reg[37]/D
    0:03:02  203196.1      0.05      23.8     929.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:02  203200.9      0.05      23.8     929.1 path/genblk1[4].path/path/add_out_reg[35]/D
    0:03:02  203203.5      0.05      23.8     929.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:02  203205.6      0.05      23.7     929.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:02  203212.0      0.05      23.7     929.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:02  203214.2      0.05      23.5     929.1 path/genblk1[15].path/path/add_out_reg[33]/D
    0:03:02  203224.3      0.05      23.4     929.1 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:02  203226.1      0.05      23.4     929.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:02  203226.7      0.05      23.4     929.1 path/path/path/add_out_reg[37]/D
    0:03:03  203230.1      0.05      23.2     929.1 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:03  203235.4      0.05      23.2     929.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:03  203240.5      0.05      23.1     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  203239.7      0.05      23.0     929.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  203241.6      0.05      23.0     929.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:03  203244.2      0.05      22.9     929.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  203248.7      0.05      22.9     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  203250.9      0.05      23.0     929.1 path/genblk1[8].path/path/add_out_reg[33]/D
    0:03:03  203255.1      0.05      22.9     929.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:03  203259.1      0.05      22.8     929.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:03  203262.0      0.05      22.8     929.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  203267.4      0.05      22.5     929.1 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:03  203272.7      0.05      22.5     929.1 path/path/path/add_out_reg[37]/D
    0:03:03  203276.1      0.05      22.4     929.1 path/genblk1[10].path/path/add_out_reg[34]/D
    0:03:04  203282.8      0.04      22.3     929.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:04  203285.4      0.04      22.3     929.1 path/path/path/add_out_reg[37]/D
    0:03:04  203293.7      0.04      22.2     929.1 path/genblk1[7].path/path/add_out_reg[27]/D
    0:03:04  203294.8      0.04      22.2     929.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:04  203299.3      0.04      22.2     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:04  203302.7      0.04      22.2     929.1 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:04  203306.5      0.04      22.1     929.1 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:04  203309.6      0.04      22.0     929.1 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:04  203309.4      0.04      22.0     929.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:04  203308.1      0.04      22.0     929.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  203306.5      0.04      21.9     929.1 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:04  203312.3      0.04      21.8     929.1 path/path/path/add_out_reg[37]/D
    0:03:04  203313.6      0.04      21.8     929.1 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:05  203316.0      0.04      21.8     929.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:05  203317.6      0.04      21.8     929.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  203319.2      0.04      21.7     929.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:05  203319.5      0.04      21.7     929.1 path/genblk1[10].path/path/add_out_reg[34]/D
    0:03:05  203320.0      0.04      21.7     929.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:05  203324.8      0.04      21.7     929.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:05  203325.6      0.04      21.6     929.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:05  203327.2      0.04      21.6     929.1 path/genblk1[9].path/path/add_out_reg[33]/D
    0:03:05  203329.6      0.04      21.5     929.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:05  203330.7      0.04      21.5     929.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:05  203334.7      0.04      21.4     929.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  203335.2      0.04      21.5     929.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:05  203337.0      0.04      21.5     929.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:06  203338.6      0.04      21.4     929.1 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:06  203339.2      0.04      21.4     929.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:06  203339.2      0.04      21.4     929.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:06  203342.9      0.04      21.3     929.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:06  203345.3      0.04      21.2     929.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:06  203348.2      0.04      21.1     929.1 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:06  203350.9      0.04      21.1     929.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:06  203353.8      0.04      21.0     929.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:06  203351.7      0.04      21.0     929.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:06  203353.3      0.04      20.9     929.1 path/genblk1[14].path/path/add_out_reg[36]/D
    0:03:06  203359.1      0.04      20.9     929.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:06  203361.3      0.04      20.8     929.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:06  203363.9      0.04      20.8     929.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:06  203365.5      0.04      20.8     929.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:07  203369.0      0.04      20.8     929.1                          
    0:03:10  203381.2      0.04      20.8     944.7                          
    0:03:12  203383.9      0.04      20.8     944.7 path/path/path/add_out_reg[39]/D
    0:03:12  203384.7      0.04      20.7     944.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:13  203388.9      0.04      20.6     944.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  203396.6      0.04      20.6     944.7 path/genblk1[12].path/path/add_out_reg[37]/D
    0:03:13  203399.3      0.04      20.6     944.7 path/genblk1[12].path/path/add_out_reg[37]/D
    0:03:13  203402.7      0.04      20.5     944.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  203406.7      0.04      20.5     944.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  203408.6      0.04      20.4     944.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  203410.5      0.04      20.3     944.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  203410.5      0.04      20.3     944.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  203412.6      0.04      20.3     944.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:13  203413.1      0.04      20.2     944.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  203416.0      0.04      20.2     944.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  203418.4      0.04      20.2     944.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:13  203420.6      0.04      20.1     944.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  203424.8      0.04      19.9     944.7 path/genblk1[12].path/path/add_out_reg[37]/D
    0:03:14  203431.7      0.04      19.9     944.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  203432.8      0.04      19.7     944.7 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:14  203434.7      0.04      19.7     944.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:14  203438.9      0.04      19.6     944.7 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:14  203438.9      0.04      19.6     944.7 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:14  203439.7      0.04      19.6     944.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  203451.7      0.04      19.5     992.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  203454.1      0.04      19.5     992.1 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:14  203457.8      0.04      19.4     992.1 path/genblk1[14].path/path/add_out_reg[38]/D
    0:03:14  203458.9      0.04      19.4     992.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  203460.7      0.04      19.4     992.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:14  203462.3      0.04      19.3     992.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  203475.4      0.04      19.3    1039.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:15  203478.3      0.04      19.3    1039.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  203479.6      0.04      19.3    1039.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:15  203480.2      0.04      19.2    1039.5 path/path/path/add_out_reg[37]/D
    0:03:15  203479.9      0.04      19.2    1039.5 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:15  203482.3      0.04      19.0    1039.5 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:15  203481.5      0.04      19.0    1039.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:15  203483.1      0.04      18.9    1039.5 path/genblk1[5].path/path/add_out_reg[39]/D
    0:03:15  203500.4      0.04      18.9    1055.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:15  203500.6      0.04      18.8    1055.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:15  203506.0      0.04      18.8    1055.1 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:15  203506.2      0.04      18.8    1055.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:15  203506.0      0.04      18.7    1055.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:15  203508.4      0.04      18.6    1055.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  203509.4      0.04      18.6    1055.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:16  203502.8      0.04      18.5    1039.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:16  203503.0      0.04      18.5    1039.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:16  203497.2      0.04      18.5    1018.5 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:16  203498.5      0.04      18.4    1018.5 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:16  203504.1      0.04      18.4    1018.5 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:16  203507.6      0.04      18.3    1018.5 path/genblk1[9].path/path/add_out_reg[33]/D
    0:03:16  203509.7      0.04      18.3    1018.5 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:16  203514.5      0.04      18.3    1018.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:16  203517.1      0.04      18.3    1018.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:16  203527.5      0.04      18.2    1018.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:16  203525.1      0.04      18.2    1018.5 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:16  203532.0      0.04      18.1    1018.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:16  203534.2      0.04      18.1    1018.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:17  203535.0      0.04      18.0    1018.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:17  203537.3      0.04      18.0    1018.5 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:17  203541.1      0.04      17.9    1018.5 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:17  203541.9      0.04      17.9    1018.5 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  203545.6      0.04      17.9    1018.5 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:17  203546.4      0.04      17.9    1018.5 path/genblk1[9].path/path/add_out_reg[36]/D
    0:03:17  203548.3      0.04      17.9    1018.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:17  203549.3      0.04      17.8    1018.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:17  203559.2      0.04      17.8    1031.4 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:17  203560.0      0.04      17.6    1031.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  203562.9      0.04      17.6    1031.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:17  203569.0      0.04      17.5    1031.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:17  203566.9      0.04      17.5    1031.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:17  203569.3      0.04      17.5    1031.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  203578.8      0.04      17.4    1047.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:18  203587.4      0.04      17.4    1060.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203590.0      0.04      17.4    1060.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:18  203590.8      0.04      17.4    1060.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:18  203592.7      0.04      17.3    1060.1 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:18  203592.4      0.04      17.3    1060.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203599.9      0.04      17.3    1060.1 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:18  203600.7      0.04      17.2    1060.1 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:18  203602.0      0.04      17.2    1060.1 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:18  203602.8      0.04      17.2    1060.1 path/genblk1[1].path/path/add_out_reg[38]/D
    0:03:18  203604.9      0.04      17.2    1060.1 path/genblk1[3].path/path/add_out_reg[38]/D
    0:03:18  203607.3      0.04      17.1    1060.1 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:18  203608.4      0.04      17.1    1060.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203608.6      0.04      17.0    1060.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:18  203608.6      0.04      17.0    1060.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  203610.0      0.04      16.9    1060.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:19  203610.2      0.04      16.9    1060.1 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:19  203612.1      0.04      16.8    1060.1 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:19  203617.7      0.04      16.8    1060.1 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:19  203617.7      0.04      16.8    1060.1 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:19  203618.2      0.04      16.7    1060.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  203618.7      0.04      16.7    1060.1 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:19  203616.6      0.04      16.6    1060.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:19  203619.0      0.04      16.6    1060.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:19  203626.7      0.03      16.5    1107.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:19  203628.6      0.03      16.5    1107.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:19  203631.8      0.03      16.5    1107.5 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:19  203625.9      0.03      16.4    1091.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  203626.5      0.03      16.4    1091.8 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:20  203628.6      0.03      16.3    1091.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:03:20  203629.4      0.03      16.3    1091.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:20  203631.5      0.03      16.3    1091.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  203630.7      0.03      16.3    1091.8 path/genblk1[2].path/path/add_out_reg[38]/D
    0:03:20  203631.5      0.03      16.3    1091.8 path/genblk1[14].path/path/add_out_reg[35]/D
    0:03:20  203633.9      0.03      16.2    1091.8 path/path/path/add_out_reg[37]/D
    0:03:20  203635.2      0.03      16.2    1091.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  203645.9      0.03      16.2    1091.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:20  203645.9      0.03      16.1    1091.8 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:20  203653.3      0.03      16.1    1091.8 path/genblk1[3].path/path/add_out_reg[38]/D
    0:03:20  203654.1      0.03      16.0    1091.8 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:20  203653.9      0.03      16.0    1091.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:20  203672.7      0.03      16.0    1120.3 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:20  203672.7      0.03      16.0    1120.3 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:21  203678.3      0.03      16.0    1120.3 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:21  203678.9      0.03      16.0    1120.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:21  203675.7      0.03      15.9    1104.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:21  203675.9      0.03      16.0    1104.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:21  203678.3      0.03      15.9    1104.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:21  203687.6      0.03      15.9    1104.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:21  203689.8      0.03      15.9    1104.9 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:21  203690.6      0.03      15.8    1104.9 path/genblk1[10].path/path/add_out_reg[31]/D
    0:03:21  203691.4      0.03      15.8    1104.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:21  203695.9      0.03      15.7    1104.9 path/genblk1[19].path/path/add_out_reg[31]/D
    0:03:21  203695.6      0.03      15.6    1104.9 path/genblk1[1].path/path/add_out_reg[34]/D
    0:03:21  203696.9      0.03      15.6    1104.9 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:21  203702.3      0.03      15.6    1104.9 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:22  203711.3      0.03      15.6    1152.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:22  203713.4      0.03      15.6    1152.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:22  203713.2      0.03      15.6    1152.2 path/genblk1[10].path/path/add_out_reg[34]/D
    0:03:22  203714.5      0.03      15.5    1152.2 path/genblk1[14].path/path/add_out_reg[35]/D
    0:03:22  203716.6      0.03      15.4    1152.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:22  203718.0      0.03      15.4    1152.2 path/genblk1[16].path/path/add_out_reg[37]/D
    0:03:22  203722.7      0.03      15.3    1152.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:22  203723.8      0.03      15.3    1152.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:22  203724.6      0.03      15.2    1152.2 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:22  203727.3      0.03      15.2    1152.2 path/genblk1[1].path/path/add_out_reg[39]/D
    0:03:22  203731.0      0.03      15.2    1152.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:22  203736.3      0.03      15.1    1152.2 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:23  203737.9      0.03      15.0    1152.2 path/path/path/add_out_reg[37]/D
    0:03:23  203738.7      0.03      15.0    1152.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:23  203737.4      0.03      15.0    1152.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:23  203739.8      0.03      15.0    1152.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:23  203742.4      0.03      14.9    1152.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:23  203743.2      0.03      14.9    1152.2 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:23  203741.6      0.03      14.9    1152.2 path/genblk1[14].path/path/add_out_reg[39]/D
    0:03:23  203740.8      0.03      14.8    1152.2 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:23  203745.9      0.03      14.8    1152.2 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:23  203748.3      0.03      14.8    1152.2 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:23  203753.1      0.03      14.7    1152.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:23  203753.3      0.03      14.7    1152.2 path/genblk1[1].path/path/add_out_reg[39]/D
    0:03:23  203746.4      0.03      14.7    1139.2 path/genblk1[16].path/path/add_out_reg[39]/D
    0:03:23  203748.8      0.03      14.7    1139.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:24  203747.2      0.03      14.7    1139.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  203749.9      0.03      14.6    1139.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  203751.7      0.03      14.5    1139.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:24  203754.7      0.03      14.5    1139.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:24  203759.5      0.03      14.5    1139.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:24  203764.5      0.03      14.4    1139.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:24  203767.4      0.03      14.3    1139.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:24  203766.6      0.03      14.3    1139.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:24  203769.3      0.03      14.3    1139.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  203771.4      0.03      14.3    1139.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:24  203774.1      0.03      14.3    1139.2 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:24  203774.1      0.03      14.3    1139.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:24  203777.8      0.03      14.2    1139.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:24  203781.3      0.03      14.2    1139.2 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:24  203782.3      0.03      14.2    1139.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:24  203783.4      0.03      14.1    1139.2 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:25  203786.6      0.03      14.1    1139.2 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:25  203792.7      0.03      14.0    1139.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:25  203796.2      0.03      14.0    1136.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:25  203798.6      0.03      13.9    1136.4 path/genblk1[1].path/path/add_out_reg[39]/D
    0:03:25  203800.7      0.03      13.9    1136.4 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:25  203802.5      0.03      13.9    1136.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:25  203806.5      0.03      13.8    1136.4 path/path/path/add_out_reg[34]/D
    0:03:25  203809.2      0.03      13.8    1136.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:25  203809.2      0.03      13.7    1136.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:25  203813.2      0.03      13.7    1136.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:25  203817.7      0.03      13.7    1136.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:25  203819.3      0.03      13.7    1136.4 path/genblk1[2].path/path/add_out_reg[38]/D
    0:03:25  203820.6      0.03      13.6    1136.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:25  203824.4      0.03      13.5    1136.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:25  203829.4      0.03      13.5    1136.4 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:26  203831.3      0.03      13.5    1136.4 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:26  203835.8      0.03      13.4    1136.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:26  203839.3      0.03      13.4    1136.4 path/genblk1[18].path/path/add_out_reg[38]/D
    0:03:26  203841.6      0.03      13.3    1136.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:26  203841.1      0.03      13.3    1136.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:26  203845.6      0.03      13.2    1136.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:26  203847.5      0.03      13.1    1136.4 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:26  203848.3      0.03      13.1    1136.4 path/genblk1[1].path/path/add_out_reg[39]/D
    0:03:26  203847.5      0.03      12.9    1123.3 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:26  203853.1      0.03      12.9    1123.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:26  203854.9      0.03      12.8    1123.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:26  203862.4      0.03      12.8    1123.3 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:26  203865.6      0.03      12.7    1123.3 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:26  203871.2      0.03      12.6    1123.3 path/genblk1[2].path/path/add_out_reg[38]/D
    0:03:27  203871.7      0.03      12.5    1123.3 path/genblk1[1].path/path/add_out_reg[39]/D
    0:03:27  203877.3      0.03      12.4    1123.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203876.8      0.03      12.4    1123.3 path/path/path/add_out_reg[34]/D
    0:03:27  203880.2      0.03      12.4    1123.3 path/genblk1[17].path/path/add_out_reg[38]/D
    0:03:27  203882.3      0.03      12.4    1123.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203883.4      0.03      12.3    1123.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:27  203885.8      0.03      12.3    1123.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:27  203885.8      0.03      12.3    1123.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203886.6      0.03      12.3    1123.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:27  203887.7      0.03      12.2    1123.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:27  203880.8      0.03      12.2    1073.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:27  203880.8      0.03      12.2    1073.1 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:27  203882.6      0.03      12.2    1073.1 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:27  203882.3      0.03      12.1    1070.3 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:28  203885.0      0.03      12.1    1067.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:28  203886.9      0.03      12.1    1067.5 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:28  203888.2      0.03      12.1    1067.5 path/genblk1[13].path/path/add_out_reg[39]/D
    0:03:28  203892.5      0.03      11.9    1064.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203894.8      0.03      11.9    1061.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203895.9      0.03      11.9    1061.8 path/genblk1[2].path/path/add_out_reg[30]/D
    0:03:28  203898.6      0.03      11.7    1061.8 path/genblk1[5].path/path/add_out_reg[39]/D
    0:03:28  203899.4      0.03      11.7    1061.8 path/path/path/add_out_reg[34]/D
    0:03:28  203900.4      0.03      11.7    1061.8 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:28  203899.1      0.03      11.7    1061.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:28  203900.2      0.03      11.7    1061.8 path/genblk1[18].path/path/add_out_reg[36]/D
    0:03:28  203903.6      0.03      11.6    1061.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203905.5      0.03      11.6    1061.8 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:28  203910.0      0.03      11.6    1061.8 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:29  203911.1      0.03      11.6    1061.8                          
    0:03:31  203910.5      0.03      11.5    1061.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  203905.2      0.03      11.5    1049.0                          
    0:03:40  200849.1      0.03      11.5    1049.0                          
    0:03:41  200850.7      0.03      11.5    1049.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:41  200850.7      0.03      11.5    1049.0                          
    0:03:41  200710.8      0.03      11.4       2.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/net145734
    0:03:41  200702.8      0.03      11.3       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:03:41  200703.1      0.03      11.3       0.0 path/genblk1[14].path/path/add_out_reg[38]/D
    0:03:41  200704.2      0.03      11.3       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:41  200706.6      0.03      11.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:41  200706.6      0.03      11.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:41  200709.8      0.03      11.2       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:42  200714.6      0.03      11.2       0.0 path/genblk1[18].path/path/add_out_reg[36]/D
    0:03:42  200716.9      0.03      11.2       0.0 path/genblk1[18].path/path/add_out_reg[36]/D
    0:03:42  200723.6      0.03      11.2       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:03:42  200733.7      0.03      11.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:42  200733.7      0.03      11.2       0.0                          
    0:03:43  200733.7      0.03      11.2       0.0                          
    0:03:51  196639.2      0.03      11.0       0.0                          
    0:03:54  193593.2      0.03      11.2       0.0                          
    0:03:56  193163.3      0.03      11.2       0.0                          
    0:03:57  192819.9      0.03      11.2       0.0                          
    0:03:58  192562.5      0.03      11.2       0.0                          
    0:03:59  192369.9      0.03      11.2       0.0                          
    0:04:00  192177.3      0.03      11.2       0.0                          
    0:04:01  191984.7      0.03      11.2       0.0                          
    0:04:01  191792.6      0.03      11.2       0.0                          
    0:04:02  191600.6      0.03      11.2       0.0                          
    0:04:03  191408.3      0.03      11.2       0.0                          
    0:04:04  191152.9      0.03      11.2       0.0                          
    0:04:05  190992.0      0.03      11.2       0.0                          
    0:04:06  190864.3      0.03      11.2       0.0                          
    0:04:07  190772.3      0.03      11.2       0.0                          
    0:04:07  190697.8      0.03      11.2       0.0                          
    0:04:07  190697.8      0.03      11.2       0.0                          
    0:04:08  190698.3      0.03      11.1       0.0 path/path/path/add_out_reg[37]/D
    0:04:08  190702.3      0.03      11.0       0.0 path/path/path/add_out_reg[37]/D
    0:04:08  190702.3      0.03      10.9       0.0 path/genblk1[12].path/path/add_out_reg[37]/D
    0:04:08  190706.3      0.03      10.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:08  190706.8      0.03      10.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:08  190706.0      0.03      10.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:08  190705.0      0.03      10.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:08  190705.0      0.03      10.8       0.0 path/path/path/add_out_reg[37]/D
    0:04:08  190713.5      0.03      10.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:08  190718.3      0.03      10.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:08  190717.2      0.03      10.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:09  190718.8      0.03      10.6       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:04:09  190718.8      0.03      10.6       0.0                          
    0:04:11  190391.9      0.05      12.8       0.0                          
    0:04:11  190385.8      0.05      12.7       0.0                          
    0:04:12  190385.8      0.05      12.7       0.0                          
    0:04:12  190385.8      0.05      12.7       0.0                          
    0:04:12  190385.8      0.05      12.7       0.0                          
    0:04:12  190385.8      0.05      12.7       0.0                          
    0:04:12  190385.8      0.05      12.7       0.0                          
    0:04:12  190389.5      0.03      11.1       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:12  190390.3      0.03      11.1       0.0 path/genblk1[15].path/path/add_out_reg[34]/D
    0:04:12  190392.4      0.03      11.1       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:04:13  190453.1      0.03      10.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  190453.9      0.03      10.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:13  190455.2      0.03      10.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:13  190457.3      0.03      10.7       0.0 path/genblk1[12].path/path/add_out_reg[37]/D
    0:04:13  190466.9      0.03      10.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:13  190468.2      0.03      10.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  190472.5      0.03      10.6       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:13  190470.4      0.03      10.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  190472.2      0.03      10.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:13  190475.4      0.03      10.4       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:13  190475.4      0.03      10.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:14  190477.5      0.03      10.3       0.0 path/path/path/add_out_reg[37]/D
    0:04:14  190479.4      0.03      10.2       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:14  190479.4      0.03      10.2       0.0 path/genblk1[1].path/path/add_out_reg[39]/D
    0:04:14  190480.2      0.03      10.2       0.0 path/genblk1[18].path/path/add_out_reg[36]/D
    0:04:14  190480.2      0.03      10.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  190480.5      0.03      10.1       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:14  190484.5      0.03      10.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:14  190485.3      0.03      10.1       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:04:14  190487.7      0.03      10.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:14  190488.7      0.03      10.0       0.0 path/path/path/add_out_reg[37]/D
    0:04:14  190495.6      0.03      10.0       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:15  190502.8      0.03      10.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:15  190507.6      0.03       9.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:15  190512.9      0.02       9.9       0.0 path/path/path/add_out_reg[37]/D
    0:04:15  190514.0      0.02       9.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:15  190519.8      0.02       9.8       0.0 path/genblk1[1].path/path/add_out_reg[37]/D
    0:04:15  190521.7      0.02       9.8       0.0 path/genblk1[4].path/path/add_out_reg[36]/D
    0:04:15  190527.3      0.02       9.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:15  190531.3      0.02       9.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:15  190532.3      0.02       9.7       0.0 path/genblk1[9].path/path/add_out_reg[38]/D
    0:04:15  190535.5      0.02       9.6       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:15  190536.1      0.02       9.6       0.0 path/genblk1[15].path/path/add_out_reg[34]/D
    0:04:15  190537.4      0.02       9.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:15  190538.7      0.02       9.6       0.0 path/genblk1[15].path/path/add_out_reg[34]/D
    0:04:16  190540.1      0.02       9.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  190540.3      0.02       9.5       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:16  190540.3      0.02       9.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  190540.1      0.02       9.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  190539.3      0.02       9.5       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:04:16  190544.0      0.02       9.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  190546.4      0.02       9.4       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:16  190550.2      0.02       9.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:16  190550.2      0.02       9.4       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:16  190552.0      0.02       9.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:16  190554.9      0.02       9.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:16  190557.6      0.02       9.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:16  190559.2      0.02       9.3       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:04:16  190563.5      0.02       9.2       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:17  190565.1      0.02       9.2       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:04:17  190567.2      0.02       9.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:17  190573.0      0.02       9.2       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:04:17  190573.8      0.02       9.2       0.0 path/genblk1[2].path/path/add_out_reg[39]/D
    0:04:17  190575.2      0.02       9.2       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:17  190578.1      0.02       9.2       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:17  190579.4      0.02       9.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:17  190582.6      0.02       9.1       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:17  190583.9      0.02       9.1       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:17  190584.2      0.02       9.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:17  190585.8      0.02       9.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:17  190585.8      0.02       9.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:17  190586.6      0.02       9.1       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:04:18  190587.7      0.02       9.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:18  190587.7      0.02       9.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:18  190586.6      0.02       9.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:18  190587.9      0.02       9.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:18  190589.0      0.02       9.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:18  190592.2      0.02       9.0       0.0 path/genblk1[17].path/path/add_out_reg[38]/D
    0:04:18  190598.6      0.02       9.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:18  190602.0      0.02       9.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:18  190602.8      0.02       9.0       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:18  190605.0      0.02       8.9       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:04:18  190605.5      0.02       8.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:18  190608.1      0.02       8.9       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:19  190611.1      0.02       8.9       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:19  190612.4      0.02       8.8       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:19  190614.0      0.02       8.8       0.0 path/genblk1[6].path/path/add_out_reg[36]/D
    0:04:19  190614.3      0.02       8.8       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:04:19  190616.9      0.02       8.8       0.0 path/path/path/add_out_reg[37]/D
    0:04:19  190618.8      0.02       8.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:19  190619.9      0.02       8.7       0.0 path/genblk1[6].path/path/add_out_reg[34]/D
    0:04:19  190621.2      0.02       8.7       0.0 path/genblk1[1].path/path/add_out_reg[36]/D
    0:04:19  190621.4      0.02       8.7       0.0                          
    0:04:20  190613.2      0.02       8.7       0.0                          
    0:04:20  190582.6      0.02       8.7       0.0                          
    0:04:20  190556.8      0.02       8.7       0.0                          
    0:04:20  190527.8      0.02       8.7       0.0                          
    0:04:21  190469.3      0.02       8.7       0.0                          
    0:04:22  190419.6      0.02       8.7       0.0                          
    0:04:23  190358.6      0.02       8.7       0.0                          
    0:04:23  190324.9      0.02       8.7       0.0                          
    0:04:24  190279.6      0.02       8.7       0.0                          
    0:04:24  190240.5      0.02       8.7       0.0                          
    0:04:24  190194.8      0.02       8.7       0.0                          
    0:04:24  190142.9      0.02       8.7       0.0                          
    0:04:25  190085.7      0.02       8.7       0.0                          
    0:04:25  190034.1      0.02       8.7       0.0                          
    0:04:25  189982.3      0.02       8.7       0.0                          
    0:04:26  189859.1      0.02       8.7       0.0                          
    0:04:26  189705.9      0.02       8.7       0.0                          
    0:04:26  189553.5      0.02       8.7       0.0                          
    0:04:27  189401.0      0.02       8.7       0.0                          
    0:04:27  189247.8      0.02       8.7       0.0                          
    0:04:27  189095.4      0.02       8.7       0.0                          
    0:04:28  188943.0      0.02       8.7       0.0                          
    0:04:28  188789.8      0.02       8.7       0.0                          
    0:04:29  188637.4      0.02       8.7       0.0                          
    0:04:29  188550.1      0.02       8.7       0.0                          
    0:04:29  188458.9      0.02       8.7       0.0                          
    0:04:30  188370.6      0.02       8.7       0.0                          
    0:04:30  188273.2      0.02       8.7       0.0                          
    0:04:31  188171.6      0.02       8.7       0.0                          
    0:04:31  188139.4      0.02       8.7       0.0                          
    0:04:31  188112.5      0.02       8.7       0.0                          
    0:04:31  188060.4      0.02       8.8       0.0                          
    0:04:31  188018.1      0.02       8.8       0.0                          
    0:04:31  187986.5      0.02       8.8       0.0                          
    0:04:32  187944.7      0.02       8.8       0.0                          
    0:04:32  187823.9      0.02       8.8       0.0                          
    0:04:32  187740.9      0.02       8.8       0.0                          
    0:04:32  187720.2      0.02       8.8       0.0                          
    0:04:33  187689.9      0.02       8.8       0.0                          
    0:04:33  187636.1      0.02       8.8       0.0                          
    0:04:33  187540.6      0.02       8.8       0.0                          
    0:04:34  187470.9      0.02       8.9       0.0                          
    0:04:34  187453.9      0.02       8.9       0.0                          
    0:04:34  187427.9      0.02       8.9       0.0                          
    0:04:35  187408.2      0.02       8.9       0.0                          
    0:04:35  187406.6      0.02       8.9       0.0                          
    0:04:35  187405.0      0.02       8.9       0.0                          
    0:04:35  187400.7      0.02       8.9       0.0                          
    0:04:36  187397.5      0.02       8.9       0.0                          
    0:04:36  187394.3      0.02       8.9       0.0                          
    0:04:36  187385.0      0.02       8.9       0.0                          
    0:04:36  187384.2      0.02       8.9       0.0                          
    0:04:36  187379.2      0.02       8.9       0.0                          
    0:04:37  187369.3      0.02       8.9       0.0                          
    0:04:37  187356.8      0.02       8.9       0.0                          
    0:04:37  187349.4      0.02       8.9       0.0                          
    0:04:37  187348.6      0.02       8.9       0.0                          
    0:04:37  187344.6      0.02       8.9       0.0                          
    0:04:38  187339.0      0.02       8.9       0.0                          
    0:04:39  187337.4      0.02       8.9       0.0                          
    0:04:40  187335.8      0.02       8.9       0.0                          
    0:04:41  187265.6      0.05      11.3       0.0                          
    0:04:41  187265.3      0.05      11.3       0.0                          
    0:04:41  187265.3      0.05      11.3       0.0                          
    0:04:41  187265.3      0.05      11.3       0.0                          
    0:04:41  187265.3      0.05      11.3       0.0                          
    0:04:41  187265.3      0.05      11.3       0.0                          
    0:04:41  187265.3      0.05      11.3       0.0                          
    0:04:41  187271.4      0.03       9.6       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:42  187290.9      0.02       9.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:42  187298.0      0.02       9.2       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:42  187298.8      0.02       9.2       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:42  187301.5      0.02       9.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:42  187303.9      0.02       9.1       0.0 path/genblk1[16].path/path/add_out_reg[33]/D
    0:04:42  187307.1      0.02       9.0       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:42  187308.2      0.02       9.0       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:04:42  187310.8      0.02       8.9       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:04:42  187312.4      0.02       8.9       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:04:43  187313.2      0.02       8.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:43  187313.2      0.02       8.8       0.0 path/path/path/add_out_reg[37]/D
    0:04:43  187317.2      0.02       8.8       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:43  187319.1      0.02       8.8       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:04:43  187321.5      0.02       8.8       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:04:43  187322.8      0.02       8.7       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:43  187324.6      0.02       8.7       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:04:43  187324.6      0.02       8.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  187326.5      0.02       8.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:43  187335.0      0.02       8.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  187336.9      0.02       8.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  187339.8      0.02       8.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  187341.9      0.02       8.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:44  187348.3      0.02       8.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:44  187348.9      0.02       8.5       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:44  187348.3      0.02       8.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:04:44  187348.9      0.02       8.4       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:44  187351.0      0.02       8.4       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:44  187351.8      0.02       8.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:44  187352.0      0.02       8.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:44  187352.0      0.02       8.3       0.0 path/genblk1[13].path/path/add_out_reg[36]/D
    0:04:44  187354.4      0.02       8.3       0.0 path/path/path/add_out_reg[36]/D
    0:04:45  187354.4      0.02       8.3       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:45  187353.9      0.02       8.3       0.0                          
    0:04:45  187353.9      0.02       8.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:45  187355.0      0.02       8.3       0.0 path/genblk1[18].path/path/add_out_reg[36]/D
    0:04:45  187355.0      0.02       8.3       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:04:45  187355.2      0.02       8.3       0.0 path/path/path/add_out_reg[36]/D
    0:04:45  187356.0      0.02       8.3       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:04:45  187358.4      0.02       8.3       0.0 path/genblk1[3].path/path/add_out_reg[37]/D
    0:04:46  187359.0      0.02       8.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  187361.9      0.02       8.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:46  187365.6      0.02       8.2       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:04:46  187369.1      0.02       8.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:46  187371.7      0.02       8.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:46  187373.3      0.02       8.1       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:04:46  187373.3      0.02       8.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  187376.0      0.02       8.1       0.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:04:46  187372.8      0.02       8.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:46  187374.7      0.02       8.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  187375.5      0.02       7.9       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:46  187380.0      0.02       7.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:46  187381.6      0.02       7.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  187383.2      0.02       7.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  187384.8      0.02       7.8       0.0 path/genblk1[18].path/path/add_out_reg[36]/D
    0:04:47  187387.4      0.02       7.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:47  187394.1      0.02       7.7       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:04:47  187395.9      0.02       7.7       0.0 path/genblk1[2].path/path/add_out_reg[38]/D
    0:04:47  187400.7      0.02       7.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:47  187402.6      0.02       7.7       0.0 path/genblk1[18].path/path/add_out_reg[36]/D
    0:04:47  187404.2      0.02       7.6       0.0 path/path/path/add_out_reg[36]/D
    0:04:47  187406.3      0.02       7.6       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:04:47  187410.3      0.02       7.5       0.0 path/path/path/add_out_reg[36]/D
    0:04:47  187414.3      0.02       7.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:47  187415.1      0.02       7.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:48  187415.1      0.02       7.5       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/reset': 1965 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 21248 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 10:25:19 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              88172.084598
Buf/Inv area:                     6746.292026
Noncombinational area:           99243.000562
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187415.085160
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 10:25:29 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  64.5340 mW   (92%)
  Net Switching Power  =   5.2544 mW    (8%)
                         ---------
Total Dynamic Power    =  69.7883 mW  (100%)

Cell Leakage Power     =   4.0195 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.2328e+04          608.6005        1.6791e+06        6.4614e+04  (  87.55%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.2039e+03        4.6458e+03        2.3403e+06        9.1901e+03  (  12.45%)
--------------------------------------------------------------------------------------------------
Total          6.4532e+04 uW     5.2544e+03 uW     4.0195e+06 nW     7.3804e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 10:25:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[14]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[14].path/Mat_a_Mem/Mem/U21/Z (TBUF_X2)     0.13       0.21 f
  path/genblk1[14].path/Mat_a_Mem/Mem/data_out[14] (memory_b20_SIZE20_LOGSIZE5_12)
                                                          0.00       0.21 f
  path/genblk1[14].path/Mat_a_Mem/data_out[14] (seqMemory_b20_SIZE20_12)
                                                          0.00       0.21 f
  path/genblk1[14].path/path/in0[14] (mac_b20_g0_6)       0.00       0.21 f
  path/genblk1[14].path/path/mult_21/a[14] (mac_b20_g0_6_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[14].path/path/mult_21/U2202/Z (XOR2_X1)
                                                          0.08       0.29 f
  path/genblk1[14].path/path/mult_21/U2166/ZN (NAND2_X1)
                                                          0.04       0.33 r
  path/genblk1[14].path/path/mult_21/U1198/Z (BUF_X1)     0.06       0.38 r
  path/genblk1[14].path/path/mult_21/U1647/ZN (OAI22_X1)
                                                          0.04       0.43 f
  path/genblk1[14].path/path/mult_21/U574/CO (FA_X1)      0.09       0.52 f
  path/genblk1[14].path/path/mult_21/U563/S (FA_X1)       0.12       0.64 f
  path/genblk1[14].path/path/mult_21/U561/CO (FA_X1)      0.09       0.73 f
  path/genblk1[14].path/path/mult_21/U552/S (FA_X1)       0.13       0.87 r
  path/genblk1[14].path/path/mult_21/U551/S (FA_X1)       0.12       0.99 f
  path/genblk1[14].path/path/mult_21/U1529/ZN (NAND2_X1)
                                                          0.04       1.03 r
  path/genblk1[14].path/path/mult_21/U2140/ZN (OAI21_X1)
                                                          0.03       1.06 f
  path/genblk1[14].path/path/mult_21/U2165/ZN (AOI21_X1)
                                                          0.05       1.11 r
  path/genblk1[14].path/path/mult_21/U2161/ZN (OAI21_X1)
                                                          0.04       1.15 f
  path/genblk1[14].path/path/mult_21/U1405/Z (BUF_X2)     0.05       1.20 f
  path/genblk1[14].path/path/mult_21/U2225/ZN (AOI21_X1)
                                                          0.05       1.25 r
  path/genblk1[14].path/path/mult_21/U1368/ZN (XNOR2_X1)
                                                          0.05       1.30 f
  path/genblk1[14].path/path/mult_21/product[27] (mac_b20_g0_6_DW_mult_tc_1)
                                                          0.00       1.30 f
  path/genblk1[14].path/path/add_27/A[27] (mac_b20_g0_6_DW01_add_1)
                                                          0.00       1.30 f
  path/genblk1[14].path/path/add_27/U700/ZN (NOR2_X1)     0.04       1.34 r
  path/genblk1[14].path/path/add_27/U826/ZN (OAI21_X1)
                                                          0.03       1.37 f
  path/genblk1[14].path/path/add_27/U819/ZN (AOI21_X1)
                                                          0.06       1.43 r
  path/genblk1[14].path/path/add_27/U830/ZN (OAI21_X1)
                                                          0.03       1.46 f
  path/genblk1[14].path/path/add_27/U825/ZN (AOI21_X1)
                                                          0.05       1.51 r
  path/genblk1[14].path/path/add_27/U797/ZN (OAI21_X1)
                                                          0.04       1.55 f
  path/genblk1[14].path/path/add_27/U445/Z (BUF_X2)       0.05       1.60 f
  path/genblk1[14].path/path/add_27/U839/ZN (AOI21_X1)
                                                          0.05       1.65 r
  path/genblk1[14].path/path/add_27/U469/ZN (XNOR2_X1)
                                                          0.06       1.71 r
  path/genblk1[14].path/path/add_27/SUM[38] (mac_b20_g0_6_DW01_add_1)
                                                          0.00       1.71 r
  path/genblk1[14].path/path/out[38] (mac_b20_g0_6)       0.00       1.71 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/data_in[38] (seqMemory_b40_SIZE1_6)
                                                          0.00       1.71 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/data_in[38] (memory_b40_SIZE1_LOGSIZE1_6)
                                                          0.00       1.71 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/U20/ZN (NAND2_X1)
                                                          0.03       1.74 f
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/U22/ZN (NAND2_X1)
                                                          0.03       1.77 r
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D (DFF_X2)
                                                          0.01       1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.79       1.79
  clock network delay (ideal)                             0.00       1.79
  path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/CK (DFF_X2)
                                                          0.00       1.79 r
  library setup time                                     -0.03       1.76
  data required time                                                 1.76
  --------------------------------------------------------------------------
  data required time                                                 1.76
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
