Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Feb  7 01:47:50 2026
| Host         : Andiputer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_i2s_loopback_timing_summary_routed.rpt -pb top_i2s_loopback_timing_summary_routed.pb -rpx top_i2s_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : top_i2s_loopback
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.929        0.000                      0                  325        0.106        0.000                      0                  325        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
clk_100mhz             {0.000 5.000}      10.000          100.000         
  clk_audio_clk_wiz_0  {0.000 22.144}     44.289          22.579          
  clkfbout_clk_wiz_0   {0.000 45.000}     90.000          11.111          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                               3.000        0.000                       0                     1  
  clk_audio_clk_wiz_0       37.929        0.000                      0                  325        0.106        0.000                      0                  325       21.644        0.000                       0                   163  
  clkfbout_clk_wiz_0                                                                                                                                                    10.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_audio_clk_wiz_0
  To Clock:  clk_audio_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.773ns (13.498%)  route 4.954ns (86.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 42.855 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.834     4.893    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  i2s_inst/tx_shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.587    42.855    i2s_inst/clk_audio
    SLICE_X3Y110         FDRE                                         r  i2s_inst/tx_shift_reg[16]/C
                         clock pessimism              0.488    43.343    
                         clock uncertainty           -0.317    43.026    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.205    42.821    i2s_inst/tx_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.773ns (13.498%)  route 4.954ns (86.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 42.855 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.834     4.893    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X3Y110         FDRE                                         r  i2s_inst/tx_shift_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.587    42.855    i2s_inst/clk_audio
    SLICE_X3Y110         FDRE                                         r  i2s_inst/tx_shift_reg[17]/C
                         clock pessimism              0.488    43.343    
                         clock uncertainty           -0.317    43.026    
    SLICE_X3Y110         FDRE (Setup_fdre_C_CE)      -0.205    42.821    i2s_inst/tx_shift_reg[17]
  -------------------------------------------------------------------
                         required time                         42.821    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.773ns (13.898%)  route 4.789ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.669     4.728    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[14]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.205    42.819    i2s_inst/tx_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         42.819    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.773ns (13.898%)  route 4.789ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.669     4.728    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[15]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.205    42.819    i2s_inst/tx_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         42.819    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.773ns (13.898%)  route 4.789ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.669     4.728    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[8]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.205    42.819    i2s_inst/tx_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         42.819    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.092ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.562ns  (logic 0.773ns (13.898%)  route 4.789ns (86.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.669     4.728    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X5Y109         FDRE                                         r  i2s_inst/tx_shift_reg[9]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X5Y109         FDRE (Setup_fdre_C_CE)      -0.205    42.819    i2s_inst/tx_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         42.819    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 38.092    

Slack (MET) :             38.129ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.773ns (13.902%)  route 4.787ns (86.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.667     4.726    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[10]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X6Y109         FDRE (Setup_fdre_C_CE)      -0.169    42.855    i2s_inst/tx_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         42.855    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 38.129    

Slack (MET) :             38.129ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.773ns (13.902%)  route 4.787ns (86.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.667     4.726    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[11]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X6Y109         FDRE (Setup_fdre_C_CE)      -0.169    42.855    i2s_inst/tx_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         42.855    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 38.129    

Slack (MET) :             38.129ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.773ns (13.902%)  route 4.787ns (86.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.667     4.726    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[12]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X6Y109         FDRE (Setup_fdre_C_CE)      -0.169    42.855    i2s_inst/tx_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         42.855    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 38.129    

Slack (MET) :             38.129ns  (required time - arrival time)
  Source:                 rst_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.289ns  (clk_audio_clk_wiz_0 rise@44.289ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 0.773ns (13.902%)  route 4.787ns (86.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 42.853 - 44.289 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.630ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.706    -0.834    ad_mclk_OBUF
    SLICE_X78Y102        FDRE                                         r  rst_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.478    -0.356 f  rst_sync_reg[1]/Q
                         net (fo=62, routed)          4.120     3.764    i2s_inst/reset_audio
    SLICE_X1Y107         LUT6 (Prop_lut6_I5_O)        0.295     4.059 r  i2s_inst/tx_shift[23]_i_1/O
                         net (fo=24, routed)          0.667     4.726    i2s_inst/tx_shift[23]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                     44.289    44.289 r  
    E3                                                0.000    44.289 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    44.289    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    45.700 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.862    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    39.538 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    41.177    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.268 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         1.585    42.853    i2s_inst/clk_audio
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[13]/C
                         clock pessimism              0.488    43.341    
                         clock uncertainty           -0.317    43.024    
    SLICE_X6Y109         FDRE (Setup_fdre_C_CE)      -0.169    42.855    i2s_inst/tx_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         42.855    
                         arrival time                          -4.726    
  -------------------------------------------------------------------
                         slack                                 38.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 loop_l_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.596    -0.568    ad_mclk_OBUF
    SLICE_X7Y109         FDRE                                         r  loop_l_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  loop_l_reg[12]/Q
                         net (fo=1, routed)           0.054    -0.373    i2s_inst/tx_shift_reg[23]_1[12]
    SLICE_X6Y109         LUT6 (Prop_lut6_I3_O)        0.045    -0.328 r  i2s_inst/tx_shift[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.328    i2s_inst/tx_shift[12]_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.866    -0.806    i2s_inst/clk_audio
    SLICE_X6Y109         FDRE                                         r  i2s_inst/tx_shift_reg[12]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.121    -0.434    i2s_inst/tx_shift_reg[12]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i2s_inst/rx_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/l_data_rx_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.237%)  route 0.079ns (35.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.597    -0.567    i2s_inst/clk_audio
    SLICE_X3Y109         FDRE                                         r  i2s_inst/rx_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  i2s_inst/rx_shift_reg[19]/Q
                         net (fo=3, routed)           0.079    -0.348    i2s_inst/rx_shift[19]
    SLICE_X2Y109         FDRE                                         r  i2s_inst/l_data_rx_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.870    -0.803    i2s_inst/clk_audio
    SLICE_X2Y109         FDRE                                         r  i2s_inst/l_data_rx_reg[19]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y109         FDRE (Hold_fdre_C_D)         0.076    -0.478    i2s_inst/l_data_rx_reg[19]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 loop_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.597    -0.567    ad_mclk_OBUF
    SLICE_X1Y109         FDRE                                         r  loop_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  loop_l_reg[21]/Q
                         net (fo=1, routed)           0.058    -0.368    i2s_inst/tx_shift_reg[23]_1[21]
    SLICE_X0Y109         LUT6 (Prop_lut6_I3_O)        0.045    -0.323 r  i2s_inst/tx_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    i2s_inst/tx_shift[21]_i_1_n_0
    SLICE_X0Y109         FDRE                                         r  i2s_inst/tx_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.870    -0.803    i2s_inst/clk_audio
    SLICE_X0Y109         FDRE                                         r  i2s_inst/tx_shift_reg[21]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y109         FDRE (Hold_fdre_C_D)         0.092    -0.462    i2s_inst/tx_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 loop_l_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            i2s_inst/tx_shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.598    -0.566    ad_mclk_OBUF
    SLICE_X3Y106         FDRE                                         r  loop_l_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  loop_l_reg[18]/Q
                         net (fo=1, routed)           0.087    -0.338    i2s_inst/tx_shift_reg[23]_1[18]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045    -0.293 r  i2s_inst/tx_shift[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    i2s_inst/tx_shift[18]_i_1_n_0
    SLICE_X2Y106         FDRE                                         r  i2s_inst/tx_shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.871    -0.802    i2s_inst/clk_audio
    SLICE_X2Y106         FDRE                                         r  i2s_inst/tx_shift_reg[18]/C
                         clock pessimism              0.249    -0.553    
    SLICE_X2Y106         FDRE (Hold_fdre_C_D)         0.120    -0.433    i2s_inst/tx_shift_reg[18]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i2s_inst/r_data_rx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            loop_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.595    -0.569    i2s_inst/clk_audio
    SLICE_X7Y110         FDRE                                         r  i2s_inst/r_data_rx_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  i2s_inst/r_data_rx_reg[13]/Q
                         net (fo=1, routed)           0.110    -0.318    rx_r[13]
    SLICE_X7Y109         FDRE                                         r  loop_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.866    -0.806    ad_mclk_OBUF
    SLICE_X7Y109         FDRE                                         r  loop_r_reg[13]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.076    -0.476    loop_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i2s_inst/r_data_rx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            loop_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.595    -0.569    i2s_inst/clk_audio
    SLICE_X7Y110         FDRE                                         r  i2s_inst/r_data_rx_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  i2s_inst/r_data_rx_reg[10]/Q
                         net (fo=1, routed)           0.110    -0.318    rx_r[10]
    SLICE_X7Y109         FDRE                                         r  loop_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.866    -0.806    ad_mclk_OBUF
    SLICE_X7Y109         FDRE                                         r  loop_r_reg[10]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.075    -0.477    loop_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 i2s_inst/r_data_rx_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            loop_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.595    -0.569    i2s_inst/clk_audio
    SLICE_X5Y111         FDRE                                         r  i2s_inst/r_data_rx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  i2s_inst/r_data_rx_reg[11]/Q
                         net (fo=1, routed)           0.110    -0.318    rx_r[11]
    SLICE_X5Y110         FDRE                                         r  loop_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.866    -0.807    ad_mclk_OBUF
    SLICE_X5Y110         FDRE                                         r  loop_r_reg[11]/C
                         clock pessimism              0.254    -0.553    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.075    -0.478    loop_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 i2s_inst/r_data_rx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            loop_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.595    -0.569    i2s_inst/clk_audio
    SLICE_X7Y110         FDRE                                         r  i2s_inst/r_data_rx_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  i2s_inst/r_data_rx_reg[12]/Q
                         net (fo=1, routed)           0.110    -0.318    rx_r[12]
    SLICE_X7Y109         FDRE                                         r  loop_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.866    -0.806    ad_mclk_OBUF
    SLICE_X7Y109         FDRE                                         r  loop_r_reg[12]/C
                         clock pessimism              0.254    -0.552    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.071    -0.481    loop_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i2s_inst/r_data_rx_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            loop_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.596    -0.568    i2s_inst/clk_audio
    SLICE_X1Y110         FDRE                                         r  i2s_inst/r_data_rx_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  i2s_inst/r_data_rx_reg[17]/Q
                         net (fo=1, routed)           0.110    -0.317    rx_r[17]
    SLICE_X1Y111         FDRE                                         r  loop_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.869    -0.804    ad_mclk_OBUF
    SLICE_X1Y111         FDRE                                         r  loop_r_reg[17]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.070    -0.482    loop_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i2s_inst/r_data_rx_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Destination:            loop_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_audio_clk_wiz_0  {rise@0.000ns fall@22.144ns period=44.289ns})
  Path Group:             clk_audio_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_audio_clk_wiz_0 rise@0.000ns - clk_audio_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.596    -0.568    i2s_inst/clk_audio
    SLICE_X1Y110         FDRE                                         r  i2s_inst/r_data_rx_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  i2s_inst/r_data_rx_reg[19]/Q
                         net (fo=1, routed)           0.113    -0.314    rx_r[19]
    SLICE_X1Y109         FDRE                                         r  loop_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_audio_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_gen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_gen/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_gen/inst/clk_audio_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_gen/inst/clkout1_buf/O
                         net (fo=163, routed)         0.870    -0.803    ad_mclk_OBUF
    SLICE_X1Y109         FDRE                                         r  loop_r_reg[19]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y109         FDRE (Hold_fdre_C_D)         0.072    -0.479    loop_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_audio_clk_wiz_0
Waveform(ns):       { 0.000 22.144 }
Period(ns):         44.289
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.289      42.133     BUFGCTRL_X0Y16   clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.289      43.040     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X2Y107     i2s_inst/bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X2Y107     i2s_inst/bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X2Y107     i2s_inst/bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X2Y107     i2s_inst/bit_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X2Y107     i2s_inst/bit_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X2Y107     i2s_inst/bit_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X1Y107     i2s_inst/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.289      43.289     SLICE_X1Y107     i2s_inst/div_cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.289      169.071    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y107     i2s_inst/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y107     i2s_inst/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y107     i2s_inst/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y107     i2s_inst/bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y107     i2s_inst/bit_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y107     i2s_inst/bit_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X1Y107     i2s_inst/div_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X1Y107     i2s_inst/div_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X2Y109     i2s_inst/l_data_rx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X6Y110     i2s_inst/l_data_rx_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X7Y110     i2s_inst/r_data_rx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.144      21.644     SLICE_X5Y111     i2s_inst/r_data_rx_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       10.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 45.000 }
Period(ns):         90.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         90.000      87.845     BUFGCTRL_X0Y17   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         90.000      88.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       90.000      10.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       90.000      123.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



