<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Append_Buffer.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Control_Unit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Double_Clock.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Final_Processor.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Final_Processor.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Final_Processor_Final_Processor_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Final_Processor_Final_Processor_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Final_Processor_Final_Processor_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Final_Processor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="IO_Processor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IO_Processor.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="IO_Processor.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IO_Processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IO_Processor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IO_Processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="IO_Processor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IO_Processor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="IO_Processor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="IO_Processor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="IO_Processor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_Processor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="IO_Processor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IO_Processor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IO_Processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="IO_Processor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="IO_Processor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="IO_Processor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="IO_Processor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="IO_Processor.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="IO_Processor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IO_Processor.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_Processor_IO_Processor_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IO_Processor_IO_Processor_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="IO_Processor_IO_Processor_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_Processor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="IO_Processor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IO_Processor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IO_Processor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IO_Processor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="IO_Processor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Processor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Processor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="IO_Processor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="IO_Processor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Processor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IO_Processor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="IO_Processor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="IO_Processor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IO_Processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IOcounter4.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="IOcounter4.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="IOcounter4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="IOcounter4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_Decoder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LCD_Decoder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_Decoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LCD_Decoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_Decoder.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Processor_Integration_7_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Reg_File.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ResetControl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ResetControl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ResetControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ResetControl.xst"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RotaryInputControl.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RotaryInputControl.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="RotaryInputControl_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SignExtend_1Bit.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_LCD.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Test_LCD.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Test_LCD.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Test_LCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Test_LCD.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="check_noOp.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debounceRotary.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="debounceRotary.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="debouncer.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="debouncer.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="io_processor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="io_processor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="io_processor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rstcon_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="rstcon_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="rstcon_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="rstcon_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="shift4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="shift4.vf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="shift4_drc.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="test22.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="test22_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="testttt_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1510269809" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1510269809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510450255" xil_pn:in_ck="2661726340203376809" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1510450255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_16bit.v"/>
      <outfile xil_pn:name="ALU_16bit_test.v"/>
      <outfile xil_pn:name="Adder_16.v"/>
      <outfile xil_pn:name="Adder_16_test.v"/>
      <outfile xil_pn:name="Append_Buffer_test.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Control_Unit_Test.v"/>
      <outfile xil_pn:name="Final_Test.v"/>
      <outfile xil_pn:name="LCD_Decoder.v"/>
      <outfile xil_pn:name="LeftShift_4.v"/>
      <outfile xil_pn:name="LeftShift_4_test.v"/>
      <outfile xil_pn:name="Mux_16bit_2i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_2i_1o_test.v"/>
      <outfile xil_pn:name="Mux_16bit_3i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_4i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_4i_1o_test.v"/>
      <outfile xil_pn:name="Mux_16bit_6i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_6i_1o_test.v"/>
      <outfile xil_pn:name="Mux_4bit_2i_1o.v"/>
      <outfile xil_pn:name="Mux_4bit_2i_1o_test.v"/>
      <outfile xil_pn:name="Mux_4bit_3i_1o.v"/>
      <outfile xil_pn:name="Mux_4bit_3i_1o_test.v"/>
      <outfile xil_pn:name="Processor_test_integration_2.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Reg_File_test_0.v"/>
      <outfile xil_pn:name="SignExtend_12bit.v"/>
      <outfile xil_pn:name="SignExtend_12bit_test.v"/>
      <outfile xil_pn:name="SignExtend_1bit.v"/>
      <outfile xil_pn:name="SignExtend_1bit_test.v"/>
      <outfile xil_pn:name="SignExtend_8bit.v"/>
      <outfile xil_pn:name="SignExtend_8bit_test.v"/>
      <outfile xil_pn:name="ZeroExtend_12bit.v"/>
      <outfile xil_pn:name="ZeroExtend_12bit_test.v"/>
      <outfile xil_pn:name="ZeroExtend_4bit.v"/>
      <outfile xil_pn:name="ZeroExtend_4bit_test.v"/>
      <outfile xil_pn:name="blockmem_tb.v"/>
      <outfile xil_pn:name="check_noOp.v"/>
      <outfile xil_pn:name="processor_test_integration_3.v"/>
      <outfile xil_pn:name="processor_test_integration_4.v"/>
      <outfile xil_pn:name="processor_test_integration_5.v"/>
      <outfile xil_pn:name="processor_test_integration_6.v"/>
      <outfile xil_pn:name="processor_test_integration_7.v"/>
      <outfile xil_pn:name="test_integration_1.v"/>
      <outfile xil_pn:name="test_io.v"/>
      <outfile xil_pn:name="test_lcd.v"/>
    </transform>
    <transform xil_pn:end_ts="1510450199" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6130345687233909203" xil_pn:start_ts="1510450199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510450201" xil_pn:in_ck="-6159835599538180653" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7007171797030339051" xil_pn:start_ts="1510450199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Append_Buffer.vf"/>
      <outfile xil_pn:name="Final_Processor.vf"/>
    </transform>
    <transform xil_pn:end_ts="1510436571" xil_pn:in_ck="7993905080822650107" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6909131238977926698" xil_pn:start_ts="1510436571">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IOcounter4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IOcounter4.v"/>
      <outfile xil_pn:name="ipcore_dir/debounce_counter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/debounce_counter.v"/>
      <outfile xil_pn:name="ipcore_dir/dualportMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dualportMem.v"/>
    </transform>
    <transform xil_pn:end_ts="1510450255" xil_pn:in_ck="-703400926613215655" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1510450255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_16bit.v"/>
      <outfile xil_pn:name="ALU_16bit_test.v"/>
      <outfile xil_pn:name="Adder_16.v"/>
      <outfile xil_pn:name="Adder_16_test.v"/>
      <outfile xil_pn:name="Append_Buffer.vf"/>
      <outfile xil_pn:name="Append_Buffer_test.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Control_Unit_Test.v"/>
      <outfile xil_pn:name="Final_Processor.vf"/>
      <outfile xil_pn:name="Final_Test.v"/>
      <outfile xil_pn:name="IO_Processor.vf"/>
      <outfile xil_pn:name="LCD_Decoder.v"/>
      <outfile xil_pn:name="LeftShift_4.v"/>
      <outfile xil_pn:name="LeftShift_4_test.v"/>
      <outfile xil_pn:name="Mux_16bit_2i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_2i_1o_test.v"/>
      <outfile xil_pn:name="Mux_16bit_3i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_4i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_4i_1o_test.v"/>
      <outfile xil_pn:name="Mux_16bit_6i_1o.v"/>
      <outfile xil_pn:name="Mux_16bit_6i_1o_test.v"/>
      <outfile xil_pn:name="Mux_4bit_2i_1o.v"/>
      <outfile xil_pn:name="Mux_4bit_2i_1o_test.v"/>
      <outfile xil_pn:name="Mux_4bit_3i_1o.v"/>
      <outfile xil_pn:name="Mux_4bit_3i_1o_test.v"/>
      <outfile xil_pn:name="Processor_test_integration_2.v"/>
      <outfile xil_pn:name="Reg_File.v"/>
      <outfile xil_pn:name="Reg_File_test_0.v"/>
      <outfile xil_pn:name="SignExtend_12bit.v"/>
      <outfile xil_pn:name="SignExtend_12bit_test.v"/>
      <outfile xil_pn:name="SignExtend_1bit.v"/>
      <outfile xil_pn:name="SignExtend_1bit_test.v"/>
      <outfile xil_pn:name="SignExtend_8bit.v"/>
      <outfile xil_pn:name="SignExtend_8bit_test.v"/>
      <outfile xil_pn:name="ZeroExtend_12bit.v"/>
      <outfile xil_pn:name="ZeroExtend_12bit_test.v"/>
      <outfile xil_pn:name="ZeroExtend_4bit.v"/>
      <outfile xil_pn:name="ZeroExtend_4bit_test.v"/>
      <outfile xil_pn:name="blockmem_tb.v"/>
      <outfile xil_pn:name="check_noOp.v"/>
      <outfile xil_pn:name="debouncer.vf"/>
      <outfile xil_pn:name="processor_test_integration_3.v"/>
      <outfile xil_pn:name="processor_test_integration_4.v"/>
      <outfile xil_pn:name="processor_test_integration_5.v"/>
      <outfile xil_pn:name="processor_test_integration_6.v"/>
      <outfile xil_pn:name="processor_test_integration_7.v"/>
      <outfile xil_pn:name="test_integration_1.v"/>
      <outfile xil_pn:name="test_io.v"/>
      <outfile xil_pn:name="test_lcd.v"/>
    </transform>
    <transform xil_pn:end_ts="1510450259" xil_pn:in_ck="-2522300841557394460" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9078617736926457234" xil_pn:start_ts="1510450255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Final_Processor_Final_Processor_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Final_Processor_Final_Processor_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1510450259" xil_pn:in_ck="-6620677133035632931" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3622120500703158611" xil_pn:start_ts="1510450259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Final_Processor_Final_Processor_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1510241284" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510241284">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510450138" xil_pn:in_ck="-6159835599538180653" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3873239591050595529" xil_pn:start_ts="1510450132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Append_Buffer.vf"/>
      <outfile xil_pn:name="Final_Processor.vf"/>
      <outfile xil_pn:name="IO_Processor.vf"/>
      <outfile xil_pn:name="RotaryInputControl.vf"/>
      <outfile xil_pn:name="debounceRotary.vf"/>
      <outfile xil_pn:name="debouncer.vf"/>
      <outfile xil_pn:name="shift4.vf"/>
    </transform>
    <transform xil_pn:end_ts="1510431135" xil_pn:in_ck="7993905080822650107" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6909131238977926698" xil_pn:start_ts="1510431135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/IOcounter4.ngc"/>
      <outfile xil_pn:name="ipcore_dir/IOcounter4.v"/>
      <outfile xil_pn:name="ipcore_dir/debounce_counter.ngc"/>
      <outfile xil_pn:name="ipcore_dir/debounce_counter.v"/>
      <outfile xil_pn:name="ipcore_dir/dualportMem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/dualportMem.v"/>
    </transform>
    <transform xil_pn:end_ts="1510241286" xil_pn:in_ck="-4953726389306269195" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510241286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510241286" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-463502179381773561" xil_pn:start_ts="1510241286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510241286" xil_pn:in_ck="-4953726389306269195" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1510241286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510241286" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-135777529546400800" xil_pn:start_ts="1510241286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510450521" xil_pn:in_ck="8220274381876212142" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6419249013721639827" xil_pn:start_ts="1510450506">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="IO_Processor.jhd"/>
      <outfile xil_pn:name="IO_Processor.lso"/>
      <outfile xil_pn:name="IO_Processor.ngc"/>
      <outfile xil_pn:name="IO_Processor.ngr"/>
      <outfile xil_pn:name="IO_Processor.prj"/>
      <outfile xil_pn:name="IO_Processor.stx"/>
      <outfile xil_pn:name="IO_Processor.syr"/>
      <outfile xil_pn:name="IO_Processor.xst"/>
      <outfile xil_pn:name="IO_Processor_IO_Processor_sch_tb_beh.prj"/>
      <outfile xil_pn:name="IO_Processor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1510431560" xil_pn:in_ck="1922656344143052381" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="9151572414040576601" xil_pn:start_ts="1510431560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510450526" xil_pn:in_ck="-5289163762672142643" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-1598059059105059943" xil_pn:start_ts="1510450521">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Processor.bld"/>
      <outfile xil_pn:name="IO_Processor.ngd"/>
      <outfile xil_pn:name="IO_Processor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1510450533" xil_pn:in_ck="9183184248489639931" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1510450526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_Processor.pcf"/>
      <outfile xil_pn:name="IO_Processor_map.map"/>
      <outfile xil_pn:name="IO_Processor_map.mrp"/>
      <outfile xil_pn:name="IO_Processor_map.ncd"/>
      <outfile xil_pn:name="IO_Processor_map.ngm"/>
      <outfile xil_pn:name="IO_Processor_map.xrpt"/>
      <outfile xil_pn:name="IO_Processor_summary.xml"/>
      <outfile xil_pn:name="IO_Processor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1510450577" xil_pn:in_ck="7742480925246284916" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-3872219738485705569" xil_pn:start_ts="1510450533">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Processor.ncd"/>
      <outfile xil_pn:name="IO_Processor.pad"/>
      <outfile xil_pn:name="IO_Processor.par"/>
      <outfile xil_pn:name="IO_Processor.ptwx"/>
      <outfile xil_pn:name="IO_Processor.unroutes"/>
      <outfile xil_pn:name="IO_Processor.xpi"/>
      <outfile xil_pn:name="IO_Processor_pad.csv"/>
      <outfile xil_pn:name="IO_Processor_pad.txt"/>
      <outfile xil_pn:name="IO_Processor_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1510450592" xil_pn:in_ck="5400145323765954010" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1510450577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Processor.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="io_processor.bgn"/>
      <outfile xil_pn:name="io_processor.bit"/>
      <outfile xil_pn:name="io_processor.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1510450595" xil_pn:in_ck="-8943714074344953852" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="2182533642587968765" xil_pn:start_ts="1510450592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510450577" xil_pn:in_ck="8213434222543423991" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1510450574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IO_Processor.twr"/>
      <outfile xil_pn:name="IO_Processor.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
