arch = "AArch64"
name = "3.LB+dmb.st+ctrlisb+data"
hash = "2cb894de9ba5c5315778900cd557352c"
cycle = "Rfe DMB.STdRW Rfe DpCtrlIsbdW Rfe DpDatadW"
relax = ""
safe = "Rfe DMB.STdRW DpDatadW DpCtrlIsbdW"
prefetch = "0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=W"
com = "Rf Rf Rf"
orig = "DMB.STdRW Rfe DpCtrlIsbdW Rfe DpDatadW Rfe"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	DMB ST
	MOV W2,#1
	STR W2,[X3]
"""

[thread.1]
init = { X3 = "z", X1 = "y" }
code = """
	LDR W0,[X1]
	CBNZ W0,LC00
LC00:
	ISB
	MOV W2,#1
	STR W2,[X3]
"""

[thread.2]
init = { X3 = "x", X1 = "z" }
code = """
	LDR W0,[X1]
	EOR W2,W0,W0
	ADD W2,W2,#1
	STR W2,[X3]
"""

[final]
expect = "sat"
assertion = "0:X0 = 1 & 1:X0 = 1 & 2:X0 = 1"
