Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  1 19:18:23 2023
| Host         : DESKTOP-3C96RHH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nexys4_timing_summary_routed.rpt -pb Nexys4_timing_summary_routed.pb -rpx Nexys4_timing_summary_routed.rpx -warn_on_violation
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 80 register/latch pins with no clock driven by root clock pin: display/clock_nou_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 177 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.689        0.000                      0                  452        0.257        0.000                      0                  452        4.500        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.689        0.000                      0                  452        0.257        0.000                      0                  452        4.500        0.000                       0                   179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 display/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/R_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.680ns (23.996%)  route 5.321ns (76.004%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.631     5.234    display/clk
    SLICE_X35Y82         FDRE                                         r  display/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  display/x_reg[1]/Q
                         net (fo=77, routed)          1.211     6.901    display/x_reg[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  display/R[0]_i_104/O
                         net (fo=2, routed)           0.820     7.845    display/R[0]_i_104_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  display/R[0]_i_66/O
                         net (fo=1, routed)           0.451     8.420    display/R[0]_i_66_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display/R[0]_i_38/O
                         net (fo=1, routed)           0.000     8.544    display/R[0]_i_38_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.761 r  display/R_reg[0]_i_17/O
                         net (fo=1, routed)           0.661     9.423    display/R_reg[0]_i_17_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     9.722 r  display/R[0]_i_6/O
                         net (fo=1, routed)           0.620    10.342    display/R[0]_i_6_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.466 r  display/R[0]_i_3/O
                         net (fo=1, routed)           0.000    10.466    display/R[0]_i_3_n_0
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.678 r  display/R_reg[0]_i_2/O
                         net (fo=12, routed)          1.557    12.235    display/R_reg[0]_i_2_n_0
    SLICE_X42Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.939    display/clk
    SLICE_X42Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_4/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)       -0.239    14.923    display/R_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.923    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 display/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/R_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.680ns (24.479%)  route 5.183ns (75.521%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.631     5.234    display/clk
    SLICE_X35Y82         FDRE                                         r  display/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  display/x_reg[1]/Q
                         net (fo=77, routed)          1.211     6.901    display/x_reg[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  display/R[0]_i_104/O
                         net (fo=2, routed)           0.820     7.845    display/R[0]_i_104_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  display/R[0]_i_66/O
                         net (fo=1, routed)           0.451     8.420    display/R[0]_i_66_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display/R[0]_i_38/O
                         net (fo=1, routed)           0.000     8.544    display/R[0]_i_38_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.761 r  display/R_reg[0]_i_17/O
                         net (fo=1, routed)           0.661     9.423    display/R_reg[0]_i_17_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     9.722 r  display/R[0]_i_6/O
                         net (fo=1, routed)           0.620    10.342    display/R[0]_i_6_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.466 r  display/R[0]_i_3/O
                         net (fo=1, routed)           0.000    10.466    display/R[0]_i_3_n_0
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.678 r  display/R_reg[0]_i_2/O
                         net (fo=12, routed)          1.419    12.097    display/R_reg[0]_i_2_n_0
    SLICE_X42Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.939    display/clk
    SLICE_X42Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_2/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)       -0.201    14.961    display/R_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.097    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 display/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/R_reg[0]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.680ns (24.603%)  route 5.148ns (75.397%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.631     5.234    display/clk
    SLICE_X35Y82         FDRE                                         r  display/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  display/x_reg[1]/Q
                         net (fo=77, routed)          1.211     6.901    display/x_reg[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  display/R[0]_i_104/O
                         net (fo=2, routed)           0.820     7.845    display/R[0]_i_104_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  display/R[0]_i_66/O
                         net (fo=1, routed)           0.451     8.420    display/R[0]_i_66_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display/R[0]_i_38/O
                         net (fo=1, routed)           0.000     8.544    display/R[0]_i_38_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.761 r  display/R_reg[0]_i_17/O
                         net (fo=1, routed)           0.661     9.423    display/R_reg[0]_i_17_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     9.722 r  display/R[0]_i_6/O
                         net (fo=1, routed)           0.620    10.342    display/R[0]_i_6_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.466 r  display/R[0]_i_3/O
                         net (fo=1, routed)           0.000    10.466    display/R[0]_i_3_n_0
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.678 r  display/R_reg[0]_i_2/O
                         net (fo=12, routed)          1.384    12.062    display/R_reg[0]_i_2_n_0
    SLICE_X42Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.939    display/clk
    SLICE_X42Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_11/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)       -0.233    14.929    display/R_reg[0]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -12.062    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 display/HPOS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VPOS_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.749ns (26.937%)  route 4.744ns (73.063%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.640     5.243    display/clk
    SLICE_X36Y95         FDRE                                         r  display/HPOS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  display/HPOS_reg[20]/Q
                         net (fo=8, routed)           1.241     6.939    display/HPOS_reg[20]
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.063 r  display/HPOS[0]_i_11/O
                         net (fo=1, routed)           0.000     7.063    display/HPOS[0]_i_11_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.613 r  display/HPOS_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.613    display/HPOS_reg[0]_i_3_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 r  display/HPOS_reg[0]_i_1/O[3]
                         net (fo=65, routed)          1.948     9.874    display/HPOS_reg[0]_i_1_n_4
    SLICE_X39Y97         LUT2 (Prop_lut2_I0_O)        0.306    10.180 r  display/VPOS[0]_i_1/O
                         net (fo=32, routed)          1.555    11.736    display/VPOS
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.517    14.940    display/clk
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[0]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y91         FDRE (Setup_fdre_C_R)       -0.524    14.639    display/VPOS_reg[0]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 display/HPOS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VPOS_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.749ns (26.937%)  route 4.744ns (73.063%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.640     5.243    display/clk
    SLICE_X36Y95         FDRE                                         r  display/HPOS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  display/HPOS_reg[20]/Q
                         net (fo=8, routed)           1.241     6.939    display/HPOS_reg[20]
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.063 r  display/HPOS[0]_i_11/O
                         net (fo=1, routed)           0.000     7.063    display/HPOS[0]_i_11_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.613 r  display/HPOS_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.613    display/HPOS_reg[0]_i_3_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 r  display/HPOS_reg[0]_i_1/O[3]
                         net (fo=65, routed)          1.948     9.874    display/HPOS_reg[0]_i_1_n_4
    SLICE_X39Y97         LUT2 (Prop_lut2_I0_O)        0.306    10.180 r  display/VPOS[0]_i_1/O
                         net (fo=32, routed)          1.555    11.736    display/VPOS
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.517    14.940    display/clk
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[1]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y91         FDRE (Setup_fdre_C_R)       -0.524    14.639    display/VPOS_reg[1]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 display/HPOS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VPOS_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.749ns (26.937%)  route 4.744ns (73.063%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.640     5.243    display/clk
    SLICE_X36Y95         FDRE                                         r  display/HPOS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  display/HPOS_reg[20]/Q
                         net (fo=8, routed)           1.241     6.939    display/HPOS_reg[20]
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.063 r  display/HPOS[0]_i_11/O
                         net (fo=1, routed)           0.000     7.063    display/HPOS[0]_i_11_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.613 r  display/HPOS_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.613    display/HPOS_reg[0]_i_3_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 r  display/HPOS_reg[0]_i_1/O[3]
                         net (fo=65, routed)          1.948     9.874    display/HPOS_reg[0]_i_1_n_4
    SLICE_X39Y97         LUT2 (Prop_lut2_I0_O)        0.306    10.180 r  display/VPOS[0]_i_1/O
                         net (fo=32, routed)          1.555    11.736    display/VPOS
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.517    14.940    display/clk
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[2]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y91         FDRE (Setup_fdre_C_R)       -0.524    14.639    display/VPOS_reg[2]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 display/HPOS_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VPOS_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.749ns (26.937%)  route 4.744ns (73.063%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.243ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.640     5.243    display/clk
    SLICE_X36Y95         FDRE                                         r  display/HPOS_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDRE (Prop_fdre_C_Q)         0.456     5.699 f  display/HPOS_reg[20]/Q
                         net (fo=8, routed)           1.241     6.939    display/HPOS_reg[20]
    SLICE_X37Y92         LUT2 (Prop_lut2_I0_O)        0.124     7.063 r  display/HPOS[0]_i_11/O
                         net (fo=1, routed)           0.000     7.063    display/HPOS[0]_i_11_n_0
    SLICE_X37Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.613 r  display/HPOS_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.613    display/HPOS_reg[0]_i_3_n_0
    SLICE_X37Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.926 r  display/HPOS_reg[0]_i_1/O[3]
                         net (fo=65, routed)          1.948     9.874    display/HPOS_reg[0]_i_1_n_4
    SLICE_X39Y97         LUT2 (Prop_lut2_I0_O)        0.306    10.180 r  display/VPOS[0]_i_1/O
                         net (fo=32, routed)          1.555    11.736    display/VPOS
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.517    14.940    display/clk
    SLICE_X38Y91         FDRE                                         r  display/VPOS_reg[3]/C
                         clock pessimism              0.259    15.199    
                         clock uncertainty           -0.035    15.163    
    SLICE_X38Y91         FDRE (Setup_fdre_C_R)       -0.524    14.639    display/VPOS_reg[3]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 display/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.680ns (24.826%)  route 5.087ns (75.174%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.631     5.234    display/clk
    SLICE_X35Y82         FDRE                                         r  display/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  display/x_reg[1]/Q
                         net (fo=77, routed)          1.211     6.901    display/x_reg[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  display/R[0]_i_104/O
                         net (fo=2, routed)           0.820     7.845    display/R[0]_i_104_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  display/R[0]_i_66/O
                         net (fo=1, routed)           0.451     8.420    display/R[0]_i_66_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display/R[0]_i_38/O
                         net (fo=1, routed)           0.000     8.544    display/R[0]_i_38_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.761 r  display/R_reg[0]_i_17/O
                         net (fo=1, routed)           0.661     9.423    display/R_reg[0]_i_17_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     9.722 r  display/R[0]_i_6/O
                         net (fo=1, routed)           0.620    10.342    display/R[0]_i_6_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.466 r  display/R[0]_i_3/O
                         net (fo=1, routed)           0.000    10.466    display/R[0]_i_3_n_0
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.678 r  display/R_reg[0]_i_2/O
                         net (fo=12, routed)          1.323    12.001    display/R_reg[0]_i_2_n_0
    SLICE_X43Y97         FDRE                                         r  display/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.939    display/clk
    SLICE_X43Y97         FDRE                                         r  display/R_reg[0]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.250    14.912    display/R_reg[0]
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 display/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/R_reg[0]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.680ns (24.826%)  route 5.087ns (75.174%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.631     5.234    display/clk
    SLICE_X35Y82         FDRE                                         r  display/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  display/x_reg[1]/Q
                         net (fo=77, routed)          1.211     6.901    display/x_reg[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  display/R[0]_i_104/O
                         net (fo=2, routed)           0.820     7.845    display/R[0]_i_104_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  display/R[0]_i_66/O
                         net (fo=1, routed)           0.451     8.420    display/R[0]_i_66_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display/R[0]_i_38/O
                         net (fo=1, routed)           0.000     8.544    display/R[0]_i_38_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.761 r  display/R_reg[0]_i_17/O
                         net (fo=1, routed)           0.661     9.423    display/R_reg[0]_i_17_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     9.722 r  display/R[0]_i_6/O
                         net (fo=1, routed)           0.620    10.342    display/R[0]_i_6_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.466 r  display/R[0]_i_3/O
                         net (fo=1, routed)           0.000    10.466    display/R[0]_i_3_n_0
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.678 r  display/R_reg[0]_i_2/O
                         net (fo=12, routed)          1.323    12.001    display/R_reg[0]_i_2_n_0
    SLICE_X43Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.939    display/clk
    SLICE_X43Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_6/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.238    14.924    display/R_reg[0]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 display/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/R_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 1.680ns (24.981%)  route 5.045ns (75.019%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.631     5.234    display/clk
    SLICE_X35Y82         FDRE                                         r  display/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDRE (Prop_fdre_C_Q)         0.456     5.690 r  display/x_reg[1]/Q
                         net (fo=77, routed)          1.211     6.901    display/x_reg[1]
    SLICE_X31Y78         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  display/R[0]_i_104/O
                         net (fo=2, routed)           0.820     7.845    display/R[0]_i_104_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I1_O)        0.124     7.969 r  display/R[0]_i_66/O
                         net (fo=1, routed)           0.451     8.420    display/R[0]_i_66_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I1_O)        0.124     8.544 r  display/R[0]_i_38/O
                         net (fo=1, routed)           0.000     8.544    display/R[0]_i_38_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I1_O)      0.217     8.761 r  display/R_reg[0]_i_17/O
                         net (fo=1, routed)           0.661     9.423    display/R_reg[0]_i_17_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I1_O)        0.299     9.722 r  display/R[0]_i_6/O
                         net (fo=1, routed)           0.620    10.342    display/R[0]_i_6_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I1_O)        0.124    10.466 r  display/R[0]_i_3/O
                         net (fo=1, routed)           0.000    10.466    display/R[0]_i_3_n_0
    SLICE_X33Y81         MUXF7 (Prop_muxf7_I0_O)      0.212    10.678 r  display/R_reg[0]_i_2/O
                         net (fo=12, routed)          1.281    11.959    display/R_reg[0]_i_2_n_0
    SLICE_X43Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         1.516    14.939    display/clk
    SLICE_X43Y97         FDRE                                         r  display/R_reg[0]_lopt_replica_10/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X43Y97         FDRE (Setup_fdre_C_D)       -0.244    14.918    display/R_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -11.959    
  -------------------------------------------------------------------
                         slack                                  2.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 display/stare_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/stare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.232ns (63.764%)  route 0.132ns (36.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.561     1.480    display/clk
    SLICE_X37Y79         FDRE                                         r  display/stare_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  display/stare_reg[2]/Q
                         net (fo=83, routed)          0.132     1.740    display/stare_reg__0[2]
    SLICE_X37Y79         LUT5 (Prop_lut5_I2_O)        0.104     1.844 r  display/stare[4]_i_1/O
                         net (fo=1, routed)           0.000     1.844    display/plusOp[4]
    SLICE_X37Y79         FDRE                                         r  display/stare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.830     1.995    display/clk
    SLICE_X37Y79         FDRE                                         r  display/stare_reg[4]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.107     1.587    display/stare_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.485    display/clk
    SLICE_X35Y85         FDRE                                         r  display/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y85         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  display/x_reg[15]/Q
                         net (fo=2, routed)           0.119     1.746    display/x_reg[15]
    SLICE_X35Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  display/x_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    display/x_reg[12]_i_1_n_4
    SLICE_X35Y85         FDRE                                         r  display/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.836     2.001    display/clk
    SLICE_X35Y85         FDRE                                         r  display/x_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X35Y85         FDRE (Hold_fdre_C_D)         0.105     1.590    display/x_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display/x_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/x_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.485    display/clk
    SLICE_X35Y86         FDRE                                         r  display/x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  display/x_reg[19]/Q
                         net (fo=2, routed)           0.119     1.746    display/x_reg[19]
    SLICE_X35Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  display/x_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    display/x_reg[16]_i_1_n_4
    SLICE_X35Y86         FDRE                                         r  display/x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.836     2.001    display/clk
    SLICE_X35Y86         FDRE                                         r  display/x_reg[19]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X35Y86         FDRE (Hold_fdre_C_D)         0.105     1.590    display/x_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/x_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.566     1.485    display/clk
    SLICE_X35Y84         FDRE                                         r  display/x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  display/x_reg[11]/Q
                         net (fo=2, routed)           0.120     1.747    display/x_reg[11]
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  display/x_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    display/x_reg[8]_i_1_n_4
    SLICE_X35Y84         FDRE                                         r  display/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.835     2.000    display/clk
    SLICE_X35Y84         FDRE                                         r  display/x_reg[11]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X35Y84         FDRE (Hold_fdre_C_D)         0.105     1.590    display/x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/x_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/x_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.568     1.487    display/clk
    SLICE_X35Y88         FDRE                                         r  display/x_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  display/x_reg[27]/Q
                         net (fo=2, routed)           0.120     1.749    display/x_reg[27]
    SLICE_X35Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.857 r  display/x_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.857    display/x_reg[24]_i_1_n_4
    SLICE_X35Y88         FDRE                                         r  display/x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.839     2.004    display/clk
    SLICE_X35Y88         FDRE                                         r  display/x_reg[27]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X35Y88         FDRE (Hold_fdre_C_D)         0.105     1.592    display/x_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/x_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/x_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.567     1.486    display/clk
    SLICE_X35Y87         FDRE                                         r  display/x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  display/x_reg[23]/Q
                         net (fo=2, routed)           0.120     1.748    display/x_reg[23]
    SLICE_X35Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  display/x_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    display/x_reg[20]_i_1_n_4
    SLICE_X35Y87         FDRE                                         r  display/x_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.837     2.002    display/clk
    SLICE_X35Y87         FDRE                                         r  display/x_reg[23]/C
                         clock pessimism             -0.515     1.486    
    SLICE_X35Y87         FDRE (Hold_fdre_C_D)         0.105     1.591    display/x_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.565     1.484    display/clk
    SLICE_X35Y83         FDRE                                         r  display/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y83         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  display/x_reg[7]/Q
                         net (fo=2, routed)           0.120     1.746    display/x_reg[7]
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  display/x_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    display/x_reg[4]_i_1_n_4
    SLICE_X35Y83         FDRE                                         r  display/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.834     1.999    display/clk
    SLICE_X35Y83         FDRE                                         r  display/x_reg[7]/C
                         clock pessimism             -0.514     1.484    
    SLICE_X35Y83         FDRE (Hold_fdre_C_D)         0.105     1.589    display/x_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 display/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.565     1.484    display/clk
    SLICE_X46Y90         FDRE                                         r  display/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y90         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  display/counter_reg[14]/Q
                         net (fo=3, routed)           0.125     1.774    display/counter_reg[14]
    SLICE_X46Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  display/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    display/counter_reg[12]_i_1_n_5
    SLICE_X46Y90         FDRE                                         r  display/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.836     2.001    display/clk
    SLICE_X46Y90         FDRE                                         r  display/counter_reg[14]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X46Y90         FDRE (Hold_fdre_C_D)         0.134     1.618    display/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 display/stare_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/stare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.561     1.480    display/clk
    SLICE_X37Y79         FDRE                                         r  display/stare_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  display/stare_reg[2]/Q
                         net (fo=83, routed)          0.132     1.740    display/stare_reg__0[2]
    SLICE_X37Y79         LUT4 (Prop_lut4_I2_O)        0.098     1.838 r  display/stare[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    display/plusOp[3]
    SLICE_X37Y79         FDRE                                         r  display/stare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.830     1.995    display/clk
    SLICE_X37Y79         FDRE                                         r  display/stare_reg[3]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X37Y79         FDRE (Hold_fdre_C_D)         0.092     1.572    display/stare_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.564     1.483    display/clk
    SLICE_X46Y89         FDRE                                         r  display/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  display/counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.774    display/counter_reg[10]
    SLICE_X46Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  display/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    display/counter_reg[8]_i_1_n_5
    SLICE_X46Y89         FDRE                                         r  display/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=178, routed)         0.835     2.000    display/clk
    SLICE_X46Y89         FDRE                                         r  display/counter_reg[10]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X46Y89         FDRE (Hold_fdre_C_D)         0.134     1.617    display/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y95    display/HPOS_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y95    display/HPOS_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y95    display/HPOS_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96    display/HPOS_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96    display/HPOS_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96    display/HPOS_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y96    display/HPOS_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y97    display/HPOS_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y97    display/HPOS_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    display/stare_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    display/stare_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    display/stare_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    display/stare_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y79    display/stare_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88    display/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88    display/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88    display/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y88    display/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y95    display/HPOS_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    display/HPOS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y91    display/VPOS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    display/x_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    display/x_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    display/x_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y88    display/x_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    display/x_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    display/x_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y89    display/x_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y90    display/HPOS_reg[0]/C



