vlib work
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncflop.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/syncreg.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello -sv +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/misc/sv_file.sv
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/misc/vlog_file.v
vcom -quiet -work work ../../../cores/misc/vhdl_file.vhd
vlib libx
vcom -quiet -work libx ../../../cores/misc/vhdl_lib_file.vhd
vcom -2008 -quiet -work work ../../../cores/misc/vhdl2008_file.vhd
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/jtag_tap_1.13/tap/rtl/verilog/tap_top.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_branch_prediction.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_bus_if_avalon.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_bus_if_wb32.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_cache_lru.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_cfgrs.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_cpu_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_cpu_espresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_cpu_prontoespresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_cpu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_ctrl_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_ctrl_espresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_ctrl_prontoespresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_dcache.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_decode_execute_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_decode.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_dmmu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_execute_alu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_fetch_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_fetch_espresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_fetch_prontoespresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_icache.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_immu.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_lsu_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_lsu_espresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_pic.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_rf_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_rf_espresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_simple_dpram_sclk.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_store_buffer.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_ticktimer.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_true_dpram_sclk.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_wb_mux_cappuccino.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/rtl/verilog/mor1kx_wb_mux_espresso.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/mor1kx_3.1/bench/verilog/mor1kx_monitor.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/verilog-arbiter_0-r1/src/arbiter.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/vlog_tb_utils_1.1/vlog_functions.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/vlog_tb_utils_1.1/vlog_tap_generator.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/vlog_tb_utils_1.1/vlog_tb_utils.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/wb_intercon_1.0/rtl/verilog/wb_arbiter.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/wb_intercon_1.0/rtl/verilog/wb_data_resize.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/wb_intercon_1.0/rtl/verilog/wb_upsizer.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cache/wb_intercon_1.0/rtl/verilog/wb_mux.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/mor1kx-generic/rtl/verilog/orpsoc_top.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/mor1kx-generic/rtl/verilog/wb_intercon.v
vlog +define+vlogdefine_bool=1 +define+vlogdefine_int=42 +define+vlogdefine_str=hello +incdir+../../../cores/adv_debug_sys/Hardware/adv_dbg_if/rtl/verilog +incdir+../../../cache/mor1kx_3.1/rtl/verilog +incdir+../../../cores/verilog_utils/ +incdir+../../../cores/wb_common/ +incdir+../../../cores/mor1kx-generic/rtl/verilog +incdir+../../../cores/mor1kx-generic/bench/verilog/include -quiet -work work ../../../cores/mor1kx-generic/bench/verilog/orpsoc_tb.v
