============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 11 2025  02:25:24 pm
  Module:                 cla_16bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-67 ps) Path Delay Check
     Startpoint: (F) B[3]
       Endpoint: (R) S[15]

                   Capture    Launch  
      Path Delay:+    1430         -  
      Drv Adjust:+       0         0  
         Arrival:=    1430            
                                      
   Required Time:=    1430            
       Data Path:-    1497            
           Slack:=     -67            

Exceptions/Constraints:
  max_delay             1430            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------
  B[3]                                  -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g58/X                                 -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  7.0    68   334     334    (-,-) 
  GENERATE_PROPAGATE[3].PROPAGATE/g23/Y -       A->Y  R     sky130_fd_sc_hd__clkinv_1      1  3.7    34    55     388    (-,-) 
  GENERATE_PROPAGATE[3].PROPAGATE/g21/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.5    53    55     443    (-,-) 
  GENERATE_PROPAGATE[3].PROPAGATE/g20/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       4 16.5   103   108     551    (-,-) 
  CLA1/g525__6783/Y                     -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  6.1    46    62     613    (-,-) 
  CLA1/g524/Y                           -       A->Y  R     sky130_fd_sc_hd__clkinv_2      1 10.6    45    58     671    (-,-) 
  CLA1/g520__6260/Y                     -       B->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    35    50     721    (-,-) 
  CLA1/g516__5477/Y                     -       A->Y  R     sky130_fd_sc_hd__nand2_4       4 14.9    65    65     786    (-,-) 
  CLA5/g283__290/Y                      -       A->Y  F     sky130_fd_sc_hd__nand3_2       1  9.8    79    83     869    (-,-) 
  CLA5/g279__289/Y                      -       A->Y  R     sky130_fd_sc_hd__nand3_4       4 17.6    92    92     961    (-,-) 
  CLA6/g9/Y                             -       A->Y  F     sky130_fd_sc_hd__nand2_4       1  9.6    42    56    1016    (-,-) 
  CLA6/g352__7482/Y                     -       A->Y  R     sky130_fd_sc_hd__nand2_4       2  8.7    48    55    1071    (-,-) 
  CLA6/g349__1881/Y                     -       A->Y  F     sky130_fd_sc_hd__nand2_2       1  5.6    34    47    1118    (-,-) 
  CLA6/g348__6131/Y                     -       A->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    54    1172    (-,-) 
  C14/g22/Y                             -       A->Y  F     sky130_fd_sc_hd__inv_2         1  9.6    28    42    1214    (-,-) 
  C14/g19__1666/Y                       -       A->Y  R     sky130_fd_sc_hd__nand2_4       2 17.4    72    67    1281    (-,-) 
  S15/g22/Y                             -       A->Y  F     sky130_fd_sc_hd__nand2_2       1 17.6    80    88    1369    (-,-) 
  S15/g20/Y                             -       B->Y  R     sky130_fd_sc_hd__nand2_8       1 51.3   109   128    1497    (-,-) 
  S[15]                                 <<<     -     R     (port)                         -    -     -     0    1497    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------

