{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588265365627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588265365633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 10:49:25 2020 " "Processing started: Thu Apr 30 10:49:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588265365633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265365633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265365633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588265366006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588265366006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_and " "Found entity 1: compuerta_and" {  } { { "OperacionesLogicas/compuerta_and.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_and.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_not " "Found entity 1: compuerta_not" {  } { { "OperacionesLogicas/compuerta_not.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_not.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_or " "Found entity 1: compuerta_or" {  } { { "OperacionesLogicas/compuerta_or.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "OperacionesLogicas/compuerta_xor.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesLogicas/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "Unidad/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Unidad/unidad_logico_aritmetica_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "OperacionesAritmeticas/restador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "OperacionesAritmeticas/sumador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_derecha_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_derecha_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_logico " "Found entity 1: correr_derecha_logico" {  } { { "OperacionesLogicas/correr_derecha_logico.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_derecha_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacioneslogicas/correr_izquierda_logico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacioneslogicas/correr_izquierda_logico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_logico " "Found entity 1: correr_izquierda_logico" {  } { { "OperacionesLogicas/correr_izquierda_logico.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesLogicas/correr_izquierda_logico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Unidad/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux3a8_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux3a8_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8_test " "Found entity 1: mux3a8_test" {  } { { "Unidad/mux3a8_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/mux3a8_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Unidad/mux1a2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico " "Found entity 1: correr_derecha_aritmetico" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_derecha_aritmetico_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_derecha_aritmetico_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_derecha_aritmetico_test " "Found entity 1: correr_derecha_aritmetico_test" {  } { { "OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_derecha_aritmetico_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operacionesaritmeticas/correr_izquierda_aritmetico.sv 1 1 " "Found 1 design units, including 1 entities, in source file operacionesaritmeticas/correr_izquierda_aritmetico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 correr_izquierda_aritmetico " "Found entity 1: correr_izquierda_aritmetico" {  } { { "OperacionesAritmeticas/correr_izquierda_aritmetico.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/OperacionesAritmeticas/correr_izquierda_aritmetico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "UnidadFlags/flag_negativo.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/UnidadFlags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "UnidadFlags/flag_overflow.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/UnidadFlags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "UnidadFlags/overflow_flag_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/UnidadFlags/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "UnidadFlags/flag_carry.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/UnidadFlags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadflags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidadflags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "UnidadFlags/flag_cero.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/UnidadFlags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Registro/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Registro/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro/frecuencia_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro/frecuencia_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frecuencia_tb " "Found entity 1: frecuencia_tb" {  } { { "Registro/frecuencia_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Registro/frecuencia_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588265371971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265371971 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidad_logico_aritmetica " "Elaborating entity \"unidad_logico_aritmetica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588265372001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_and compuerta_and:And " "Elaborating entity \"compuerta_and\" for hierarchy \"compuerta_and:And\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "And" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_or compuerta_or:Or " "Elaborating entity \"compuerta_or\" for hierarchy \"compuerta_or:Or\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Or" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"compuerta_xor:Xor\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Xor" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_not compuerta_not:Not " "Elaborating entity \"compuerta_not\" for hierarchy \"compuerta_not:Not\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Not" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_derecha_logico correr_derecha_logico:RAShiftL " "Elaborating entity \"correr_derecha_logico\" for hierarchy \"correr_derecha_logico:RAShiftL\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "RAShiftL" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_izquierda_logico correr_izquierda_logico:LAShiftL " "Elaborating entity \"correr_izquierda_logico\" for hierarchy \"correr_izquierda_logico:LAShiftL\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "LAShiftL" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a8 mux3a8:MuxL " "Elaborating entity \"mux3a8\" for hierarchy \"mux3a8:MuxL\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "MuxL" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"sumador:Add\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Add" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador restador:Minus " "Elaborating entity \"restador\" for hierarchy \"restador:Minus\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Minus" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_derecha_aritmetico correr_derecha_aritmetico:RAShiftA " "Elaborating entity \"correr_derecha_aritmetico\" for hierarchy \"correr_derecha_aritmetico:RAShiftA\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "RAShiftA" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "correr_izquierda_aritmetico correr_izquierda_aritmetico:LAShiftA " "Elaborating entity \"correr_izquierda_aritmetico\" for hierarchy \"correr_izquierda_aritmetico:LAShiftA\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "LAShiftA" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1a2 mux1a2:MuxR " "Elaborating entity \"mux1a2\" for hierarchy \"mux1a2:MuxR\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "MuxR" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"flag_negativo:Fnegativo\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "Fnegativo" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"flag_cero:FCero\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "FCero" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"flag_overflow:FOverflow\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "FOverflow" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"flag_carry:FCarry\"" {  } { { "Unidad/unidad_logico_aritmetica.sv" "FCarry" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 3/TallerDiseno-LAB3/ALU/Unidad/unidad_logico_aritmetica.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372057 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588265372317 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "comb~synth " "Converted tri-state buffer \"comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588265372317 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1588265372317 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588265372409 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588265372507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588265372776 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588265372776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588265372825 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588265372825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588265372825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588265372825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588265372857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 10:49:32 2020 " "Processing ended: Thu Apr 30 10:49:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588265372857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588265372857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588265372857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588265372857 ""}
