#include "irq_cpu_fixture.h"
/* Synthetic test RAM with real PsyCross source, kernel/card/SIO/policy owners,
 * and exact source input callback execution. This is not a natural boot trace
 * or menu acceptance. No manual IRQ injection. */
#include "musashi_bios_input.h"
#include "musashi_irq_policy.h"
#include "musashi_irq_scheduler.h"
#include "musashi_sio_controller.h"
#include <SDL.h>
#include <assert.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include "PsyX/PsyX_public.h"
#include "psx/libetc.h"
#include "musashi_source_clock.h"
#include "musashi_timer2.h"
#include "musashi_device_epoch.h"

extern SDL_mutex *g_intrMutex;

typedef struct InputLiveFixture {
    MusashiBootMemory memory;
    MusashiPsyCrossIrqRuntime runtime;
    MusashiBiosKernel kernel;
    MusashiBiosCard card;
    MusashiIrqPolicy policy;
    MusashiSioController sio;
    MusashiBiosInput input;
    MusashiBiosInputDevice input_executor;
    MusashiInputDevice input_device;
    MusashiBiosCardStartDevice card_device;
    MusashiBiosCallbackFrame frame;
    MusashiResetGraphPrefixStop last_stop;
    /* Opaque live owner continuation, not a reconstructed retail CPU seed. */
    uint32_t continuation[36];
    const void *live_continuation;
    unsigned verifier_returns, handler_returns, handler_refusals, sio_visits;
    unsigned kernel_returns;
    unsigned input_serial_writes, input_timer_reads, pad_samples, pad_irqs;
    uint64_t pad_write_cycle;
    unsigned data_writes;
    uint8_t tx[16];
    int tx_port[16];
    int refuse_data;
    uint16_t sampled_timer;
    MusashiSourceClock source_clock;
    MusashiTimer2 timer2;
    MusashiExecutionClock execution_clock;
    MusashiDeviceEpoch epoch;
    char order[12];
    unsigned order_count;
} InputLiveFixture;
static InputLiveFixture f;
static MusashiBootMemory queued_ram;

static uint32_t word(uint32_t address) {
    uint32_t value;
    assert(musashi_boot_read32(&f.memory, address, &value));
    return value;
}
static void put(uint32_t address, uint32_t value) {
    assert(musashi_boot_write32(&f.memory, address, value));
}
static void mark(char value) {
    assert(f.order_count < sizeof(f.order));
    f.order[f.order_count++] = value;
}
static int read_irq(void *userdata, uint32_t address, uint32_t *value) {
    InputLiveFixture *x = userdata;
    uint16_t half;
    if (x->kernel.executing_node == &x->card.sio_node && address == 0x1f801074u) {
        assert(x->handler_returns == x->kernel_returns + 1 && !x->handler_refusals);
        assert(word(0x800729c4u) == 1 && word(0x8006cbb8u) == x->kernel_returns);
        mark('S'); x->sio_visits++;
    }
    if (!value || !musashi_irq_controller_read16(&x->runtime.controller, address, &half))
        return 0;
    *value = half;
    return 1;
}
static int write_irq(void *userdata, uint32_t address, uint32_t value) {
    InputLiveFixture *x = userdata;
    return musashi_irq_controller_write16(&x->runtime.controller, address, (uint16_t)value);
}
static int write_sio(void *userdata, uint32_t address, uint16_t value) {
    return musashi_sio_controller_write16(&((InputLiveFixture *)userdata)->sio, address, value);
}
static int input_write_sio(void *userdata, uint32_t address, uint16_t value) {
    InputLiveFixture *x = userdata;
    ++x->input_serial_writes;
    return write_sio(userdata, address, value);
}
static int input_read_timer(void *userdata, uint32_t address, uint16_t *value) {
    InputLiveFixture *x = userdata;
    if (address == 0x1f801044u || address == 0x1f80104au)
        return musashi_sio_controller_read16(&x->sio, address, value);
    assert(address == 0x1f801120u || address == 0x1f801124u || address == 0x1f801128u);
    ++x->input_timer_reads;
    if (!musashi_timer2_read16(&x->timer2, address, value)) return 0;
    x->sampled_timer = *value;
    return 1;
}
static int input_read_data(void *userdata, uint32_t address, uint8_t *value) {
    return musashi_sio_controller_read8(&((InputLiveFixture *)userdata)->sio, address, value);
}
static int input_write_data(void *userdata, uint32_t address, uint8_t value) {
    InputLiveFixture *x = userdata;
    assert(address == 0x1f801040u && x->data_writes < 16);
    if (x->refuse_data) return 0;
    x->tx[x->data_writes] = value;
    x->tx_port[x->data_writes++] = x->sio.selected_port;
    x->pad_write_cycle = x->sio.cycle;
    return musashi_sio_controller_write8(&x->sio, address, value);
}
static int advance_input_clock(void *userdata, uint32_t cycles) {
    InputLiveFixture *x = userdata;
    return musashi_source_clock_advance(&x->source_clock, cycles) &&
           musashi_device_epoch_advance_cost(&x->epoch, cycles);
}
static uint64_t epoch_owner(void *userdata) {
    (void)userdata;
    return (uint64_t)SDL_ThreadID();
}
static int epoch_collect(void *userdata, MusashiIrqSourceBatch *batch) {
    InputLiveFixture *x = userdata;
    if (x->runtime.scheduler.installed)
        return musashi_psycross_irq_scheduler_collect_source(&x->runtime.scheduler, batch);
    if (x->runtime.scheduler.source_sequence) return 0;
    memset(batch, 0, sizeof(*batch));
    batch->frequency = SDL_GetPerformanceFrequency();
    batch->cut_tick = SDL_GetPerformanceCounter();
    return batch->frequency != 0;
}
static int epoch_wait(void *userdata, uint64_t target) {
    Uint32 started = SDL_GetTicks();
    (void)userdata;
    while (SDL_GetPerformanceCounter() < target) {
        if ((Uint32)(SDL_GetTicks() - started) >= 1000) return 0;
        SDL_Delay(0);
    }
    return 1;
}
static int epoch_devices(void *userdata, uint64_t cycle) {
    InputLiveFixture *x = userdata;
    return musashi_timer2_advance(&x->timer2, cycle) &&
           musashi_sio_controller_advance(&x->sio, cycle);
}
/* Explicit neutral test pad, sampled only by the source DATA01 selection. */
static int sample_pad(void *userdata, uint16_t *buttons) {
    InputLiveFixture *x = userdata;
    assert(buttons);
    ++x->pad_samples;
    *buttons = 0xffff;
    return 1;
}
static int raise_pad(void *userdata, uint16_t mask) {
    InputLiveFixture *x = userdata;
    assert(mask == 0x80 && x->sio.cycle >= x->sio.ack_due &&
           x->sio.ack_due == x->pad_write_cycle + 1088u);
    ++x->pad_irqs;
    x->runtime.controller.status |= mask;
    return 1;
}
static int epoch_edge(void *userdata, uint64_t sequence, uint64_t cycle) {
    InputLiveFixture *x = userdata;
    (void)sequence; (void)cycle;
    return x->runtime.scheduler.raise_vblank(x->runtime.scheduler.raise_userdata);
}
static int enter(void *userdata) {
    InputLiveFixture *x = userdata;
    return musashi_bios_kernel_before_exception(&x->kernel) &&
        musashi_psycross_irq_scheduler_set_enabled(&x->runtime.scheduler, 0);
}
static int leave(void *userdata) {
    InputLiveFixture *x = userdata;
    return musashi_bios_kernel_before_exception(&x->kernel) &&
        musashi_psycross_irq_scheduler_set_enabled(&x->runtime.scheduler, 1);
}
static int read_pad(void *userdata, int32_t *value) {
    InputLiveFixture *x = userdata;
    if (!value || !x->policy.pad_initialized) return 0;
    *value = x->policy.pad;
    return 1;
}
static int exchange_pad(void *userdata, int32_t value, int32_t *old) {
    return musashi_irq_policy_exchange_pad(&((InputLiveFixture *)userdata)->policy, value, old);
}
static int change_timer(void *userdata, int32_t channel, int32_t value) {
    return musashi_irq_policy_change_timer(&((InputLiveFixture *)userdata)->policy, channel, value);
}
static int execute_input(void *userdata, uint32_t target, int32_t argument, int32_t *result) {
    InputLiveFixture *x = userdata;
    uint32_t saved_continuation[36];
    int32_t value = 0x12345678;
    int accepted;
    MusashiCpuStatusSnapshot cpu_before, cpu_after;
    MusashiPsyCrossIrqScheduler *scheduler = &x->runtime.scheduler;
    assert(x->live_continuation == x->continuation);
    assert(scheduler->pumping && scheduler->delivering && !scheduler->return_consumed);
    assert(scheduler->active_continuation == x->continuation);
    assert(musashi_cpu_status_inspect(scheduler->cpu_status,
        &scheduler->active_exception, &cpu_before));
    assert(cpu_before.active && !cpu_before.faulted && cpu_before.kernel_entered);
    assert(cpu_before.kind == MUSASHI_CPU_EXCEPTION_IRQ && cpu_before.sequence > 0);
    assert(cpu_before.identity == x->continuation && cpu_before.sr == 0x40000404u &&
           cpu_before.saved_sr == 0x40000404u);
    /* This live-device fixture explicitly supplies a synthetic HOST CPU bank. */
    assert(cpu_before.provenance == MUSASHI_CPU_CONTEXT_HOST_BIOS_SERVICE &&
           !cpu_before.cause_epc_valid);
    assert(x->kernel.executing_node == &x->input.node);
    memcpy(saved_continuation, x->continuation, sizeof(saved_continuation));
    mark(target == 0x8005d6ccu ? 'V' : 'H');
    accepted = musashi_boot_execute_input_bios_callback(&x->memory, &x->input_device,
        &x->frame, target, argument, &value, &x->last_stop);
    assert(!memcmp(saved_continuation, x->continuation, sizeof(saved_continuation)));
    assert(musashi_cpu_status_inspect(scheduler->cpu_status,
        &scheduler->active_exception, &cpu_after));
    assert(cpu_after.sequence == cpu_before.sequence && cpu_after.active &&
           cpu_after.kernel_entered && !cpu_after.faulted && !cpu_after.sys_applied);
    assert(cpu_after.identity == cpu_before.identity && cpu_after.kind == cpu_before.kind &&
           cpu_after.provenance == cpu_before.provenance && !cpu_after.cause_epc_valid);
    assert(cpu_after.sr == cpu_before.sr && cpu_after.saved_sr == cpu_before.saved_sr);
    assert(!memcmp(cpu_before.gpr, cpu_after.gpr, sizeof cpu_before.gpr));
    assert(x->live_continuation == x->continuation && !x->frame.busy);
    if (accepted) {
        if (target == 0x8005d6ccu) {
            assert(value == 1); x->verifier_returns++;
        } else {
            assert(target == 0x8005d734u && argument == 1 && value == 0);
            x->handler_returns++;
        }
        *result = value;
    } else {
        assert(target == 0x8005d734u && value == 0x12345678);
        x->handler_refusals++;
    }
    return accepted;
}
static int before_dispatch(void *userdata, uint16_t pending) {
    InputLiveFixture *x = userdata;
    assert(pending == 1 && x->live_continuation == x->continuation);
    assert(fixture_irq_kernel_entry(&x->runtime.scheduler, pending));
    if (!musashi_bios_kernel_dispatch(&x->kernel, pending)) return 0;
    x->kernel_returns++;
    assert(x->sio_visits == x->kernel_returns && x->card.maintenance_calls == x->kernel_returns);
    assert(word(0x8006cbb8u) == x->kernel_returns - 1); /* Custom callback is still ahead. */
    return !(musashi_irq_controller_pending(&x->runtime.controller) & 1u) ||
        musashi_irq_policy_custom_vblank(&x->policy);
}
static int wait_for_edge(void) {
    unsigned attempt;
    for (attempt = 0; attempt < 100; ++attempt) {
        int queued;
        SDL_Delay(10);
        if (SDL_LockMutex(g_intrMutex)) return 0;
        queued = f.runtime.scheduler.pending_vblanks != 0;
        SDL_UnlockMutex(g_intrMutex);
        if (queued) return 1;
    }
    return 0;
}
static void source_initialize(const char *path) {
    uint8_t *exe = malloc(0x65000u);
    FILE *file = fopen(path, "rb");
    MusashiResetGraphPrefixStop stop = {0};
    assert(exe && file);
    assert(fread(exe, 1, 0x65000u, file) == 0x65000u && fgetc(file) == EOF);
    assert(fclose(file) == 0);
    assert(musashi_boot_map_exe(&f.memory, exe, 0x65000u));
    free(exe);
    assert(musashi_boot_run_8005f0c8_prefix(&f.memory, &stop) ==
           MUSASHI_RESETGRAPH_PREFIX_COMPLETE);
}
int main(int argc, char **argv) {
    int32_t result;
    uint32_t saved_continuation[36];
    uint64_t first_sources;
    unsigned i;
    assert(argc == 2);
    source_initialize(argv[1]);
    SetVideoMode(MODE_NTSC);
    PsyX_Initialise("musashi_input_irq_live", 320, 240, 0);
    assert(GetVideoMode() == MODE_NTSC);
    if (!SDL_GL_GetCurrentWindow() || !g_intrMutex) {
        fputs("input_irq_live: PsyCross unavailable\n", stderr);
        PsyX_Shutdown();
        return 77;
    }
    assert(musashi_boot_write16(&f.memory, 0x8006bafcu, 1));
    assert(musashi_boot_write16(&f.memory, 0x8006bb2cu, 1));
    put(0x8006cb88u, 0x1f801070u); put(0x8006cb8cu, 0x1f801074u);
    put(0x8006bb00u, 0x80042ce8u);
    /* Explicit disabled-input stimulus preserves the existing no-poll pass.
     * Enable on the second actual source edge; all records came from source. */
    put(0x80072994u, 0);
    put(0x800729a0u, 0x11111111); put(0x8007299cu, 0x22222222);
    /* These low-RAM/game-stack guards must never become BIOS scratch. */
    memset(f.memory.bytes, 0xa5, 0x10000);
    memset(f.memory.bytes + 0x1fff80, 0x5a, 128);
    for (i = 0; i < 36; ++i) f.continuation[i] = 0x10203040u + i;
    memcpy(saved_continuation, f.continuation, sizeof(saved_continuation));
    f.live_continuation = f.continuation;
    musashi_bios_kernel_init(&f.kernel);
    musashi_irq_policy_init(&f.policy);
    musashi_sio_controller_init_disconnected(&f.sio);
    {
        const MusashiSioPadDevice pad = {&f, epoch_owner, sample_pad, raise_pad};
        assert(musashi_sio_controller_bind_digital_pad(&f.sio, &pad));
    }
    musashi_source_clock_init(&f.source_clock);
    musashi_timer2_init(&f.timer2, 0);
    f.execution_clock = (MusashiExecutionClock){&f, advance_input_clock};
    assert(musashi_psycross_irq_runtime_init(&f.runtime, &f.memory, NULL));
    fixture_irq_cpu_attach(&f.runtime.scheduler);
    {
        MusashiDeviceEpochAdapter adapter = {&f,epoch_owner,epoch_collect,epoch_wait,
                                             epoch_devices,epoch_edge};
        assert(musashi_device_epoch_init(&f.epoch, &adapter));
    }
    assert(musashi_bios_card_init(&f.card, &f.kernel));
    f.card_device = (MusashiBiosCardStartDevice){.userdata=&f,
        .write_sio16=write_sio, .read_irq32=read_irq, .write_irq32=write_irq,
        .enter_critical=enter, .exit_critical=leave, .read_pad=read_pad,
        .exchange_pad=exchange_pad, .change_timer=change_timer};
    f.input_device = (MusashiInputDevice){.userdata=&f, .read32=read_irq, .write32=write_irq,
        .read16=input_read_timer, .write16=input_write_sio, .clock=&f.execution_clock,
        .read8=input_read_data, .write8=input_write_data};
    f.input_executor = (MusashiBiosInputDevice){&f, execute_input};
    musashi_boot_bios_callback_frame_init(&f.frame);
    assert(musashi_bios_input_init(&f.input, &f.memory, &f.kernel, &f.card, &f.input_executor));
    assert(musashi_bios_card_bind_start_device(&f.card, &f.card_device));
    assert(musashi_bios_card_init_service(&f.card, 0, &result) && result == 0);
    assert(musashi_irq_policy_change_pad(&f.policy, 0));
    assert(musashi_psycross_irq_scheduler_hook_entry_int(&f.runtime.scheduler, 0x8006bb34u));
    assert(musashi_bios_card_start_service(&f.card, &result) && result == 1);
    assert(musashi_irq_policy_exchange_pad(&f.policy, 0, &result) && result == 1);
    assert(musashi_bios_input_enqueue(&f.input, 2, 0x80078988u, &result) && result == 0);
    f.runtime.scheduler.before_dispatch = before_dispatch;
    f.runtime.scheduler.before_dispatch_userdata = &f;
    queued_ram = f.memory;
    assert(wait_for_edge());
    assert(!memcmp(&queued_ram, &f.memory, sizeof(queued_ram)));
    assert(f.runtime.controller.status == 0 && !f.runtime.scheduler.source_vblanks);
    assert(f.epoch.cycle == 0 && f.timer2.last_cycles == 0);
    assert(musashi_device_epoch_sync(&f.epoch));
    assert(f.epoch.cycle > 0 && f.timer2.last_cycles == f.epoch.cycle);
    assert(musashi_psycross_irq_scheduler_dispatch_pending(&f.runtime.scheduler, f.live_continuation));
    assert(f.verifier_returns == 1 && f.handler_returns == 1 && !f.handler_refusals);
    assert(f.order_count == 3 && !memcmp(f.order, "VHS", 3));
    assert(f.kernel_returns == 1 && f.sio_visits == 1);
    assert(f.card.vblank_calls == 1 && f.card.maintenance_calls == 1);
    assert(word(0x800729c4u) == 1 && word(0x8006cbb8u) == 1);
    assert(word(0x800729a0u) == 0x11111111 && word(0x8007299cu) == 0x22222222);
    assert(f.runtime.scheduler.deliveries == 1 && !f.runtime.controller.status);
    assert(!f.input.faulted && !f.frame.faulted && !f.runtime.scheduler.faulted);
    first_sources = f.runtime.scheduler.source_vblanks;
    assert(first_sources > 0);

    /* Explicit test stimulus only: enable the fixture's existing input state.
     * The next IRQ still comes exclusively from the PsyCross worker. */
    put(0x80072994u, 1);
    queued_ram = f.memory;
    assert(wait_for_edge());
    assert(!memcmp(&queued_ram, &f.memory, sizeof(queued_ram)));
    assert(musashi_device_epoch_sync(&f.epoch));
    assert(musashi_psycross_irq_scheduler_dispatch_pending(&f.runtime.scheduler, f.live_continuation));
    assert(f.runtime.scheduler.source_vblanks > first_sources);
    assert(f.verifier_returns == 2 && f.handler_returns == 2 && !f.handler_refusals);
    assert(f.order_count == 6 && !memcmp(f.order, "VHSVHS", 6));
    assert(f.last_stop.call_address == UINT32_MAX && f.last_stop.target_address == UINT32_MAX);
    assert(word(0x8007299cu) == 2 && word(0x800729a0u) == 0);
    assert(f.data_writes == 6 && f.sio.transmitted_bytes == 6 && f.pad_samples == 1);
    assert(!memcmp(f.tx, "\x01\x42\x00\x00\x00\x01", 6));
    for (i = 0; i < 6; ++i) assert(f.tx_port[i] == (i == 5));
    assert(f.pad_irqs == 4 && !f.sio.ack_pending && !f.sio.faulted);
    assert(f.sio.control == 0 && f.sio.baud == 0x88);
    assert(word(0x800729b4u) == 0 && word(0x800729b8u) == UINT32_MAX);
    {
        uint32_t response = word(0x80078a48u + 0x3cu);
        uint16_t output;
        assert(word(response) == 0xffff5a41u);
        assert(musashi_boot_read16(&f.memory, word(0x80078a48u + 0x30u), &output));
        assert(output == 0x00ffu); /* Output publication intentionally lags one transaction. */
    }
    assert(f.sio_visits == 2 && f.card.vblank_calls == 2 && f.card.maintenance_calls == 2);
    assert(f.runtime.scheduler.deliveries == 2 && word(0x8006cbb8u) == 2);
    assert(!f.input.faulted && !f.frame.faulted && !f.runtime.scheduler.faulted);

    /* A separate actual edge with a refused provider proves that later BIOS
     * and custom handlers cannot run after partial source effects fail. */
    f.refuse_data = 1;
    queued_ram = f.memory;
    assert(wait_for_edge());
    assert(!memcmp(&queued_ram, &f.memory, sizeof(queued_ram)));
    assert(musashi_device_epoch_sync(&f.epoch));
    assert(!musashi_psycross_irq_scheduler_dispatch_pending(&f.runtime.scheduler, f.live_continuation));
    assert(f.verifier_returns == 3 && f.handler_returns == 2 && f.handler_refusals == 1);
    assert(f.order_count == 8 && !memcmp(f.order, "VHSVHSVH", 8));
    assert(f.last_stop.call_address == 0x8005dd38u);
    assert(f.sio.transmitted_bytes == 6 && f.pad_samples == 1);
    assert(f.input.faulted && f.frame.faulted && f.runtime.scheduler.faulted);
    assert(f.sio_visits == 2 && f.card.vblank_calls == 2 && f.card.maintenance_calls == 2);
    assert(f.runtime.scheduler.deliveries == 2 && word(0x8006cbb8u) == 2);
    assert(f.timer2.last_cycles == f.epoch.cycle && f.sio.cycle == f.epoch.cycle);
    assert(f.epoch.cycle >= f.source_clock.cycles && !f.epoch.faulted && !f.source_clock.faulted);
    assert(!f.frame.busy && !f.runtime.scheduler.pumping && !f.runtime.scheduler.delivering);
    assert(f.runtime.scheduler.active_continuation == f.live_continuation && !f.runtime.scheduler.return_consumed);
    assert(f.runtime.controller.status & 1u);
    assert(!(f.runtime.controller.status & 0x40u));
    assert(!memcmp(saved_continuation, f.continuation, sizeof(saved_continuation)));
    for (i = 0; i < 0x10000; ++i) assert(f.memory.bytes[i] == 0xa5);
    for (i = 0; i < 128; ++i) assert(f.memory.bytes[0x1fff80+i] == 0x5a);
    for (i = 0x85d0u; i < 0x85d4u; ++i)
        assert(f.frame.scratch[i - MUSASHI_BIOS_CALLBACK_STACK_BASE] == 0xff);
    assert(musashi_psycross_irq_scheduler_uninstall(&f.runtime.scheduler));
    assert(musashi_psycross_irq_runtime_close(&f.runtime));
    assert(musashi_bios_input_shutdown(&f.input));
    assert(musashi_bios_card_shutdown(&f.card));
    assert(musashi_device_epoch_shutdown(&f.epoch));
    PsyX_Shutdown();
    puts("LIVE INPUT IRQ FIXTURE: timestamped real source -> complete digital packet and absent-port2 timeout -> BIOS SIO -> custom tick2 -> same continuation; next source provider refusal retains effects and stops later handlers");
    return 0;
}
