Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1918 LCs used as LUT4 only
Info:      227 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      448 LCs used as DFF only
Info: Packing carries..
Info:       30 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 577)
Info: promoting processor.actual_branch_decision [reset] (fanout 81)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_E [cen] (fanout 30)
Info: Constraining chains...
Info:       30 LCs used to legalise carry chains.
Info: Checksum: 0xcf8abcf0

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xf134eff9

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2655/ 5280    50%
Info: 	        ICESTORM_RAM:    20/   30    66%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2682 cells.
Info:   initial placement placed 500/2682 cells
Info:   initial placement placed 1000/2682 cells
Info:   initial placement placed 1500/2682 cells
Info:   initial placement placed 2000/2682 cells
Info:   initial placement placed 2500/2682 cells
Info:   initial placement placed 2682/2682 cells
Info: Initial placement time 1.39s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 3649, wirelen = 69837
Info:   at iteration #5: temp = 0.062500, timing cost = 4123, wirelen = 70091
Info:   at iteration #10: temp = 0.020503, timing cost = 4010, wirelen = 68408
Info:   at iteration #15: temp = 0.012107, timing cost = 3348, wirelen = 67234
Info:   at iteration #20: temp = 0.007149, timing cost = 2813, wirelen = 67165
Info:   at iteration #25: temp = 0.004690, timing cost = 4222, wirelen = 67993
Info:   at iteration #30: temp = 0.002770, timing cost = 3545, wirelen = 66927
Info:   at iteration #35: temp = 0.001817, timing cost = 3947, wirelen = 65682
Info:   at iteration #40: temp = 0.001073, timing cost = 3516, wirelen = 65023
Info:   at iteration #45: temp = 0.000782, timing cost = 3619, wirelen = 64161
Info:   at iteration #50: temp = 0.000635, timing cost = 3796, wirelen = 62214
Info:   at iteration #55: temp = 0.000492, timing cost = 2923, wirelen = 62577
Info:   at iteration #60: temp = 0.000422, timing cost = 3943, wirelen = 60945
Info:   at iteration #65: temp = 0.000361, timing cost = 3397, wirelen = 60273
Info:   at iteration #70: temp = 0.000310, timing cost = 4273, wirelen = 58487
Info:   at iteration #75: temp = 0.000280, timing cost = 3625, wirelen = 56879
Info:   at iteration #80: temp = 0.000228, timing cost = 3033, wirelen = 55995
Info:   at iteration #85: temp = 0.000206, timing cost = 3554, wirelen = 53805
Info:   at iteration #90: temp = 0.000186, timing cost = 2963, wirelen = 51294
Info:   at iteration #95: temp = 0.000167, timing cost = 3537, wirelen = 49430
Info:   at iteration #100: temp = 0.000159, timing cost = 3676, wirelen = 47162
Info:   at iteration #105: temp = 0.000144, timing cost = 3668, wirelen = 45822
Info:   at iteration #110: temp = 0.000136, timing cost = 3605, wirelen = 43536
Info:   at iteration #115: temp = 0.000123, timing cost = 2853, wirelen = 42174
Info:   at iteration #120: temp = 0.000123, timing cost = 3563, wirelen = 38182
Info:   at iteration #125: temp = 0.000117, timing cost = 2689, wirelen = 35371
Info:   at iteration #130: temp = 0.000117, timing cost = 2902, wirelen = 34136
Info:   at iteration #135: temp = 0.000111, timing cost = 3343, wirelen = 31911
Info:   at iteration #140: temp = 0.000106, timing cost = 3301, wirelen = 29648
Info:   at iteration #145: temp = 0.000100, timing cost = 2592, wirelen = 28659
Info:   at iteration #150: temp = 0.000095, timing cost = 2781, wirelen = 27298
Info:   at iteration #155: temp = 0.000090, timing cost = 2686, wirelen = 24956
Info:   at iteration #160: temp = 0.000090, timing cost = 2849, wirelen = 23898
Info:   at iteration #165: temp = 0.000086, timing cost = 2722, wirelen = 22512
Info: Legalising relative constraints...
Info:     moved 49 cells, 17 unplaced (after legalising chains)
Info:        average distance 0.763555
Info:        maximum distance 1.414214
Info:     moved 66 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 1.630264
Info:        maximum distance 11.401754
Info:   at iteration #170: temp = 0.000082, timing cost = 2688, wirelen = 21463
Info:   at iteration #175: temp = 0.000078, timing cost = 2535, wirelen = 20427
Info:   at iteration #180: temp = 0.000074, timing cost = 2737, wirelen = 19214
Info:   at iteration #185: temp = 0.000070, timing cost = 2640, wirelen = 17966
Info:   at iteration #190: temp = 0.000067, timing cost = 2681, wirelen = 17411
Info:   at iteration #195: temp = 0.000060, timing cost = 2664, wirelen = 16835
Info:   at iteration #200: temp = 0.000057, timing cost = 2602, wirelen = 15829
Info:   at iteration #205: temp = 0.000054, timing cost = 2356, wirelen = 15117
Info:   at iteration #210: temp = 0.000049, timing cost = 2451, wirelen = 14665
Info:   at iteration #215: temp = 0.000046, timing cost = 2733, wirelen = 13913
Info:   at iteration #220: temp = 0.000044, timing cost = 2357, wirelen = 13273
Info:   at iteration #225: temp = 0.000034, timing cost = 2453, wirelen = 12558
Info:   at iteration #230: temp = 0.000027, timing cost = 2583, wirelen = 11876
Info:   at iteration #235: temp = 0.000021, timing cost = 2527, wirelen = 11416
Info:   at iteration #240: temp = 0.000014, timing cost = 2495, wirelen = 11069
Info:   at iteration #245: temp = 0.000007, timing cost = 2484, wirelen = 10787
Info:   at iteration #250: temp = 0.000003, timing cost = 2518, wirelen = 10706
Info:   at iteration #255: temp = 0.000001, timing cost = 2505, wirelen = 10684
Info:   at iteration #260: temp = 0.000000, timing cost = 2503, wirelen = 10656
Info:   at iteration #265: temp = 0.000000, timing cost = 2504, wirelen = 10640
Info:   at iteration #270: temp = 0.000000, timing cost = 2497, wirelen = 10631
Info:   at iteration #275: temp = 0.000000, timing cost = 2498, wirelen = 10627
Info:   at iteration #278: temp = 0.000000, timing cost = 2500, wirelen = 10625 
Info: SA placement time 44.39s

Info: Max frequency for clock               'clk': 16.57 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.63 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.21 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 54.68 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 66.34 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 23207,  30218) |+
Info: [ 30218,  37229) |***+
Info: [ 37229,  44240) |**+
Info: [ 44240,  51251) |*******+
Info: [ 51251,  58262) |**********+
Info: [ 58262,  65273) |************************+
Info: [ 65273,  72284) |****************************+
Info: [ 72284,  79295) |************************************************************ 
Info: [ 79295,  86306) |+
Info: [ 86306,  93317) | 
Info: [ 93317, 100328) |+
Info: [100328, 107339) |+
Info: [107339, 114350) |+
Info: [114350, 121361) |*+
Info: [121361, 128372) |+
Info: [128372, 135383) | 
Info: [135383, 142394) |************+
Info: [142394, 149405) |*******+
Info: [149405, 156416) |*****+
Info: [156416, 163427) |**************+
Info: Checksum: 0x4a2fe298

Info: Routing..
Info: Setting up routing queue.
Info: Routing 8637 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       19        980 |   19   980 |      7663|       0.49       0.49|
Info:       2000 |      148       1851 |  129   871 |      6856|       0.27       0.76|
Info:       3000 |      359       2640 |  211   789 |      6126|       0.23       0.99|
Info:       4000 |      670       3329 |  311   689 |      5566|       0.25       1.24|
Info:       5000 |      962       4037 |  292   708 |      4965|       0.45       1.69|
Info:       6000 |     1106       4893 |  144   856 |      4155|       0.34       2.03|
Info:       7000 |     1327       5672 |  221   779 |      3443|       0.43       2.45|
Info:       8000 |     1571       6428 |  244   756 |      2796|       0.48       2.94|
Info:       9000 |     1850       7149 |  279   721 |      2191|       0.57       3.51|
Info:      10000 |     2167       7832 |  317   683 |      1636|       0.52       4.03|
Info:      11000 |     2554       8445 |  387   613 |      1248|       0.57       4.59|
Info:      12000 |     2989       9010 |  435   565 |      1089|       0.60       5.19|
Info:      13000 |     3404       9595 |  415   585 |       803|       0.51       5.70|
Info:      14000 |     3834      10165 |  430   570 |       547|       0.47       6.18|
Info:      15000 |     4130      10869 |  296   704 |        47|       0.69       6.87|
Info:      15049 |     4133      10916 |    3    47 |         0|       0.03       6.90|
Info: Routing complete.
Info: Router1 time 6.90s
Info: Checksum: 0x2728af75

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -1.171000 ns (5,13) -> (4,13)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6  8.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -5.675000 ns (4,13) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  9.3  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 budget -2.422000 ns (8,17) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I2
Info:  1.2 12.2  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.2 16.5    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -1.157000 ns (8,17) -> (9,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 17.4  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.6 21.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -0.784000 ns (9,8) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 21.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 23.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.616000 ns (14,4) -> (13,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 24.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 26.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.421000 ns (13,3) -> (12,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 27.8  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 29.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.327000 ns (12,3) -> (13,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 30.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 32.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.486000 ns (13,4) -> (12,5)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 33.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 34.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.488000 ns (12,5) -> (13,5)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 35.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 39.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.863000 ns (13,5) -> (15,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 40.5  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 42.2    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3 budget 1.638000 ns (15,13) -> (16,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.I3
Info:  0.9 43.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.O
Info:  1.8 44.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D budget 3.970000 ns (16,13) -> (15,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I0_LC.I3
Info:  0.9 45.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I0_LC.O
Info:  2.4 48.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I0_O budget 4.433000 ns (15,13) -> (15,11)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.I3
Info:  0.9 49.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.O
Info:  3.0 52.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_O budget 4.629000 ns (15,11) -> (11,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_I0_O_SB_LUT4_I0_LC.I1
Info:  1.2 53.2  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_I0_O_SB_LUT4_I0_LC.O
Info:  1.8 55.0    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_I0_O_SB_LUT4_I0_O budget 3.961000 ns (11,10) -> (11,10)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O_SB_LUT4_I0_LC.I3
Info:  0.9 55.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  4.8 60.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O_SB_LUT4_I0_O budget 4.271000 ns (11,10) -> (4,21)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info:  0.1 60.8  Setup data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info: 17.9 ns logic, 42.8 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_1_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[153] budget -2.394000 ns (10,22) -> (9,22)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -2.935000 ns (9,22) -> (9,22)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  7.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4  9.8    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2 budget -3.413000 ns (9,22) -> (9,23)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_LC.I2
Info:  1.2 11.0  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_LC.O
Info:  3.6 14.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2 budget -1.923000 ns (9,23) -> (9,16)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.I2
Info:  1.2 15.8  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 17.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O budget -2.532000 ns (9,16) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I3
Info:  0.9 18.5  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.2 22.7    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -1.157000 ns (8,17) -> (9,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 23.6  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.5 27.1    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -0.551000 ns (9,8) -> (16,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 27.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 29.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.259000 ns (16,6) -> (16,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 30.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 32.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.182000 ns (16,5) -> (15,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 34.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 35.9    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget -0.180000 ns (15,5) -> (14,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 36.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 38.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.389000 ns (14,5) -> (14,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 39.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 41.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.487000 ns (14,5) -> (13,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2 42.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.6 46.3    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.445000 ns (13,6) -> (15,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 47.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 48.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.237000 ns (15,13) -> (14,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 50.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 51.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3 budget 0.219000 ns (14,13) -> (15,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I2
Info:  1.2 53.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  3.0 56.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_I0_O budget -0.221000 ns (15,12) -> (15,10)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I3
Info:  0.9 56.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 58.7    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.290000 ns (15,10) -> (16,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 59.9  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 61.7    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 0.368000 ns (16,9) -> (16,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 62.5  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 20.5 ns logic, 42.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_3_DFFLC.O
Info:  3.7  5.1    Net led[4]$SB_IO_OUT budget 81.943001 ns (5,21) -> (6,31)
Info:                Sink led[4]$sb_io.D_OUT_0
Info: 1.4 ns logic, 3.7 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_data_SB_DFFE_Q_31_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net data_out[0] budget -1.171000 ns (5,13) -> (4,13)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2  4.4  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6  8.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -5.675000 ns (4,13) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  9.3  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I2 budget -2.422000 ns (8,17) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I2
Info:  1.2 12.2  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.2 16.5    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -1.157000 ns (8,17) -> (9,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 17.4  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.5 20.8    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -0.551000 ns (9,8) -> (16,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 21.7  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 23.5    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.259000 ns (16,6) -> (16,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 24.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.3 26.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.182000 ns (16,5) -> (15,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 27.9  Source data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 29.6    Net data_mem_inst.addr_buf_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2 budget -0.180000 ns (15,5) -> (14,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 30.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 32.3    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2 budget 0.389000 ns (14,5) -> (14,5)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2 33.5  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 35.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.487000 ns (14,5) -> (13,6)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2 36.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  3.6 40.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.445000 ns (13,6) -> (15,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 40.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 42.7    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.237000 ns (15,13) -> (14,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 43.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 45.6    Net processor.ex_mem_reg.data_out_SB_DFF_Q_54_D_SB_LUT4_O_I3 budget 0.219000 ns (14,13) -> (15,12)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I2
Info:  1.2 46.8  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  3.0 49.8    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_I0_O budget -0.221000 ns (15,12) -> (15,10)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.I3
Info:  0.9 50.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_66_D_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8 52.5    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.290000 ns (15,10) -> (16,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 53.7  Source processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 55.4    Net processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_I3 budget 0.368000 ns (16,9) -> (16,9)
Info:                Sink processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:  0.8 56.3  Setup processor.branch_decide.Branch_Enable_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info: 18.4 ns logic, 37.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_1_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[153] budget -2.394000 ns (10,22) -> (9,22)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2 budget -2.935000 ns (9,22) -> (9,22)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I2
Info:  1.2  7.4  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  2.4  9.8    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2 budget -3.413000 ns (9,22) -> (9,23)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_LC.I2
Info:  1.2 11.0  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_LC.O
Info:  3.6 14.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2 budget -1.923000 ns (9,23) -> (9,16)
Info:                Sink processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.I2
Info:  1.2 15.8  Source processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_LC.O
Info:  1.8 17.6    Net processor.forwarding_unit.WB_RegWrite_SB_LUT4_I1_1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O budget -2.532000 ns (9,16) -> (8,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.I3
Info:  0.9 18.5  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_O_LC.O
Info:  4.2 22.7    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D budget -1.157000 ns (8,17) -> (9,8)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.I3
Info:  0.9 23.6  Source data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_LC.O
Info:  3.6 27.2    Net data_mem_inst.led_reg_SB_DFFE_Q_7_D_SB_LUT4_I3_O budget -0.784000 ns (9,8) -> (14,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 28.1  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 29.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.616000 ns (14,4) -> (13,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 31.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 32.8    Net data_mem_inst.addr_buf_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.421000 ns (13,3) -> (12,3)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 34.0  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 35.7    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.327000 ns (12,3) -> (13,4)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 36.6  Source data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 38.4    Net data_mem_inst.addr_buf_SB_DFFE_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.486000 ns (13,4) -> (12,5)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 39.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 41.0    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget 0.488000 ns (12,5) -> (13,5)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 41.9  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 45.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.863000 ns (13,5) -> (15,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 46.7  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 48.5    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_I3 budget 1.638000 ns (15,13) -> (16,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.I3
Info:  0.9 49.3  Source processor.ex_mem_reg.data_out_SB_DFF_Q_57_D_SB_LUT4_O_LC.O
Info:  1.8 51.1    Net processor.ex_mem_reg.data_out_SB_DFF_Q_57_D budget 3.970000 ns (16,13) -> (15,13)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I0_LC.I3
Info:  0.9 52.0  Source processor.ex_mem_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I0_LC.O
Info:  2.4 54.4    Net processor.ex_mem_reg.data_out_SB_DFF_Q_68_D_SB_LUT4_I0_O budget 4.433000 ns (15,13) -> (15,11)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.I3
Info:  0.9 55.2  Source processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_LC.O
Info:  3.0 58.2    Net processor.ex_mem_reg.data_out_SB_DFF_Q_62_D_SB_LUT4_I2_O budget 4.629000 ns (15,11) -> (11,10)
Info:                Sink data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_I0_O_SB_LUT4_I0_LC.I1
Info:  1.2 59.4  Source data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_I0_O_SB_LUT4_I0_LC.O
Info:  1.8 61.2    Net data_mem_inst.addr_buf_SB_DFFE_Q_1_D_SB_LUT4_I0_O_SB_LUT4_I0_O budget 3.961000 ns (11,10) -> (11,10)
Info:                Sink processor.ex_mem_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O_SB_LUT4_I0_LC.I3
Info:  0.9 62.1  Source processor.ex_mem_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  4.8 66.9    Net processor.ex_mem_reg.data_out_SB_DFF_Q_63_D_SB_LUT4_I3_O_SB_LUT4_I0_O budget 4.271000 ns (11,10) -> (4,21)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info:  0.1 67.0  Setup data_mem_inst.led_reg_SB_DFFE_Q_6_DFFLC.CEN
Info: 20.0 ns logic, 47.0 ns routing

Info: Max frequency for clock               'clk': 16.46 MHz (PASS at 6.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.01 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 5.09 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 56.26 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 66.99 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 20853,  27982) |+
Info: [ 27982,  35111) |***+
Info: [ 35111,  42240) |**+
Info: [ 42240,  49369) |*******+
Info: [ 49369,  56498) |**********+
Info: [ 56498,  63627) |************+
Info: [ 63627,  70756) |************************************+
Info: [ 70756,  77885) |************************************************************ 
Info: [ 77885,  85014) |********************************+
Info: [ 85014,  92143) | 
Info: [ 92143,  99272) | 
Info: [ 99272, 106401) |+
Info: [106401, 113530) |+
Info: [113530, 120659) |*+
Info: [120659, 127788) |+
Info: [127788, 134917) | 
Info: [134917, 142046) |***+
Info: [142046, 149175) |********************+
Info: [149175, 156304) |******+
Info: [156304, 163433) |*****************+
