TRACE::2025-12-28.16:58:31::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:31::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:31::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:31::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:31::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:31::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-12-28.16:58:33::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-12-28.16:58:33::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2025-12-28.16:58:33::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-12-28.16:58:33::SCWDomain::checking for install qemu data   : 
TRACE::2025-12-28.16:58:33::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-12-28.16:58:33::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:33::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:33::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:33::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:33::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-12-28.16:58:33::SCWPlatform::Generating the sources  .
TRACE::2025-12-28.16:58:33::SCWBDomain::Generating boot domain sources.
TRACE::2025-12-28.16:58:33::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:33::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:33::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:33::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-12-28.16:58:33::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::mss does not exists at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::Creating sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::Adding the swdes entry, created swdb C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::Writing mss at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:33::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-28.16:58:33::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-12-28.16:58:33::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-12-28.16:58:33::SCWBDomain::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-28.16:58:39::SCWPlatform::Generating sources Done.
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-12-28.16:58:39::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-12-28.16:58:39::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.16:58:39::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:39::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWDomain::checking for install qemu data   : 
TRACE::2025-12-28.16:58:39::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-12-28.16:58:39::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::mss does not exists at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Creating sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Adding the swdes entry, created swdb C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Writing mss at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.16:58:39::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-12-28.16:58:39::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-12-28.16:58:39::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.16:58:39::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-12-28.16:58:39::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:39::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:39::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:39::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-12-28.16:58:39::SCWMssOS::Writing the mss file completed C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:39::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:39::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:39::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:39::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:39::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"9ba77c14897b77cd6740901bf6f24f75",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-12-28.16:58:40::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-28.16:58:40::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-28.16:58:40::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-28.16:58:40::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-12-28.16:58:40::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-12-28.16:58:40::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.16:58:40::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-12-28.16:58:40::SCWSystem::Checking the domain standalone_domain
LOG::2025-12-28.16:58:40::SCWSystem::Not a boot domain 
LOG::2025-12-28.16:58:40::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-12-28.16:58:40::SCWDomain::Generating domain artifcats
TRACE::2025-12-28.16:58:40::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-28.16:58:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-28.16:58:40::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2025-12-28.16:58:40::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.16:58:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.16:58:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-28.16:58:40::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-12-28.16:58:40::SCWMssOS::skipping the bsp build ... 
TRACE::2025-12-28.16:58:40::SCWMssOS::Copying to export directory.
TRACE::2025-12-28.16:58:40::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-28.16:58:40::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-12-28.16:58:40::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-12-28.16:58:40::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-12-28.16:58:40::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-28.16:58:40::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-28.16:58:40::SCWPlatform::Started preparing the platform 
TRACE::2025-12-28.16:58:40::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-28.16:58:40::SCWSystem::dir created 
TRACE::2025-12-28.16:58:40::SCWSystem::Writing the bif 
TRACE::2025-12-28.16:58:40::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-28.16:58:40::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-28.16:58:40::SCWPlatform::Completed generating the platform
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"9ba77c14897b77cd6740901bf6f24f75",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-28.16:58:40::SCWPlatform::updated the xpfm file.
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"9ba77c14897b77cd6740901bf6f24f75",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"9ba77c14897b77cd6740901bf6f24f75",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:40::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:40::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2025-12-28.16:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:40::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:40::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"9ba77c14897b77cd6740901bf6f24f75",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-28.16:58:40::SCWPlatform::Clearing the existing platform
TRACE::2025-12-28.16:58:40::SCWSystem::Clearing the existing sysconfig
TRACE::2025-12-28.16:58:40::SCWBDomain::clearing the fsbl build
TRACE::2025-12-28.16:58:40::SCWMssOS::Removing the swdes entry for  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWMssOS::Removing the swdes entry for  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:40::SCWSystem::Clearing the domains completed.
TRACE::2025-12-28.16:58:40::SCWPlatform::Clearing the opened hw db.
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform location is C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Removing the HwDB with name C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:40::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:40::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:40::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWReader::Active system found as  design_1_wrapper
TRACE::2025-12-28.16:58:42::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2025-12-28.16:58:42::SCWDomain::checking for install qemu data   : 
TRACE::2025-12-28.16:58:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-12-28.16:58:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-12-28.16:58:42::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-12-28.16:58:42::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.16:58:42::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:42::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS:: library already available in sw design:  xilffs:4.5
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:42::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-12-28.16:58:42::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:42::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-12-28.16:58:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:42::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWReader::No isolation master present  
TRACE::2025-12-28.16:58:42::SCWDomain::checking for install qemu data   : 
TRACE::2025-12-28.16:58:42::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-12-28.16:58:42::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:42::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-12-28.16:58:42::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.16:58:42::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.16:58:42::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.16:58:42::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.16:58:42::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-12-28.16:58:42::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.16:58:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.16:58:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.16:58:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.16:58:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.16:58:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.16:58:42::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.16:58:42::SCWReader::No isolation master present  
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:01:06::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:01:06::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.17:01:06::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::In reload Mss file.
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:01:06::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:01:06::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2025-12-28.17:01:06::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-12-28.17:01:06::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.17:01:06::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:01:06::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:01:06::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.17:01:06::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS:: library already available in sw design:  xilffs:4.5
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:01:06::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:01:06::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.17:01:06::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-12-28.17:01:06::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:01:06::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:01:06::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:01:06::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:01:06::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:01:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:01:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:01:06::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-12-28.17:01:06::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:01:06::SCWMssOS::Removing the swdes entry for  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:11::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:11::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:11::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWMssOS::In reload Mss file.
TRACE::2025-12-28.17:02:11::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:11::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:11::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-12-28.17:02:11::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:11::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-12-28.17:02:11::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.17:02:12::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:02:12::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:02:12::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:02:12::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:12::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:12::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-12-28.17:02:12::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::Removing the swdes entry for  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:12::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:12::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-12-28.17:02:12::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:12::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-12-28.17:02:12::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.17:02:12::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:18::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:18::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:18::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-12-28.17:02:18::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:18::SCWMssOS::Adding Library:  lwip211:1.5
TRACE::2025-12-28.17:02:18::SCWMssOS::Added Library:  lwip211
TRACE::2025-12-28.17:02:18::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:18::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:18::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:18::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-12-28.17:02:18::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:24::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:24::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:24::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:24::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:24::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:24::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:24::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-12-28.17:02:24::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:26::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:26::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:26::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-12-28.17:02:26::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:26::SCWMssOS::Adding Library:  lwip211:1.5
TRACE::2025-12-28.17:02:26::SCWMssOS::Added Library:  lwip211
TRACE::2025-12-28.17:02:26::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:26::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:26::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:26::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2025-12-28.17:02:26::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2025-12-28.17:02:49::SCWMssOS::Writing the mss file completed C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:02:49::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:02:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:02:49::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"9ba77c14897b77cd6740901bf6f24f75",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-12-28.17:02:49::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:02:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:02:49::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Removing the swdes entry for  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::In reload Mss file.
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-12-28.17:02:49::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.17:02:49::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS:: library already available in sw design:  lwip211:1.5
TRACE::2025-12-28.17:02:49::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:02:49::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:02:49::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Removing the swdes entry for  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:02:49::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:02:49::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:02:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:02:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:02:49::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:02:49::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-12-28.17:02:49::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.17:02:49::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:02:49::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.17:02:49::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2025-12-28.17:03:30::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-28.17:03:30::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-28.17:03:30::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-28.17:03:30::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-12-28.17:03:30::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-12-28.17:03:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.17:03:30::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-12-28.17:03:30::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:30::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:30::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:30::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:03:30::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:03:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:03:30::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:03:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:03:30::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:03:30::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:03:30::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:03:30::SCWBDomain::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-28.17:03:30::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.17:03:30::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.17:03:30::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-12-28.17:03:30::SCWBDomain::make: Entering directory 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-28.17:03:30::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-12-28.17:03:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:03:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:03:30::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:03:30::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:03:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:03:30::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:03:30::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:03:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:03:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:30::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:30::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:03:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:30::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:03:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:30::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:03:31::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:03:31::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:03:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:03:31::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:03:31::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-12-28.17:03:33::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:03:33::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:03:33::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:03:33::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:03:33::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:03:34::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:03:34::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:03:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:03:34::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:34::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:34::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:34::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:34::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-28.17:03:34::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-28.17:03:34::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:03:34::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:03:34::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:03:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:03:34::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:03:34::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:03:34::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:03:34::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:03:34::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:03:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:35::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:35::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:03:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:35::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:03:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:03:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:36::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:03:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:03:36::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:03:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:03:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:03:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:03:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:03:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:03:37::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:40::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-12-28.17:03:40::SCWBDomain::make --no-print-directory archive

TRACE::2025-12-28.17:03:40::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2025-12-28.17:03:40::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2025-12-28.17:03:40::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2025-12-28.17:03:40::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2025-12-28.17:03:40::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2025-12-28.17:03:40::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2025-12-28.17:03:40::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2025-12-28.17:03:40::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2025-12-28.17:03:40::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2025-12-28.17:03:40::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2025-12-28.17:03:40::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2025-12-28.17:03:40::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:03:40::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2025-12-28.17:03:40::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2025-12-28.17:03:40::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2025-12-28.17:03:40::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2025-12-28.17:03:40::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2025-12-28.17:03:40::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2025-12-28.17:03:40::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2025-12-28.17:03:40::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2025-12-28.17:03:40::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2025-12-28.17:03:40::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2025-12-28.17:03:40::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2025-12-28.17:03:40::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2025-12-28.17:03:40::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2025-12-28.17:03:40::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2025-12-28.17:03:40::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2025-12-28.17:03:40::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2025-12-28.17:03:40::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2025-12-28.17:03:40::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2025-12-28.17:03:40::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2025-12-28.17:03:40::SCWBDomain::'Finished building libraries'

TRACE::2025-12-28.17:03:40::SCWBDomain::make: Leaving directory 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-28.17:03:40::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-12-28.17:03:40::SCWBDomain::exa9_0/include -I.

TRACE::2025-12-28.17:03:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:03:41::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:03:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:03:41::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:03:41::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-12-28.17:03:41::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:03:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:03:42::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:03:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-12-28.17:03:42::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:03:42::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:03:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:03:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:03:43::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:03:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:03:43::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:03:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-12-28.17:03:43::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:03:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:03:44::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:03:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-12-28.17:03:44::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:03:44::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2025-12-28.17:03:44::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:03:44::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2025-12-28.17:03:44::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2025-12-28.17:03:44::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-12-28.17:03:45::SCWSystem::Checking the domain standalone_domain
LOG::2025-12-28.17:03:45::SCWSystem::Not a boot domain 
LOG::2025-12-28.17:03:45::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-12-28.17:03:45::SCWDomain::Generating domain artifcats
TRACE::2025-12-28.17:03:45::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-28.17:03:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-28.17:03:45::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2025-12-28.17:03:45::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-28.17:03:45::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:45::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:45::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:45::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:03:45::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:03:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:03:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:03:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:03:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:03:45::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:03:45::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:03:45::SCWMssOS::No sw design opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:03:45::SCWMssOS::mss exists loading the mss file  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:03:45::SCWMssOS::Opened the sw design from mss  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:03:45::SCWMssOS::Adding the swdes entry C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-12-28.17:03:45::SCWMssOS::updating the scw layer about changes
TRACE::2025-12-28.17:03:45::SCWMssOS::Opened the sw design.  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:03:45::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.17:03:45::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:03:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.17:03:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-28.17:03:45::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-12-28.17:03:45::SCWMssOS::doing bsp build ... 
TRACE::2025-12-28.17:03:45::SCWMssOS::System Command Ran  C: & cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-12-28.17:03:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:03:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:03:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:03:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:03:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:03:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:03:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:03:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:03:45::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:03:45::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:03:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:03:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:03:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:03:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:04:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:04:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:04:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:04:13::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:04:13::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:04:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:13::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:13::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:13::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:04:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:13::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:13::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:04:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:04:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:04:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:04:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:04:15::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:04:15::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:04:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:04:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:04:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:04:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:04:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:17::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2025-12-28.17:04:33::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-12-28.17:04:33::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:04:33::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:04:33::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:04:33::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:04:33::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:33::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:33::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:04:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:04:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:04:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:04:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:04:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:04:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:04:33::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:04:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:04:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:04:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:04:34::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:04:34::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:04:34::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-28.17:04:34::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-28.17:04:34::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:04:34::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:04:34::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:04:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:04:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:04:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:04:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:04:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:04:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:04:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:04:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:04:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:04:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:04:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:04:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:04:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:04:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:04:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:04:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:04:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:04:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:04:35::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:04:35::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:04:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:04:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:04:35::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:04:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:04:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:04:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:04:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:04:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:04:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:04:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:04:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:04:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:04:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:04:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:04:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:04:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:04:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:04:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:04:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-12-28.17:04:40::SCWMssOS::make --no-print-directory archive

TRACE::2025-12-28.17:04:40::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2025-12-28.17:04:40::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2025-12-28.17:04:40::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2025-12-28.17:04:40::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2025-12-28.17:04:40::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2025-12-28.17:04:40::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2025-12-28.17:04:40::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2025-12-28.17:04:40::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2025-12-28.17:04:40::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:04:40::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2025-12-28.17:04:40::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:04:40::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2025-12-28.17:04:40::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2025-12-28.17:04:40::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2025-12-28.17:04:40::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2025-12-28.17:04:40::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2025-12-28.17:04:40::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2025-12-28.17:04:40::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o 
TRACE::2025-12-28.17:04:40::SCWMssOS::ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9
TRACE::2025-12-28.17:04:40::SCWMssOS::_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2025-12-28.17:04:40::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2025-12-28.17:04:40::SCWMssOS::lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vect
TRACE::2025-12-28.17:04:40::SCWMssOS::ors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugi
TRACE::2025-12-28.17:04:40::SCWMssOS::c_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xt
TRACE::2025-12-28.17:04:40::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2025-12-28.17:04:40::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2025-12-28.17:04:40::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2025-12-28.17:04:40::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2025-12-28.17:04:40::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2025-12-28.17:04:40::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2025-12-28.17:04:40::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2025-12-28.17:04:41::SCWMssOS::'Finished building libraries'

TRACE::2025-12-28.17:04:41::SCWMssOS::Copying to export directory.
TRACE::2025-12-28.17:04:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-28.17:04:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-12-28.17:04:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-12-28.17:04:41::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-28.17:04:41::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-28.17:04:41::SCWPlatform::Started preparing the platform 
TRACE::2025-12-28.17:04:41::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-28.17:04:41::SCWSystem::dir created 
TRACE::2025-12-28.17:04:41::SCWSystem::Writing the bif 
TRACE::2025-12-28.17:04:41::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-28.17:04:41::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-28.17:04:41::SCWPlatform::Completed generating the platform
TRACE::2025-12-28.17:04:41::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:04:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:04:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:04:41::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:04:41::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:04:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:04:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:04:41::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:04:41::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:04:41::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:04:41::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:04:41::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:04:41::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:04:41::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:04:41::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:04:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:04:41::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:04:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"eacee3cf8d1893020e181d7a82d22bf2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-28.17:04:41::SCWPlatform::updated the xpfm file.
TRACE::2025-12-28.17:04:42::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:42::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:42::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:42::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:04:42::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:04:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:04:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:04:42::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:04:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:04:42::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:04:42::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:04:42::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:21:50::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl & make clean
TRACE::2025-12-28.17:21:50::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-12-28.17:21:50::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-12-28.17:21:50::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2025-12-28.17:21:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2025-12-28.17:21:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s clean 

TRACE::2025-12-28.17:21:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2025-12-28.17:21:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-12-28.17:21:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s clean 

TRACE::2025-12-28.17:21:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s clean 

TRACE::2025-12-28.17:21:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-12-28.17:21:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-12-28.17:21:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-12-28.17:21:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s clean 

TRACE::2025-12-28.17:21:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2025-12-28.17:21:52::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-12-28.17:21:52::SCWMssOS::cleaning the bsp 
TRACE::2025-12-28.17:21:52::SCWMssOS::System Command Ran  C: & cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2025-12-28.17:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-12-28.17:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-12-28.17:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-12-28.17:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-12-28.17:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-12-28.17:21:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s clean 

TRACE::2025-12-28.17:21:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s clean 

TRACE::2025-12-28.17:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-12-28.17:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-12-28.17:21:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-12-28.17:21:54::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-12-28.17:21:59::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-28.17:21:59::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-28.17:21:59::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-28.17:21:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-12-28.17:21:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-12-28.17:21:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.17:21:59::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-12-28.17:21:59::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:21:59::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:21:59::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:21:59::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:21:59::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:21:59::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:21:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:21:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:21:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:21:59::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:21:59::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:21:59::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:21:59::SCWBDomain::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-28.17:21:59::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.17:21:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.17:21:59::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-12-28.17:21:59::SCWBDomain::make: Entering directory 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-28.17:21:59::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:21:59::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:21:59::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:21:59::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:21:59::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:21:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:21:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:21:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:21:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:21:59::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:21:59::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:21:59::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:21:59::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:21:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:21:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:21:59::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:21:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:21:59::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:21:59::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:22:00::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:22:00::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:00::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:22:00::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:00::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:00::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:00::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:00::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:00::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:00::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:00::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:22:00::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:00::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:00::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:00::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-12-28.17:22:00::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:22:01::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:22:01::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:22:01::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:22:01::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:22:01::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:22:01::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:22:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:01::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-28.17:22:01::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-28.17:22:01::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:22:01::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:01::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:01::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:01::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:01::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:01::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:01::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:01::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:22:01::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:22:01::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:22:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:22:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:22:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:22:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:22:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:03::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:22:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:03::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:22:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:22:04::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:04::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:04::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:07::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-12-28.17:22:07::SCWBDomain::make --no-print-directory archive

TRACE::2025-12-28.17:22:07::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2025-12-28.17:22:07::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2025-12-28.17:22:07::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2025-12-28.17:22:07::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2025-12-28.17:22:07::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2025-12-28.17:22:07::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2025-12-28.17:22:07::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2025-12-28.17:22:07::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2025-12-28.17:22:07::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2025-12-28.17:22:07::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2025-12-28.17:22:07::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2025-12-28.17:22:07::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:22:07::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2025-12-28.17:22:07::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2025-12-28.17:22:07::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2025-12-28.17:22:07::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2025-12-28.17:22:07::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2025-12-28.17:22:07::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2025-12-28.17:22:07::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2025-12-28.17:22:07::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2025-12-28.17:22:07::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2025-12-28.17:22:07::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2025-12-28.17:22:07::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2025-12-28.17:22:07::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2025-12-28.17:22:07::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2025-12-28.17:22:07::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2025-12-28.17:22:07::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2025-12-28.17:22:07::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2025-12-28.17:22:07::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2025-12-28.17:22:07::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2025-12-28.17:22:07::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2025-12-28.17:22:08::SCWBDomain::'Finished building libraries'

TRACE::2025-12-28.17:22:08::SCWBDomain::make: Leaving directory 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-28.17:22:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-12-28.17:22:08::SCWBDomain::exa9_0/include -I.

TRACE::2025-12-28.17:22:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:22:08::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:22:08::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-12-28.17:22:08::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:22:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:22:09::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:22:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-12-28.17:22:09::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:22:09::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:22:09::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:22:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:22:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:22:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:22:10::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:22:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:22:10::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:22:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-12-28.17:22:11::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:22:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:22:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:22:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-12-28.17:22:11::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:22:12::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2025-12-28.17:22:12::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:12::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2025-12-28.17:22:12::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2025-12-28.17:22:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-12-28.17:22:12::SCWSystem::Checking the domain standalone_domain
LOG::2025-12-28.17:22:12::SCWSystem::Not a boot domain 
LOG::2025-12-28.17:22:12::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-12-28.17:22:12::SCWDomain::Generating domain artifcats
TRACE::2025-12-28.17:22:12::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-28.17:22:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-28.17:22:12::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2025-12-28.17:22:12::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-28.17:22:12::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:12::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:12::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:12::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:22:12::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:22:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:22:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:22:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:22:12::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:12::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:22:12::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:12::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.17:22:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.17:22:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-28.17:22:12::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-12-28.17:22:12::SCWMssOS::doing bsp build ... 
TRACE::2025-12-28.17:22:12::SCWMssOS::System Command Ran  C: & cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-12-28.17:22:12::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:22:12::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:22:12::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:22:12::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:22:12::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:12::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:12::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:12::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:12::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:12::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:22:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:12::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:12::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:22:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:22:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:22:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:22:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:22:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:22:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:14::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2025-12-28.17:22:30::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-12-28.17:22:30::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:22:30::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:22:30::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:22:30::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:22:30::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:30::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:30::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:30::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:30::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:22:30::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:22:30::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:30::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:30::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:30::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:22:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:31::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:31::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:31::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:31::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:22:31::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:22:31::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-28.17:22:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-28.17:22:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:22:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:22:31::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:31::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:31::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:22:31::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:22:31::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:22:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:31::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:31::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:22:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:22:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:22:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:22:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:22:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:32::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:22:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:22:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:22:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:22:33::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:22:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:22:34::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:22:34::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:22:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:22:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:22:34::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:22:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:22:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:22:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:22:37::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-12-28.17:22:37::SCWMssOS::make --no-print-directory archive

TRACE::2025-12-28.17:22:37::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2025-12-28.17:22:37::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2025-12-28.17:22:37::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2025-12-28.17:22:37::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2025-12-28.17:22:37::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2025-12-28.17:22:37::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2025-12-28.17:22:37::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2025-12-28.17:22:37::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2025-12-28.17:22:37::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:22:37::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2025-12-28.17:22:37::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:22:37::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2025-12-28.17:22:37::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2025-12-28.17:22:37::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2025-12-28.17:22:37::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2025-12-28.17:22:37::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2025-12-28.17:22:37::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2025-12-28.17:22:37::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o 
TRACE::2025-12-28.17:22:37::SCWMssOS::ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9
TRACE::2025-12-28.17:22:37::SCWMssOS::_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2025-12-28.17:22:37::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2025-12-28.17:22:37::SCWMssOS::lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vect
TRACE::2025-12-28.17:22:37::SCWMssOS::ors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugi
TRACE::2025-12-28.17:22:37::SCWMssOS::c_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xt
TRACE::2025-12-28.17:22:37::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2025-12-28.17:22:37::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2025-12-28.17:22:37::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2025-12-28.17:22:37::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2025-12-28.17:22:37::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2025-12-28.17:22:37::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2025-12-28.17:22:37::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2025-12-28.17:22:38::SCWMssOS::'Finished building libraries'

TRACE::2025-12-28.17:22:38::SCWMssOS::Copying to export directory.
TRACE::2025-12-28.17:22:38::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-28.17:22:38::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-12-28.17:22:38::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-12-28.17:22:38::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-28.17:22:38::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-28.17:22:38::SCWPlatform::Started preparing the platform 
TRACE::2025-12-28.17:22:38::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-28.17:22:38::SCWSystem::dir created 
TRACE::2025-12-28.17:22:38::SCWSystem::Writing the bif 
TRACE::2025-12-28.17:22:38::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-28.17:22:38::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-28.17:22:38::SCWPlatform::Completed generating the platform
TRACE::2025-12-28.17:22:38::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:22:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:22:38::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:22:38::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:22:38::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:22:38::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:22:38::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:22:38::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:22:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:22:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:22:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:22:38::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:22:38::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:22:38::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:22:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:22:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:22:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:22:38::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:22:38::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"eacee3cf8d1893020e181d7a82d22bf2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-28.17:22:38::SCWPlatform::updated the xpfm file.
TRACE::2025-12-28.17:22:38::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:22:38::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:22:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:22:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:22:38::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:22:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:22:38::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:38::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:22:38::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:22:51::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl & make clean
TRACE::2025-12-28.17:22:51::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-12-28.17:22:51::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-12-28.17:22:51::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-12-28.17:22:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-12-28.17:22:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-12-28.17:22:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-12-28.17:22:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-12-28.17:22:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-12-28.17:22:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s clean 

TRACE::2025-12-28.17:22:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s clean 

TRACE::2025-12-28.17:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-12-28.17:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-12-28.17:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-12-28.17:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s clean 

TRACE::2025-12-28.17:22:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2025-12-28.17:22:53::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-12-28.17:22:53::SCWMssOS::cleaning the bsp 
TRACE::2025-12-28.17:22:53::SCWMssOS::System Command Ran  C: & cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2025-12-28.17:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-12-28.17:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-12-28.17:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s clean 

TRACE::2025-12-28.17:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-12-28.17:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s clean 

TRACE::2025-12-28.17:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s clean 

TRACE::2025-12-28.17:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-12-28.17:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-12-28.17:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-12-28.17:22:55::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-12-28.17:23:01::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2025-12-28.17:23:01::SCWPlatform::Sanity checking of platform is completed
LOG::2025-12-28.17:23:01::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2025-12-28.17:23:01::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-12-28.17:23:01::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-12-28.17:23:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.17:23:01::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-12-28.17:23:01::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:01::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:01::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:01::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:23:01::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:23:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:23:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:23:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:23:01::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:23:01::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:23:01::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:23:01::SCWBDomain::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-12-28.17:23:01::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.17:23:01::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-12-28.17:23:01::SCWBDomain::System Command Ran  C:&  cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-12-28.17:23:01::SCWBDomain::make: Entering directory 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-28.17:23:01::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-12-28.17:23:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:23:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:23:01::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:23:01::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:23:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:23:01::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:23:01::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:23:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:23:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:01::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:01::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:23:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:01::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:01::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:01::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:23:01::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:01::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:01::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:23:02::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:23:02::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:23:02::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:02::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:02::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:02::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:02::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:02::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:02::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:02::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:02::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:23:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:02::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:02::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-12-28.17:23:03::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:23:03::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:23:03::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:23:03::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:23:03::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:03::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:23:03::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:23:03::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:23:03::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:03::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:03::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:03::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:03::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:03::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-28.17:23:03::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-28.17:23:03::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:23:03::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:03::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:03::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:03::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:03::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:03::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:23:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:03::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:03::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:23:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:23:04::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:23:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:23:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:04::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:04::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:05::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:05::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:23:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:23:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:23:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2025-12-28.17:23:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:09::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-12-28.17:23:09::SCWBDomain::make --no-print-directory archive

TRACE::2025-12-28.17:23:09::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2025-12-28.17:23:09::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2025-12-28.17:23:09::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2025-12-28.17:23:09::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2025-12-28.17:23:09::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2025-12-28.17:23:09::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2025-12-28.17:23:09::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2025-12-28.17:23:09::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2025-12-28.17:23:09::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2025-12-28.17:23:09::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2025-12-28.17:23:09::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2025-12-28.17:23:09::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:23:09::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2025-12-28.17:23:09::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2025-12-28.17:23:09::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2025-12-28.17:23:09::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2025-12-28.17:23:09::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2025-12-28.17:23:09::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2025-12-28.17:23:09::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2025-12-28.17:23:09::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2025-12-28.17:23:09::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2025-12-28.17:23:09::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2025-12-28.17:23:09::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2025-12-28.17:23:09::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2025-12-28.17:23:09::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2025-12-28.17:23:09::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2025-12-28.17:23:09::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2025-12-28.17:23:09::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2025-12-28.17:23:09::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2025-12-28.17:23:09::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2025-12-28.17:23:09::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2025-12-28.17:23:10::SCWBDomain::'Finished building libraries'

TRACE::2025-12-28.17:23:10::SCWBDomain::make: Leaving directory 'C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2025-12-28.17:23:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-12-28.17:23:10::SCWBDomain::exa9_0/include -I.

TRACE::2025-12-28.17:23:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:23:10::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:23:10::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-12-28.17:23:10::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:23:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:23:11::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:23:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-12-28.17:23:11::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:23:11::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:23:11::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:23:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:23:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:23:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-12-28.17:23:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-12-28.17:23:12::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:23:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:23:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-12-28.17:23:13::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:23:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-12-28.17:23:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-12-28.17:23:13::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-12-28.17:23:13::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-12-28.17:23:14::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o  pcap
TRACE::2025-12-28.17:23:14::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:14::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2025-12-28.17:23:14::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2025-12-28.17:23:14::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-12-28.17:23:14::SCWSystem::Checking the domain standalone_domain
LOG::2025-12-28.17:23:14::SCWSystem::Not a boot domain 
LOG::2025-12-28.17:23:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-12-28.17:23:14::SCWDomain::Generating domain artifcats
TRACE::2025-12-28.17:23:14::SCWMssOS::Generating standalone artifcats
TRACE::2025-12-28.17:23:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2025-12-28.17:23:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2025-12-28.17:23:14::SCWMssOS:: Copying the user libraries. 
TRACE::2025-12-28.17:23:14::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:14::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:14::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:14::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:23:14::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:23:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:23:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:23:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:23:14::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:14::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:23:14::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:14::SCWMssOS::Completed writing the mss file at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-12-28.17:23:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-12-28.17:23:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-12-28.17:23:14::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-12-28.17:23:14::SCWMssOS::doing bsp build ... 
TRACE::2025-12-28.17:23:14::SCWMssOS::System Command Ran  C: & cd  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-12-28.17:23:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:23:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:23:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:23:14::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:23:14::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:23:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:23:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:23:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:15::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:15::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:15::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:23:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:23:15::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:23:15::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:23:16::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:16::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:16::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:16::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:16::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:16::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:23:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:23:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:23:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:16::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2025-12-28.17:23:32::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-12-28.17:23:32::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-12-28.17:23:32::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-12-28.17:23:32::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-12-28.17:23:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-12-28.17:23:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-12-28.17:23:32::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-12-28.17:23:32::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:32::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:23:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:32::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:32::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:23:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:32::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-12-28.17:23:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-12-28.17:23:33::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-12-28.17:23:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-12-28.17:23:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-12-28.17:23:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-12-28.17:23:33::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:33::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:33::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:23:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:23:33::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2025-12-28.17:23:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:33::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2025-12-28.17:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-12-28.17:23:34::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-12-28.17:23:34::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-12-28.17:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:34::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2025-12-28.17:23:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:35::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:35::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2025-12-28.17:23:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-12-28.17:23:35::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-12-28.17:23:35::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-12-28.17:23:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-12-28.17:23:36::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-12-28.17:23:36::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-12-28.17:23:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-12-28.17:23:36::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-12-28.17:23:36::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-12-28.17:23:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-12-28.17:23:36::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-12-28.17:23:36::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-12-28.17:23:40::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-12-28.17:23:40::SCWMssOS::make --no-print-directory archive

TRACE::2025-12-28.17:23:40::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2025-12-28.17:23:40::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2025-12-28.17:23:40::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2025-12-28.17:23:40::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2025-12-28.17:23:40::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2025-12-28.17:23:40::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2025-12-28.17:23:40::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2025-12-28.17:23:40::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2025-12-28.17:23:40::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:23:40::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2025-12-28.17:23:40::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2025-12-28.17:23:40::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2025-12-28.17:23:40::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2025-12-28.17:23:40::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2025-12-28.17:23:40::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2025-12-28.17:23:40::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2025-12-28.17:23:40::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2025-12-28.17:23:40::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o 
TRACE::2025-12-28.17:23:40::SCWMssOS::ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9
TRACE::2025-12-28.17:23:40::SCWMssOS::_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2025-12-28.17:23:40::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2025-12-28.17:23:40::SCWMssOS::lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vect
TRACE::2025-12-28.17:23:40::SCWMssOS::ors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugi
TRACE::2025-12-28.17:23:40::SCWMssOS::c_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xt
TRACE::2025-12-28.17:23:40::SCWMssOS::ime_l.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2025-12-28.17:23:40::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2025-12-28.17:23:40::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2025-12-28.17:23:40::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2025-12-28.17:23:40::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2025-12-28.17:23:40::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2025-12-28.17:23:40::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2025-12-28.17:23:40::SCWMssOS::'Finished building libraries'

TRACE::2025-12-28.17:23:40::SCWMssOS::Copying to export directory.
TRACE::2025-12-28.17:23:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-12-28.17:23:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-12-28.17:23:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-12-28.17:23:41::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2025-12-28.17:23:41::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2025-12-28.17:23:41::SCWPlatform::Started preparing the platform 
TRACE::2025-12-28.17:23:41::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2025-12-28.17:23:41::SCWSystem::dir created 
TRACE::2025-12-28.17:23:41::SCWSystem::Writing the bif 
TRACE::2025-12-28.17:23:41::SCWPlatform::Started writing the spfm file 
TRACE::2025-12-28.17:23:41::SCWPlatform::Started writing the xpfm file 
TRACE::2025-12-28.17:23:41::SCWPlatform::Completed generating the platform
TRACE::2025-12-28.17:23:41::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:23:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:23:41::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:23:41::SCWMssOS::Saving the mss changes C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-12-28.17:23:41::SCWMssOS::Completed writemss as part of save.
TRACE::2025-12-28.17:23:41::SCWMssOS::Commit changes completed.
TRACE::2025-12-28.17:23:41::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:23:41::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:23:41::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:23:41::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:23:41::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:23:41::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:23:41::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"eacee3cf8d1893020e181d7a82d22bf2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-12-28.17:23:41::SCWPlatform::updated the xpfm file.
TRACE::2025-12-28.17:23:41::SCWPlatform::Trying to open the hw design at C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA given C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA absoulate path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform::DSA directory C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2025-12-28.17:23:41::SCWPlatform:: Platform Path C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2025-12-28.17:23:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2025-12-28.17:23:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-12-28.17:23:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-12-28.17:23:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-12-28.17:23:41::SCWMssOS::Checking the sw design at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-12-28.17:23:41::SCWMssOS::DEBUG:  swdes dump  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2025-12-28.17:23:41::SCWMssOS::Sw design exists and opened at  C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:42::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:42::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:42::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:42::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:42::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:42::SCWPlatform::Do not have an existing db opened. 
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWReader::Active system found as  design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWDomain::checking for install qemu data   : 
TRACE::2026-01-09.14:15:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-01-09.14:15:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  
TRACE::2026-01-09.14:15:43::SCWMssOS::No sw design opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::mss exists loading the mss file  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::Opened the sw design from mss  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::Adding the swdes entry C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2026-01-09.14:15:43::SCWMssOS::updating the scw layer about changes
TRACE::2026-01-09.14:15:43::SCWMssOS::Opened the sw design.  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS:: library already available in sw design:  xilffs:4.5
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2026-01-09.14:15:43::SCWMssOS::Saving the mss changes C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-09.14:15:43::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-09.14:15:43::SCWMssOS::Commit changes completed.
TRACE::2026-01-09.14:15:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-01-09.14:15:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWReader::No isolation master present  
TRACE::2026-01-09.14:15:43::SCWDomain::checking for install qemu data   : 
TRACE::2026-01-09.14:15:43::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2026-01-09.14:15:43::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::No sw design opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::mss exists loading the mss file  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::Opened the sw design from mss  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::Adding the swdes entry C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2026-01-09.14:15:43::SCWMssOS::updating the scw layer about changes
TRACE::2026-01-09.14:15:43::SCWMssOS::Opened the sw design.  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS:: library already available in sw design:  lwip211:1.5
TRACE::2026-01-09.14:15:43::SCWMssOS::Saving the mss changes C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-09.14:15:43::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-09.14:15:43::SCWMssOS::Commit changes completed.
TRACE::2026-01-09.14:15:43::SCWReader::Adding prebuilt librarypaths as   
TRACE::2026-01-09.14:15:43::SCWReader::Adding prebuilt incpaths  as   
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWReader::No isolation master present  
LOG::2026-01-09.14:15:43::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Sanity checking of platform is completed
LOG::2026-01-09.14:15:43::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2026-01-09.14:15:43::SCWSystem::Checking the domain zynq_fsbl
LOG::2026-01-09.14:15:43::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2026-01-09.14:15:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-09.14:15:43::SCWDomain::Building the domain :  zynq_fsbl
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:43::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:43::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:43::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:43::SCWBDomain::Completed writing the mss file at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2026-01-09.14:15:43::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-09.14:15:43::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2026-01-09.14:15:43::SCWBDomain::System Command Ran  C:&  cd  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2026-01-09.14:15:44::SCWBDomain::make: Entering directory 'C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2026-01-09.14:15:44::SCWBDomain::make --no-print-directory seq_libs

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-09.14:15:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-09.14:15:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-01-09.14:15:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-01-09.14:15:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-09.14:15:44::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-09.14:15:44::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-09.14:15:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2026-01-09.14:15:44::SCWBDomain::make -j 14 --no-print-directory par_libs

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-09.14:15:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-09.14:15:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-01-09.14:15:44::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-01-09.14:15:44::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-09.14:15:44::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-09.14:15:44::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-09.14:15:44::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:44::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:44::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:44::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2026-01-09.14:15:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:44::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-09.14:15:45::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-09.14:15:45::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-09.14:15:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:45::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:45::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:45::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:45::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-09.14:15:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-09.14:15:45::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:45::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2026-01-09.14:15:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2026-01-09.14:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:46::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2026-01-09.14:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:46::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:46::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2026-01-09.14:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-09.14:15:46::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-09.14:15:46::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2026-01-09.14:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:46::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2026-01-09.14:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_5/src"

TRACE::2026-01-09.14:15:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:46::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:47::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2026-01-09.14:15:47::SCWBDomain::make --no-print-directory archive

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2026-01-09.14:15:47::SCWBDomain::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2026-01-09.14:15:47::SCWBDomain::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2026-01-09.14:15:47::SCWBDomain::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2026-01-09.14:15:47::SCWBDomain::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2026-01-09.14:15:47::SCWBDomain::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_co
TRACE::2026-01-09.14:15:47::SCWBDomain::rtexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_co
TRACE::2026-01-09.14:15:47::SCWBDomain::rtexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps7
TRACE::2026-01-09.14:15:47::SCWBDomain::_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/li
TRACE::2026-01-09.14:15:47::SCWBDomain::b/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9
TRACE::2026-01-09.14:15:47::SCWBDomain::_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_
TRACE::2026-01-09.14:15:47::SCWBDomain::0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/l
TRACE::2026-01-09.14:15:47::SCWBDomain::ib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa
TRACE::2026-01-09.14:15:47::SCWBDomain::9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xqspips_g.o ps7_cortexa9
TRACE::2026-01-09.14:15:47::SCWBDomain::_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa
TRACE::2026-01-09.14:15:47::SCWBDomain::9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xemacps_contr
TRACE::2026-01-09.14:15:47::SCWBDomain::ol.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xsdps_host.o
TRACE::2026-01-09.14:15:47::SCWBDomain:: ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/sleep.o p
TRACE::2026-01-09.14:15:47::SCWBDomain::s7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_
TRACE::2026-01-09.14:15:47::SCWBDomain::0/lib/xdevcfg.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/x
TRACE::2026-01-09.14:15:47::SCWBDomain::il_cache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/tra
TRACE::2026-01-09.14:15:47::SCWBDomain::nslation_table.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cp
TRACE::2026-01-09.14:15:47::SCWBDomain::u_init.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscug
TRACE::2026-01-09.14:15:47::SCWBDomain::ic_g.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/outbyte.
TRACE::2026-01-09.14:15:47::SCWBDomain::o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_i
TRACE::2026-01-09.14:15:47::SCWBDomain::ntr.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk
TRACE::2026-01-09.14:15:47::SCWBDomain::.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2026-01-09.14:15:47::SCWBDomain::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2026-01-09.14:15:47::SCWBDomain::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2026-01-09.14:15:47::SCWBDomain::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2026-01-09.14:15:47::SCWBDomain::ortexa9_0/lib/xadcps_sinit.o

TRACE::2026-01-09.14:15:47::SCWBDomain::'Finished building libraries'

TRACE::2026-01-09.14:15:47::SCWBDomain::make: Leaving directory 'C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2026-01-09.14:15:47::SCWBDomain::exa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-09.14:15:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-09.14:15:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2026-01-09.14:15:47::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-09.14:15:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2026-01-09.14:15:47::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-09.14:15:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2026-01-09.14:15:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-09.14:15:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2026-01-09.14:15:47::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2026-01-09.14:15:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2026-01-09.14:15:47::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2026-01-09.14:15:47::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o  pcap
TRACE::2026-01-09.14:15:47::SCWBDomain::.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:47::SCWBDomain::Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgc
TRACE::2026-01-09.14:15:47::SCWBDomain::c,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                   -Wl,--gc-sections -Lzyn
TRACE::2026-01-09.14:15:47::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2026-01-09.14:15:48::SCWSystem::Checking the domain standalone_domain
LOG::2026-01-09.14:15:48::SCWSystem::Not a boot domain 
LOG::2026-01-09.14:15:48::SCWSystem::Started Processing the domain standalone_domain
TRACE::2026-01-09.14:15:48::SCWDomain::Generating domain artifcats
TRACE::2026-01-09.14:15:48::SCWMssOS::Generating standalone artifcats
TRACE::2026-01-09.14:15:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2026-01-09.14:15:48::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_domain/qemu/
TRACE::2026-01-09.14:15:48::SCWMssOS:: Copying the user libraries. 
TRACE::2026-01-09.14:15:48::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:48::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:48::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:48::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:48::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:48::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:48::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:48::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:48::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:48::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:48::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:48::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:48::SCWMssOS::Completed writing the mss file at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2026-01-09.14:15:48::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:48::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2026-01-09.14:15:48::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2026-01-09.14:15:48::SCWDomain::Building the domain :  standalone_domain
TRACE::2026-01-09.14:15:48::SCWMssOS::doing bsp build ... 
TRACE::2026-01-09.14:15:48::SCWMssOS::System Command Ran  C: & cd  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2026-01-09.14:15:48::SCWMssOS::make --no-print-directory seq_libs

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-09.14:15:48::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-09.14:15:48::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-01-09.14:15:48::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-01-09.14:15:48::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:48::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:48::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2026-01-09.14:15:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-09.14:15:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-09.14:15:49::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:49::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:49::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-09.14:15:49::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:49::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2026-01-09.14:15:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:49::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2026-01-09.14:15:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2026-01-09.14:15:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2026-01-09.14:15:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-09.14:15:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-09.14:15:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:50::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2026-01-09.14:15:53::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2026-01-09.14:15:53::SCWMssOS::make -j 14 --no-print-directory par_libs

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2026-01-09.14:15:53::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2026-01-09.14:15:53::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2026-01-09.14:15:53::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2026-01-09.14:15:53::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_5/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2026-01-09.14:15:53::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2026-01-09.14:15:53::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-09.14:15:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:53::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2026-01-09.14:15:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2026-01-09.14:15:53::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2026-01-09.14:15:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2026-01-09.14:15:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2026-01-09.14:15:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2026-01-09.14:15:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_14/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_14/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-09.14:15:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-09.14:15:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2026-01-09.14:15:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_9/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_5/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2026-01-09.14:15:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2026-01-09.14:15:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_12/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:54::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_5/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2026-01-09.14:15:54::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2026-01-09.14:15:54::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2026-01-09.14:15:54::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2026-01-09.14:15:54::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2026-01-09.14:15:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2026-01-09.14:15:54::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2026-01-09.14:15:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2026-01-09.14:15:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2026-01-09.14:15:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2026-01-09.14:15:55::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2026-01-09.14:15:55::SCWMssOS::make --no-print-directory archive

TRACE::2026-01-09.14:15:55::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xplatform_info.o ps7_c
TRACE::2026-01-09.14:15:55::SCWMssOS::ortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xusbps_sinit.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xil_sleeptimer.o p
TRACE::2026-01-09.14:15:55::SCWMssOS::s7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xsdps_opt
TRACE::2026-01-09.14:15:55::SCWMssOS::ions.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cor
TRACE::2026-01-09.14:15:55::SCWMssOS::texa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xscutimer_selftest
TRACE::2026-01-09.14:15:55::SCWMssOS::.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xsdps.o ps7_c
TRACE::2026-01-09.14:15:55::SCWMssOS::ortexa9_0/lib/close.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_c
TRACE::2026-01-09.14:15:55::SCWMssOS::ortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xil_clocking.o ps
TRACE::2026-01-09.14:15:55::SCWMssOS::7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/l
TRACE::2026-01-09.14:15:55::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa
TRACE::2026-01-09.14:15:55::SCWMssOS::9_0/lib/outbyte.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xusbps_hw.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/l
TRACE::2026-01-09.14:15:55::SCWMssOS::ib/asm_vectors.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xi
TRACE::2026-01-09.14:15:55::SCWMssOS::l_testcache.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/
TRACE::2026-01-09.14:15:55::SCWMssOS::xdevcfg_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_
TRACE::2026-01-09.14:15:55::SCWMssOS::0/lib/xqspips_g.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0
TRACE::2026-01-09.14:15:55::SCWMssOS::/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2026-01-09.14:15:55::SCWMssOS::7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xusbps_intr.o p
TRACE::2026-01-09.14:15:55::SCWMssOS::s7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/sleep.o 
TRACE::2026-01-09.14:15:55::SCWMssOS::ps7_cortexa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/read.o ps7_cortexa9
TRACE::2026-01-09.14:15:55::SCWMssOS::_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xi
TRACE::2026-01-09.14:15:55::SCWMssOS::l_testio.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/
TRACE::2026-01-09.14:15:55::SCWMssOS::lib/write.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/vect
TRACE::2026-01-09.14:15:55::SCWMssOS::ors.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugi
TRACE::2026-01-09.14:15:55::SCWMssOS::c_sinit.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xscugic_sel
TRACE::2026-01-09.14:15:55::SCWMssOS::ftest.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xsdps_c
TRACE::2026-01-09.14:15:55::SCWMssOS::ard.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops_hw
TRACE::2026-01-09.14:15:55::SCWMssOS::.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/errno.o ps7_corte
TRACE::2026-01-09.14:15:55::SCWMssOS::xa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/_exit.o ps7_cor
TRACE::2026-01-09.14:15:55::SCWMssOS::texa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/xil-crt0.o ps7_
TRACE::2026-01-09.14:15:55::SCWMssOS::cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xqspips_sinit.o ps7_c
TRACE::2026-01-09.14:15:55::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o

TRACE::2026-01-09.14:15:55::SCWMssOS::'Finished building libraries'

TRACE::2026-01-09.14:15:55::SCWMssOS::Copying to export directory.
TRACE::2026-01-09.14:15:55::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2026-01-09.14:15:55::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2026-01-09.14:15:55::SCWSystem::Completed Processing the domain standalone_domain
LOG::2026-01-09.14:15:55::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2026-01-09.14:15:55::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Started preparing the platform 
TRACE::2026-01-09.14:15:55::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWSystem::dir created 
TRACE::2026-01-09.14:15:55::SCWSystem::Writing the bif 
TRACE::2026-01-09.14:15:55::SCWPlatform::Started writing the spfm file 
TRACE::2026-01-09.14:15:55::SCWPlatform::Started writing the xpfm file 
TRACE::2026-01-09.14:15:55::SCWPlatform::Completed generating the platform
TRACE::2026-01-09.14:15:55::SCWMssOS::Saving the mss changes C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-09.14:15:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-09.14:15:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-09.14:15:55::SCWMssOS::Saving the mss changes C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2026-01-09.14:15:55::SCWMssOS::Completed writemss as part of save.
TRACE::2026-01-09.14:15:55::SCWMssOS::Commit changes completed.
TRACE::2026-01-09.14:15:55::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:55::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:55::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:55::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:55::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:55::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:55::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/Users/CamLT/AX7010_Work/UltrasonicFPGA2021/Vivado/ultrasonic_fpga_2021/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"c9fcc2f2165c619748c8e4303559f135",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.5", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2021.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.5",
					"mssFile":	"",
					"md5Digest":	"eacee3cf8d1893020e181d7a82d22bf2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2026-01-09.14:15:55::SCWPlatform::updated the xpfm file.
TRACE::2026-01-09.14:15:55::SCWPlatform::Trying to open the hw design at C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA given C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA absoulate path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform::DSA directory C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw
TRACE::2026-01-09.14:15:55::SCWPlatform:: Platform Path C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2026-01-09.14:15:55::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2026-01-09.14:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2026-01-09.14:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2026-01-09.14:15:55::SCWMssOS::Checking the sw design at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2026-01-09.14:15:55::SCWMssOS::DEBUG:  swdes dump  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2026-01-09.14:15:55::SCWMssOS::Sw design exists and opened at  C:/Users/Cam/AX7010_Work/UltrasonicFPGA2021/Vitis/design_1_wrapper/ps7_cortexa9_0/standalone_domain/bsp/system.mss
