<html lang="en">
<head>
<title>i386-Regs - Using as</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using as">
<meta name="generator" content="makeinfo 4.13">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="i386_002dDependent.html#i386_002dDependent" title="i386-Dependent">
<link rel="prev" href="i386_002dMnemonics.html#i386_002dMnemonics" title="i386-Mnemonics">
<link rel="next" href="i386_002dPrefixes.html#i386_002dPrefixes" title="i386-Prefixes">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
This file documents the GNU Assembler "as".

Copyright (C) 1991, 92, 93, 94, 95, 96, 97, 98, 99, 2000, 2001, 2002,
2006, 2007, 2008 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3
or any later version published by the Free Software Foundation;
with no Invariant Sections, with no Front-Cover Texts, and with no
Back-Cover Texts.  A copy of the license is included in the
section entitled ``GNU Free Documentation License''.

-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc    { font-variant:small-caps }
  span.roman { font-family:serif; font-weight:normal; } 
  span.sansserif { font-family:sans-serif; font-weight:normal; } 
--></style>
<link rel="stylesheet" type="text/css" href="../cs.css">
</head>
<body>
<div class="node">
<a name="i386-Regs"></a>
<a name="i386_002dRegs"></a>
<p>
Next:&nbsp;<a rel="next" accesskey="n" href="i386_002dPrefixes.html#i386_002dPrefixes">i386-Prefixes</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="i386_002dMnemonics.html#i386_002dMnemonics">i386-Mnemonics</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="i386_002dDependent.html#i386_002dDependent">i386-Dependent</a>
<hr>
</div>

<h4 class="subsection">9.13.6 Register Naming</h4>

<p><a name="index-i386-registers-914"></a><a name="index-registers_002c-i386-915"></a><a name="index-x86_002d64-registers-916"></a><a name="index-registers_002c-x86_002d64-917"></a>Register operands are always prefixed with &lsquo;<samp><span class="samp">%</span></samp>&rsquo;.  The 80386 registers
consist of

     <ul>
<li>the 8 32-bit registers &lsquo;<samp><span class="samp">%eax</span></samp>&rsquo; (the accumulator), &lsquo;<samp><span class="samp">%ebx</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%ecx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%edx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%edi</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%esi</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%ebp</span></samp>&rsquo; (the
frame pointer), and &lsquo;<samp><span class="samp">%esp</span></samp>&rsquo; (the stack pointer).

     <li>the 8 16-bit low-ends of these: &lsquo;<samp><span class="samp">%ax</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%bx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%cx</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%dx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%di</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%si</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%bp</span></samp>&rsquo;, and &lsquo;<samp><span class="samp">%sp</span></samp>&rsquo;.

     <li>the 8 8-bit registers: &lsquo;<samp><span class="samp">%ah</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%al</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%bh</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%bl</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%ch</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%cl</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%dh</span></samp>&rsquo;, and &lsquo;<samp><span class="samp">%dl</span></samp>&rsquo; (These
are the high-bytes and low-bytes of &lsquo;<samp><span class="samp">%ax</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%bx</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%cx</span></samp>&rsquo;, and &lsquo;<samp><span class="samp">%dx</span></samp>&rsquo;)

     <li>the 6 section registers &lsquo;<samp><span class="samp">%cs</span></samp>&rsquo; (code section), &lsquo;<samp><span class="samp">%ds</span></samp>&rsquo;
(data section), &lsquo;<samp><span class="samp">%ss</span></samp>&rsquo; (stack section), &lsquo;<samp><span class="samp">%es</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%fs</span></samp>&rsquo;,
and &lsquo;<samp><span class="samp">%gs</span></samp>&rsquo;.

     <li>the 3 processor control registers &lsquo;<samp><span class="samp">%cr0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%cr2</span></samp>&rsquo;, and
&lsquo;<samp><span class="samp">%cr3</span></samp>&rsquo;.

     <li>the 6 debug registers &lsquo;<samp><span class="samp">%db0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%db1</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%db2</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%db3</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%db6</span></samp>&rsquo;, and &lsquo;<samp><span class="samp">%db7</span></samp>&rsquo;.

     <li>the 2 test registers &lsquo;<samp><span class="samp">%tr6</span></samp>&rsquo; and &lsquo;<samp><span class="samp">%tr7</span></samp>&rsquo;.

     <li>the 8 floating point register stack &lsquo;<samp><span class="samp">%st</span></samp>&rsquo; or equivalently
&lsquo;<samp><span class="samp">%st(0)</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%st(1)</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%st(2)</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%st(3)</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%st(4)</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%st(5)</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%st(6)</span></samp>&rsquo;, and &lsquo;<samp><span class="samp">%st(7)</span></samp>&rsquo;. 
These registers are overloaded by 8 MMX registers &lsquo;<samp><span class="samp">%mm0</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%mm1</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%mm2</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%mm3</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%mm4</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%mm5</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%mm6</span></samp>&rsquo; and &lsquo;<samp><span class="samp">%mm7</span></samp>&rsquo;.

     <li>the 8 SSE registers registers &lsquo;<samp><span class="samp">%xmm0</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%xmm1</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%xmm2</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%xmm3</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%xmm4</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%xmm5</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%xmm6</span></samp>&rsquo; and &lsquo;<samp><span class="samp">%xmm7</span></samp>&rsquo;. 
</ul>

   <p>The AMD x86-64 architecture extends the register set by:

     <ul>
<li>enhancing the 8 32-bit registers to 64-bit: &lsquo;<samp><span class="samp">%rax</span></samp>&rsquo; (the
accumulator), &lsquo;<samp><span class="samp">%rbx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%rcx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%rdx</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%rdi</span></samp>&rsquo;,
&lsquo;<samp><span class="samp">%rsi</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%rbp</span></samp>&rsquo; (the frame pointer), &lsquo;<samp><span class="samp">%rsp</span></samp>&rsquo; (the stack
pointer)

     <li>the 8 extended registers &lsquo;<samp><span class="samp">%r8</span></samp>&rsquo;&ndash;&lsquo;<samp><span class="samp">%r15</span></samp>&rsquo;.

     <li>the 8 32-bit low ends of the extended registers: &lsquo;<samp><span class="samp">%r8d</span></samp>&rsquo;&ndash;&lsquo;<samp><span class="samp">%r15d</span></samp>&rsquo;

     <li>the 8 16-bit low ends of the extended registers: &lsquo;<samp><span class="samp">%r8w</span></samp>&rsquo;&ndash;&lsquo;<samp><span class="samp">%r15w</span></samp>&rsquo;

     <li>the 8 8-bit low ends of the extended registers: &lsquo;<samp><span class="samp">%r8b</span></samp>&rsquo;&ndash;&lsquo;<samp><span class="samp">%r15b</span></samp>&rsquo;

     <li>the 4 8-bit registers: &lsquo;<samp><span class="samp">%sil</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%dil</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%bpl</span></samp>&rsquo;, &lsquo;<samp><span class="samp">%spl</span></samp>&rsquo;.

     <li>the 8 debug registers: &lsquo;<samp><span class="samp">%db8</span></samp>&rsquo;&ndash;&lsquo;<samp><span class="samp">%db15</span></samp>&rsquo;.

     <li>the 8 SSE registers: &lsquo;<samp><span class="samp">%xmm8</span></samp>&rsquo;&ndash;&lsquo;<samp><span class="samp">%xmm15</span></samp>&rsquo;. 
</ul>

   </body></html>

