{"vcs1":{"timestamp_begin":1684245468.872950990, "rt":1.50, "ut":0.54, "st":0.23}}
{"vcselab":{"timestamp_begin":1684245470.462490246, "rt":1.38, "ut":0.53, "st":0.15}}
{"link":{"timestamp_begin":1684245471.912270841, "rt":0.50, "ut":0.25, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684245468.195383544}
{"VCS_COMP_START_TIME": 1684245468.195383544}
{"VCS_COMP_END_TIME": 1684245474.012397970}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 331004}}
{"stitch_vcselab": {"peak_mem": 221012}}
