<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _fifo_read has rd_ptr as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>191</source_line>
		<phase>sched</phase>
		<order>1</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 320 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>21</order>
	</message>
	<resource>
		<res_id>69</res_id>
		<opcode>92</opcode>
		<latency>0</latency>
		<delay>0.0677</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>70</res_id>
		<opcode>93</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>62</res_id>
		<opcode>85</opcode>
		<latency>0</latency>
		<delay>0.1497</delay>
		<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>20.9817</unit_area>
		<comb_area>20.9817</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_rd_ptr</thread>
		<op>
			<id>3507</id>
			<opcode>92</opcode>
			<source_loc>1964</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3508</id>
			<opcode>93</opcode>
			<source_loc>1964</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3509</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2909,1968,1967</sub_loc>
		</source_loc>
		<op>
			<id>3510</id>
			<opcode>85</opcode>
			<source_loc>2909,1968,1967</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>61</res_id>
		<opcode>84</opcode>
		<latency>0</latency>
		<delay>0.0596</delay>
		<module_name>feature_write_addr_gen_Nei7u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>!=</label>
		<unit_area>8.2080</unit_area>
		<comb_area>8.2080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_wr_ptr</thread>
		<source_loc>
			<id>3511</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1943,1942</sub_loc>
		</source_loc>
		<op>
			<id>3512</id>
			<opcode>84</opcode>
			<source_loc>1943,1942</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3513</id>
			<opcode>93</opcode>
			<source_loc>1944</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3514</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2910,1948,1947</sub_loc>
		</source_loc>
		<op>
			<id>3515</id>
			<opcode>85</opcode>
			<source_loc>2910,1948,1947</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_rd_en</thread>
		<op>
			<id>3517</id>
			<opcode>92</opcode>
			<source_loc>1924</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3518</id>
			<opcode>93</opcode>
			<source_loc>1924</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_wr_en</thread>
	</pm_ops>
	<resource>
		<res_id>63</res_id>
		<opcode>86</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>feature_write_addr_gen_Add2i1u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>12.4317</unit_area>
		<comb_area>12.4317</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.1442</delay>
		<module_name>feature_write_addr_gen_MuxSubi1u3u3u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;3&gt; )
  (a - 1ULL) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>88</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>feature_write_addr_gen_N_Mux_3_2_28_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>35.2431</unit_area>
		<comb_area>35.2431</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_cnt</thread>
		<op>
			<id>3520</id>
			<opcode>92</opcode>
			<source_loc>1879</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3521</id>
			<opcode>93</opcode>
			<source_loc>1877</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3522</id>
			<opcode>93</opcode>
			<source_loc>1879</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3523</id>
			<opcode>92</opcode>
			<source_loc>1894</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3524</id>
			<opcode>93</opcode>
			<source_loc>1894</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3525</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1888,1887</sub_loc>
		</source_loc>
		<op>
			<id>3526</id>
			<opcode>86</opcode>
			<source_loc>1888,1887</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3527</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2913,1898,1897</sub_loc>
		</source_loc>
		<op>
			<id>3528</id>
			<opcode>73</opcode>
			<source_loc>2913,1898,1897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3529</id>
			<opcode>88</opcode>
			<source_loc>2914</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3530</id>
			<opcode>88</opcode>
			<source_loc>2915</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>74</res_id>
		<opcode>97</opcode>
		<latency>0</latency>
		<delay>0.2886</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_8_35_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(8)</label>
		<unit_area>4818.5064</unit_area>
		<comb_area>4818.5064</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_read</thread>
		<op>
			<id>3537</id>
			<opcode>92</opcode>
			<source_loc>1854</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3538</id>
			<opcode>93</opcode>
			<source_loc>1854</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3539</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1858</sub_loc>
		</source_loc>
		<op>
			<id>3540</id>
			<opcode>97</opcode>
			<source_loc>1858</source_loc>
			<port>
				<name>in9</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in8</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in7</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in6</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>58</res_id>
		<opcode>81</opcode>
		<latency>0</latency>
		<delay>0.0695</delay>
		<module_name>feature_write_addr_gen_Eqi7u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>5.8824</unit_area>
		<comb_area>5.8824</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>79</opcode>
		<latency>0</latency>
		<delay>0.0627</delay>
		<module_name>feature_write_addr_gen_Eqi6u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>8.3277</unit_area>
		<comb_area>8.3277</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>78</opcode>
		<latency>0</latency>
		<delay>0.0726</delay>
		<module_name>feature_write_addr_gen_Eqi5u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>11.4057</unit_area>
		<comb_area>11.4057</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>77</opcode>
		<latency>0</latency>
		<delay>0.0520</delay>
		<module_name>feature_write_addr_gen_Eqi4u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>76</opcode>
		<latency>0</latency>
		<delay>0.0726</delay>
		<module_name>feature_write_addr_gen_Eqi3u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>11.4057</unit_area>
		<comb_area>11.4057</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>75</opcode>
		<latency>0</latency>
		<delay>0.0520</delay>
		<module_name>feature_write_addr_gen_Eqi2u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>0.0520</delay>
		<module_name>feature_write_addr_gen_Eqi1u3_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>78</res_id>
		<opcode>101</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_write</thread>
		<source_loc>
			<id>3541</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1839,1838</sub_loc>
		</source_loc>
		<op>
			<id>3542</id>
			<opcode>84</opcode>
			<source_loc>1839,1838</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3543</id>
			<opcode>93</opcode>
			<source_loc>1840</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3544</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3545</id>
			<opcode>81</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3546</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3547</id>
			<opcode>79</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3548</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3549</id>
			<opcode>78</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3550</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3551</id>
			<opcode>77</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3552</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3553</id>
			<opcode>76</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3554</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3555</id>
			<opcode>75</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3556</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1843,1842</sub_loc>
		</source_loc>
		<op>
			<id>3557</id>
			<opcode>74</opcode>
			<source_loc>1843,1842</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3558</id>
			<opcode>92</opcode>
			<source_loc>1843</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3559</id>
			<opcode>101</opcode>
			<source_loc>1843</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>60</res_id>
		<opcode>83</opcode>
		<latency>0</latency>
		<delay>0.2725</delay>
		<module_name>feature_write_addr_gen_Add2i1u32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>250.0533</unit_area>
		<comb_area>250.0533</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>64</res_id>
		<opcode>87</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_34_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>feature_write_addr_gen_Muxi0u32u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>229.8240</unit_area>
		<comb_area>229.8240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_up_count</thread>
		<op>
			<id>3561</id>
			<opcode>92</opcode>
			<source_loc>1806</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3562</id>
			<opcode>93</opcode>
			<source_loc>1806</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3563</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1810,1809</sub_loc>
		</source_loc>
		<op>
			<id>3564</id>
			<opcode>83</opcode>
			<source_loc>1810,1809</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3565</id>
			<opcode>87</opcode>
			<source_loc>3071</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3566</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3072,1801</sub_loc>
		</source_loc>
		<op>
			<id>3567</id>
			<opcode>71</opcode>
			<source_loc>3072,1801</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>80</res_id>
		<opcode>103</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>feature_write_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_address</thread>
		<op>
			<id>3570</id>
			<opcode>103</opcode>
			<source_loc>1789</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>57</res_id>
		<opcode>80</opcode>
		<latency>0</latency>
		<delay>0.1315</delay>
		<module_name>feature_write_addr_gen_Eqi2u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>16.5357</unit_area>
		<comb_area>16.5357</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>83</res_id>
		<opcode>106</opcode>
		<latency>0</latency>
		<delay>0.1264</delay>
		<module_name>feature_write_addr_gen_OrReduction_8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>19.1520</unit_area>
		<comb_area>19.1520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>84</res_id>
		<opcode>107</opcode>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>feature_write_addr_gen_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>66</res_id>
		<opcode>89</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>feature_write_addr_gen_N_Muxb_1_2_26_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_stop</thread>
		<source_loc>
			<id>3571</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1764,1765</sub_loc>
		</source_loc>
		<op>
			<id>3572</id>
			<opcode>80</opcode>
			<source_loc>1764,1765</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3573</id>
			<opcode>106</opcode>
			<source_loc>3074</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3574</id>
			<opcode>107</opcode>
			<source_loc>1775</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3575</id>
			<opcode>89</opcode>
			<source_loc>3073</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3576</id>
			<opcode>93</opcode>
			<source_loc>3074</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>67</res_id>
		<opcode>90</opcode>
		<latency>0</latency>
		<delay>0.0636</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_25_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>704.5200</unit_area>
		<comb_area>704.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_read_data</thread>
		<source_loc>
			<id>3580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3076,1748</sub_loc>
		</source_loc>
		<op>
			<id>3581</id>
			<opcode>90</opcode>
			<source_loc>3076,1748</source_loc>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>85</res_id>
		<opcode>108</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>feature_write_addr_gen_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>68</res_id>
		<opcode>91</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_24_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2298.2400</unit_area>
		<comb_area>2298.2400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_Muxu32i0u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_assign</thread>
		<op>
			<id>3582</id>
			<opcode>92</opcode>
			<source_loc>1690</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3583</id>
			<opcode>101</opcode>
			<source_loc>1690</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3584</id>
			<opcode>108</opcode>
			<source_loc>1676</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>3585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3086,1688</sub_loc>
		</source_loc>
		<op>
			<id>3586</id>
			<opcode>91</opcode>
			<source_loc>3086,1688</source_loc>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
		<op>
			<id>3587</id>
			<opcode>92</opcode>
			<source_loc>1690</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3588</id>
			<opcode>101</opcode>
			<source_loc>3084</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3589</id>
			<opcode>93</opcode>
			<source_loc>3084</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3590</id>
			<opcode>92</opcode>
			<source_loc>1690</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3591</id>
			<opcode>108</opcode>
			<source_loc>3083</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<source_loc>
			<id>3592</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3077,1702</sub_loc>
		</source_loc>
		<op>
			<id>3593</id>
			<opcode>1</opcode>
			<source_loc>3077,1702</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3594</id>
			<opcode>87</opcode>
			<source_loc>3082</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_write_addr_valid</thread>
		<op>
			<id>3600</id>
			<opcode>101</opcode>
			<source_loc>1659</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>243</source_line>
		<phase>sched</phase>
		<order>22</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>235</source_line>
		<phase>sched</phase>
		<order>23</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>218</source_line>
		<phase>sched</phase>
		<order>24</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>205</source_line>
		<phase>sched</phase>
		<order>25</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>178</source_line>
		<phase>sched</phase>
		<order>26</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>167</source_line>
		<phase>sched</phase>
		<order>27</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>159</source_line>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>147</source_line>
		<phase>sched</phase>
		<order>29</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>117</source_line>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>85</source_line>
		<phase>sched</phase>
		<order>31</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>81</source_line>
		<phase>sched</phase>
		<order>32</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>feature_write_addr_gen.h</source_path>
		<source_line>52</source_line>
		<phase>sched</phase>
		<order>33</order>
	</message>
	<sched_order>
		<thread>_stop</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_read_data</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_delay</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_wr_en</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_wr_ptr</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_fifo_write</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_address</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>_write_addr_valid</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>_fifo_cnt</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>_up_count</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>_rd_en</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>_rd_ptr</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>_fifo_read</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>_assign</thread>
		<value>14</value>
	</sched_order>
	<source_loc>
		<id>2644</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>614,1758</sub_loc>
	</source_loc>
	<source_loc>
		<id>2640</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>600,1764</sub_loc>
	</source_loc>
	<source_loc>
		<id>2639</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>599,1760</sub_loc>
	</source_loc>
	<source_loc>
		<id>2643</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>828,1774</sub_loc>
	</source_loc>
	<source_loc>
		<id>2642</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1772</sub_loc>
	</source_loc>
	<source_loc>
		<id>2641</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>826,1770</sub_loc>
	</source_loc>
	<source_loc>
		<id>2638</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>660,3075</sub_loc>
	</source_loc>
	<source_loc>
		<id>2645</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>614,1776</sub_loc>
	</source_loc>
	<source_loc>
		<id>3601</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2645,1776</sub_loc>
	</source_loc>
	<source_loc>
		<id>3602</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9847</opcode>
		<sub_loc>2645,1776</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_stop</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_stop</thread>
		<value>13</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_stop</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_stop</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.2253</delay>
		<module_name>feature_write_addr_gen_Eqi2u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>45</res_id>
		<opcode>68</opcode>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>feature_write_addr_gen_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.2632</delay>
		<module_name>feature_write_addr_gen_OrReduction_8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Muxb_1_2_26_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>31</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_stop</thread>
		<op>
			<id>3619</id>
			<opcode>11</opcode>
			<source_loc>1764,1765</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3617</id>
			<opcode>67</opcode>
			<source_loc>3074</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3621</id>
			<opcode>26</opcode>
			<source_loc>3073</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3623</id>
			<opcode>54</opcode>
			<source_loc>3074</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_stop</thread>
		<io_op>
			<id>3604</id>
			<source_loc>2644</source_loc>
			<order>1</order>
			<sig_name>stop</sig_name>
			<label>stop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>stop</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3607</id>
			<source_loc>2640</source_loc>
			<order>2</order>
			<sig_name>conv_type</sig_name>
			<label>conv_type:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>conv_type</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3605</id>
			<source_loc>2638</source_loc>
			<order>3</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3608</id>
			<source_loc>2641</source_loc>
			<order>4</order>
			<sig_name>src_vld_1d</sig_name>
			<label>src_vld_1d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>src_vld_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3609</id>
			<source_loc>2642</source_loc>
			<order>5</order>
			<sig_name>src_vld_2d</sig_name>
			<label>src_vld_2d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>5</id>
				<op_kind>input</op_kind>
				<object>src_vld_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3610</id>
			<source_loc>2643</source_loc>
			<order>6</order>
			<sig_name>src_vld_3d</sig_name>
			<label>src_vld_3d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>src_vld_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3606</id>
			<source_loc>2639</source_loc>
			<order>7</order>
			<sig_name>start</sig_name>
			<label>start:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>start</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3611</id>
			<source_loc>3572</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_Eqi2u8_4_1</instance_name>
			<opcode>11</opcode>
			<label>==</label>
			<op>
				<id>7</id>
				<op_kind>eq</op_kind>
				<in_widths>8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3253000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3613</id>
			<source_loc>3574</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_OrReduction_4U_1U_4_2</instance_name>
			<opcode>107</opcode>
			<label>or_reduce</label>
			<op>
				<id>9</id>
				<op_kind>or</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1821000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3612</id>
			<source_loc>3573</source_loc>
			<order>10</order>
			<instance_name>feature_write_addr_gen_OrReduction_8U_1U_4_3</instance_name>
			<opcode>67</opcode>
			<label>or_reduce</label>
			<op>
				<id>8</id>
				<op_kind>or</op_kind>
				<in_widths>8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3632000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3614</id>
			<source_loc>3575</source_loc>
			<order>11</order>
			<instance_name>feature_write_addr_gen_N_Muxb_1_2_26_4_4</instance_name>
			<opcode>26</opcode>
			<label>MUX(2)</label>
			<op>
				<id>10</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4153000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3615</id>
			<source_loc>3576</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_5</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>11</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4867000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3616</id>
			<source_loc>3602</source_loc>
			<order>13</order>
			<sig_name>stop</sig_name>
			<label>stop:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>stop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5522000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_stop</thread>
	</cdfg>
	<timing_paths>
		<thread>_stop</thread>
		<timing_path>
			<name>_stop_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>src_vld</port_name>
				<state>3</state>
				<source_loc>3605</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_stop_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_3d</port_name>
				<state>3</state>
				<source_loc>3610</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_stop_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
				<state>3</state>
				<source_loc>3609</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_stop_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
				<state>3</state>
				<source_loc>3608</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_stop_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stop</port_name>
				<state>3</state>
				<source_loc>3616</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_stop_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stop</port_name>
				<state>1</state>
				<source_loc>3604</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_stop</thread>
		<timing_path>
			<name>_stop_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_stop_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_3d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_stop_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_stop_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_stop_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stop</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_stop_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_stop</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stop</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_stop</thread>
		<reg_op>
			<id>3627</id>
			<source_loc>3604</source_loc>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>stop</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>stop</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3628</id>
			<source_loc>3616</source_loc>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>stop</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>stop</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_stop</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>22</id>
			<thread>_stop</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>147</source_line>
			<source_loc>1785</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_stop</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>22</id>
			<thread>_stop</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1780</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2653</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>702,1739</sub_loc>
	</source_loc>
	<source_loc>
		<id>2652</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>742,1746</sub_loc>
	</source_loc>
	<source_loc>
		<id>2651</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>663,1742</sub_loc>
	</source_loc>
	<source_loc>
		<id>2654</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>702,1747</sub_loc>
	</source_loc>
	<source_loc>
		<id>3636</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2654,1747</sub_loc>
	</source_loc>
	<source_loc>
		<id>3637</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9840</opcode>
		<sub_loc>2654,1747</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_read_data</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_read_data</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_read_data</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_read_data</thread>
		<value>704</value>
	</intrinsic_muxing>
	<resource>
		<res_id>22</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_25_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_read_data</thread>
		<op>
			<id>3643</id>
			<opcode>27</opcode>
			<source_loc>3076,1748</source_loc>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_read_data</thread>
		<io_op>
			<id>3638</id>
			<source_loc>2653</source_loc>
			<order>1</order>
			<sig_name>read_data</sig_name>
			<label>read_data:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>read_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3639</id>
			<source_loc>2651</source_loc>
			<order>2</order>
			<sig_name>data_in_en</sig_name>
			<label>data_in_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>data_in_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3640</id>
			<source_loc>2652</source_loc>
			<order>3</order>
			<sig_name>data_in</sig_name>
			<label>data_in:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>data_in</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3641</id>
			<source_loc>3581</source_loc>
			<order>4</order>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_25_4_6</instance_name>
			<opcode>27</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>320 1</in_widths>
				<out_widths>320</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1714000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3642</id>
			<source_loc>3637</source_loc>
			<order>5</order>
			<sig_name>read_data</sig_name>
			<label>read_data:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>read_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2369000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_read_data</thread>
	</cdfg>
	<timing_paths>
		<thread>_read_data</thread>
		<timing_path>
			<name>_read_data_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_read_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>read_data</port_name>
				<state>3</state>
				<source_loc>3642</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_read_data_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_read_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>read_data</port_name>
				<state>1</state>
				<source_loc>3638</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_read_data</thread>
		<timing_path>
			<name>_read_data_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_read_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>read_data</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_read_data_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_read_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>read_data</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_read_data</thread>
		<reg_op>
			<id>3647</id>
			<source_loc>3638</source_loc>
			<name>read_data</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>read_data</instance_name>
			<op>
				<id>21</id>
				<op_kind>reg</op_kind>
				<object>read_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3648</id>
			<source_loc>3642</source_loc>
			<name>read_data</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>read_data</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>read_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_read_data</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>24</id>
			<thread>_read_data</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>117</source_line>
			<source_loc>1755</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_read_data</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>24</id>
			<thread>_read_data</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1751</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2681</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>826,1626</sub_loc>
	</source_loc>
	<source_loc>
		<id>2682</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1628</sub_loc>
	</source_loc>
	<source_loc>
		<id>2683</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>828,1630</sub_loc>
	</source_loc>
	<source_loc>
		<id>3650</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2641,1632</sub_loc>
	</source_loc>
	<source_loc>
		<id>2686</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>826,1632</sub_loc>
	</source_loc>
	<source_loc>
		<id>3660</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2686</sub_loc>
	</source_loc>
	<source_loc>
		<id>3652</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3650</sub_loc>
	</source_loc>
	<source_loc>
		<id>3651</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3650</sub_loc>
	</source_loc>
	<source_loc>
		<id>3654</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2642,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>2688</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1634</sub_loc>
	</source_loc>
	<source_loc>
		<id>3656</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3654</sub_loc>
	</source_loc>
	<source_loc>
		<id>3655</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3654</sub_loc>
	</source_loc>
	<source_loc>
		<id>1556</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>62</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>2684</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>827,1556</sub_loc>
	</source_loc>
	<source_loc>
		<id>3658</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2684</sub_loc>
	</source_loc>
	<source_loc>
		<id>1554</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>61</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>2685</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>826,1554</sub_loc>
	</source_loc>
	<source_loc>
		<id>3659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2685</sub_loc>
	</source_loc>
	<source_loc>
		<id>2687</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>828,1636</sub_loc>
	</source_loc>
	<source_loc>
		<id>2680</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>660,1633</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_delay</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_delay</thread>
		<value>11</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_delay</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<sched_ops>
		<thread>_delay</thread>
		<io_op>
			<id>3661</id>
			<source_loc>2681</source_loc>
			<order>1</order>
			<sig_name>src_vld_1d</sig_name>
			<label>src_vld_1d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>28</id>
				<op_kind>output</op_kind>
				<object>src_vld_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3662</id>
			<source_loc>2682</source_loc>
			<order>2</order>
			<sig_name>src_vld_2d</sig_name>
			<label>src_vld_2d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>src_vld_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3663</id>
			<source_loc>2683</source_loc>
			<order>3</order>
			<sig_name>src_vld_3d</sig_name>
			<label>src_vld_3d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>src_vld_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3664</id>
			<source_loc>3650</source_loc>
			<order>4</order>
			<sig_name>src_vld_1d</sig_name>
			<label>src_vld_1d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>src_vld_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3665</id>
			<source_loc>3654</source_loc>
			<order>5</order>
			<sig_name>src_vld_2d</sig_name>
			<label>src_vld_2d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>src_vld_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3666</id>
			<source_loc>3658</source_loc>
			<order>6</order>
			<sig_name>udelay_src_vld_2d_prev</sig_name>
			<label>src_vld_2d:udelay_src_vld_2d_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>udelay_src_vld_2d_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3667</id>
			<source_loc>3659</source_loc>
			<order>7</order>
			<sig_name>udelay_src_vld_1d_prev</sig_name>
			<label>src_vld_1d:udelay_src_vld_1d_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>udelay_src_vld_1d_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3668</id>
			<source_loc>2680</source_loc>
			<order>8</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>35</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3669</id>
			<source_loc>2687</source_loc>
			<order>9</order>
			<sig_name>src_vld_3d</sig_name>
			<label>src_vld_3d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>src_vld_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3670</id>
			<source_loc>2688</source_loc>
			<order>10</order>
			<sig_name>src_vld_2d</sig_name>
			<label>src_vld_2d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>src_vld_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3671</id>
			<source_loc>3660</source_loc>
			<order>11</order>
			<sig_name>src_vld_1d</sig_name>
			<label>src_vld_1d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>src_vld_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2950</delay>
				<port_name>src_vld</port_name>
				<state>3</state>
				<source_loc>3668</source_loc>
			</path_node>
			<delay>0.2950</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
				<state>3</state>
				<source_loc>3671</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
				<state>3</state>
				<source_loc>3670</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_3d</port_name>
				<state>3</state>
				<source_loc>3669</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
				<state>3</state>
				<source_loc>2685</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
				<state>3</state>
				<source_loc>2684</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
				<state>2</state>
				<source_loc>3657</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
				<state>2</state>
				<source_loc>3653</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_3d</port_name>
				<state>1</state>
				<source_loc>3663</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
				<state>1</state>
				<source_loc>3662</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2950</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>0.2950</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_1d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>src_vld_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_delay</thread>
		<reg_op>
			<id>3677</id>
			<source_loc>3661</source_loc>
			<name>src_vld_1d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>src_vld_1d</instance_name>
			<op>
				<id>28</id>
				<op_kind>reg</op_kind>
				<object>src_vld_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3678</id>
			<source_loc>3671</source_loc>
			<name>src_vld_1d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>src_vld_1d</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>src_vld_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3680</id>
			<source_loc>3662</source_loc>
			<name>src_vld_2d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>src_vld_2d</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>src_vld_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3681</id>
			<source_loc>3670</source_loc>
			<name>src_vld_2d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>src_vld_2d</instance_name>
			<op>
				<id>37</id>
				<op_kind>reg</op_kind>
				<object>src_vld_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3683</id>
			<source_loc>3663</source_loc>
			<name>src_vld_3d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>src_vld_3d</instance_name>
			<op>
				<id>30</id>
				<op_kind>reg</op_kind>
				<object>src_vld_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3684</id>
			<source_loc>3669</source_loc>
			<name>src_vld_3d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>src_vld_3d</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>src_vld_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>32</id>
			<thread>_delay</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>52</source_line>
			<source_loc>1645</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>32</id>
			<thread>_delay</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1638</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2554</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>660,1909</sub_loc>
	</source_loc>
	<source_loc>
		<id>2555</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>830,1914</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_wr_en</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_wr_en</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_wr_en</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_wr_en</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_wr_en</thread>
	</pm_ops>
	<sched_ops>
		<thread>_wr_en</thread>
		<io_op>
			<id>3685</id>
			<source_loc>2554</source_loc>
			<order>1</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>39</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3686</id>
			<source_loc>2555</source_loc>
			<order>2</order>
			<sig_name>wr_en</sig_name>
			<label>wr_en:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>wr_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_wr_en</thread>
	</cdfg>
	<timing_paths>
		<thread>_wr_en</thread>
		<timing_path>
			<name>_wr_en_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2950</delay>
				<port_name>src_vld</port_name>
				<state>2</state>
				<source_loc>3685</source_loc>
			</path_node>
			<delay>0.2950</delay>
		</timing_path>
		<timing_path>
			<name>_wr_en_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>src_vld</port_name>
				<state>2</state>
				<source_loc>3685</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_en</port_name>
				<state>2</state>
				<source_loc>3686</source_loc>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_wr_en</thread>
		<timing_path>
			<name>_wr_en_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2950</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>0.2950</delay>
		</timing_path>
		<timing_path>
			<name>_wr_en_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_en</port_name>
			</path_node>
			<delay>0.1655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_wr_en</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_wr_en</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>9</id>
			<thread>_wr_en</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>218</source_line>
			<source_loc>1919</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_wr_en</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>9</id>
			<thread>_wr_en</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1916</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2544</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1935</sub_loc>
	</source_loc>
	<source_loc>
		<id>3689</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1945</sub_loc>
	</source_loc>
	<source_loc>
		<id>2545</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1945</sub_loc>
	</source_loc>
	<source_loc>
		<id>3687</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2545,1945</sub_loc>
	</source_loc>
	<source_loc>
		<id>3688</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9856</opcode>
		<sub_loc>2545,1945</sub_loc>
	</source_loc>
	<source_loc>
		<id>3691</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3689</sub_loc>
	</source_loc>
	<source_loc>
		<id>3690</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3689</sub_loc>
	</source_loc>
	<source_loc>
		<id>3693</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2545</sub_loc>
	</source_loc>
	<source_loc>
		<id>2542</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1941</sub_loc>
	</source_loc>
	<source_loc>
		<id>2538</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>830,1938</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_wr_ptr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_wr_ptr</thread>
		<value>9</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_wr_ptr</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_wr_ptr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0756</delay>
		<module_name>feature_write_addr_gen_Nei7u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>!=</label>
		<unit_area>1.7100</unit_area>
		<comb_area>1.7100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.2119</delay>
		<module_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_wr_ptr</thread>
		<op>
			<id>3708</id>
			<opcode>15</opcode>
			<source_loc>1943,1942</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3706</id>
			<opcode>54</opcode>
			<source_loc>1944</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3704</id>
			<opcode>16</opcode>
			<source_loc>2910,1948,1947</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_wr_ptr</thread>
		<io_op>
			<id>3695</id>
			<source_loc>2544</source_loc>
			<order>1</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>41</id>
				<op_kind>output</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3696</id>
			<source_loc>3689</source_loc>
			<order>2</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>42</id>
				<op_kind>output</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3699</id>
			<source_loc>2542</source_loc>
			<order>3</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>45</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3698</id>
			<source_loc>2538</source_loc>
			<order>4</order>
			<sig_name>wr_en</sig_name>
			<label>wr_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>44</id>
				<op_kind>input</op_kind>
				<object>wr_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3697</id>
			<source_loc>3693</source_loc>
			<order>5</order>
			<sig_name>uwr_ptr_wr_ptr_next</sig_name>
			<label>wr_ptr:uwr_ptr_wr_ptr_next:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>43</id>
				<op_kind>output</op_kind>
				<object>uwr_ptr_wr_ptr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3700</id>
			<source_loc>3512</source_loc>
			<order>6</order>
			<instance_name>feature_write_addr_gen_Nei7u3_4_7</instance_name>
			<opcode>15</opcode>
			<label>!=</label>
			<op>
				<id>46</id>
				<op_kind>ne</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1896000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3701</id>
			<source_loc>3513</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_8</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>47</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2610000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3702</id>
			<source_loc>3515</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_9</instance_name>
			<opcode>16</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>48</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4729000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3703</id>
			<source_loc>3688</source_loc>
			<order>9</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5384000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_wr_ptr</thread>
	</cdfg>
	<timing_paths>
		<thread>_wr_ptr</thread>
		<timing_path>
			<name>_wr_ptr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>wr_en</port_name>
				<state>3</state>
				<source_loc>3698</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3699</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>3</state>
				<source_loc>2545</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>3</state>
				<source_loc>3703</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>2</state>
				<source_loc>3692</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
				<state>1</state>
				<source_loc>3695</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_wr_ptr</thread>
		<timing_path>
			<name>_wr_ptr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>wr_en</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_wr_ptr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_wr_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_wr_ptr</thread>
		<reg_op>
			<id>3713</id>
			<source_loc>3695</source_loc>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>wr_ptr</instance_name>
			<op>
				<id>41</id>
				<op_kind>reg</op_kind>
				<object>wr_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3714</id>
			<source_loc>3703</source_loc>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>wr_ptr</instance_name>
			<op>
				<id>49</id>
				<op_kind>reg</op_kind>
				<object>wr_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_wr_ptr</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>5</id>
			<thread>_wr_ptr</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>235</source_line>
			<source_loc>1954</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_wr_ptr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>5</id>
			<thread>_wr_ptr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1951</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2603</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2692,3059</sub_loc>
	</source_loc>
	<source_loc>
		<id>2604</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2694,2924</sub_loc>
	</source_loc>
	<source_loc>
		<id>2605</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2696,2941</sub_loc>
	</source_loc>
	<source_loc>
		<id>2606</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2698,2958</sub_loc>
	</source_loc>
	<source_loc>
		<id>2607</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2700,2975</sub_loc>
	</source_loc>
	<source_loc>
		<id>2608</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2702,2992</sub_loc>
	</source_loc>
	<source_loc>
		<id>2609</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,3009</sub_loc>
	</source_loc>
	<source_loc>
		<id>2610</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2706,3026</sub_loc>
	</source_loc>
	<source_loc>
		<id>2600</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1837</sub_loc>
	</source_loc>
	<source_loc>
		<id>2599</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>830,1834</sub_loc>
	</source_loc>
	<source_loc>
		<id>2601</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1842</sub_loc>
	</source_loc>
	<source_loc>
		<id>2602</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>659,1844</sub_loc>
	</source_loc>
	<source_loc>
		<id>2612</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2706,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2613</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2614</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2702,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2615</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2700,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2616</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2698,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2617</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2696,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2618</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2694,1843</sub_loc>
	</source_loc>
	<source_loc>
		<id>2619</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2692,1843</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_fifo_write</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_write</thread>
		<value>32</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_write</thread>
		<value>20</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_write</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>30</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>feature_write_addr_gen_OrReduction_3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.1118</delay>
		<module_name>feature_write_addr_gen_Eqi7u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.0793</delay>
		<module_name>feature_write_addr_gen_Eqi6u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi5u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi4u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi3u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi2u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>feature_write_addr_gen_Eqi1u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>39</res_id>
		<opcode>62</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>feature_write_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_write</thread>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_write</thread>
		<io_op>
			<id>3726</id>
			<source_loc>2603</source_loc>
			<order>1</order>
			<sig_name>fifo_mem_0</sig_name>
			<label>fifo_mem[0]:fifo_mem_0:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>56</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3727</id>
			<source_loc>2604</source_loc>
			<order>2</order>
			<sig_name>fifo_mem_1</sig_name>
			<label>fifo_mem[1]:fifo_mem_1:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3728</id>
			<source_loc>2605</source_loc>
			<order>3</order>
			<sig_name>fifo_mem_2</sig_name>
			<label>fifo_mem[2]:fifo_mem_2:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3729</id>
			<source_loc>2606</source_loc>
			<order>4</order>
			<sig_name>fifo_mem_3</sig_name>
			<label>fifo_mem[3]:fifo_mem_3:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>59</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3730</id>
			<source_loc>2607</source_loc>
			<order>5</order>
			<sig_name>fifo_mem_4</sig_name>
			<label>fifo_mem[4]:fifo_mem_4:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3731</id>
			<source_loc>2608</source_loc>
			<order>6</order>
			<sig_name>fifo_mem_5</sig_name>
			<label>fifo_mem[5]:fifo_mem_5:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3732</id>
			<source_loc>2609</source_loc>
			<order>7</order>
			<sig_name>fifo_mem_6</sig_name>
			<label>fifo_mem[6]:fifo_mem_6:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3733</id>
			<source_loc>2610</source_loc>
			<order>8</order>
			<sig_name>fifo_mem_7</sig_name>
			<label>fifo_mem[7]:fifo_mem_7:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3735</id>
			<source_loc>2600</source_loc>
			<order>9</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>65</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3734</id>
			<source_loc>2599</source_loc>
			<order>10</order>
			<sig_name>wr_en</sig_name>
			<label>wr_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>64</id>
				<op_kind>input</op_kind>
				<object>wr_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3736</id>
			<source_loc>3542</source_loc>
			<order>11</order>
			<instance_name>feature_write_addr_gen_Nei7u3_4_10</instance_name>
			<opcode>84</opcode>
			<label>!=</label>
			<op>
				<id>66</id>
				<op_kind>ne</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1736000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3737</id>
			<source_loc>3543</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_11</instance_name>
			<opcode>93</opcode>
			<label>&amp;</label>
			<op>
				<id>67</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2192000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3739</id>
			<source_loc>2601</source_loc>
			<order>13</order>
			<sig_name>wr_ptr</sig_name>
			<label>wr_ptr:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>69</id>
				<op_kind>input</op_kind>
				<object>wr_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3740</id>
			<source_loc>2602</source_loc>
			<order>14</order>
			<sig_name>src</sig_name>
			<label>src:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>70</id>
				<op_kind>input</op_kind>
				<object>src</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3755</id>
			<source_loc>3558</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_12</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>85</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3741</id>
			<source_loc>3545</source_loc>
			<order>16</order>
			<instance_name>feature_write_addr_gen_Eqi7u3_4_13</instance_name>
			<opcode>81</opcode>
			<label>==</label>
			<op>
				<id>71</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1835000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3742</id>
			<source_loc>2612</source_loc>
			<order>17</order>
			<sig_name>fifo_mem_7</sig_name>
			<label>fifo_mem[7].[7]:fifo_mem_7:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>72</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2490000000</chain_time>
			<guard>(not (= 72 #b0))</guard>
		</io_op>
		<op>
			<id>3743</id>
			<source_loc>3547</source_loc>
			<order>18</order>
			<instance_name>feature_write_addr_gen_Eqi6u3_4_14</instance_name>
			<opcode>79</opcode>
			<label>==</label>
			<op>
				<id>73</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1767000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3744</id>
			<source_loc>2613</source_loc>
			<order>19</order>
			<sig_name>fifo_mem_6</sig_name>
			<label>fifo_mem[6].[6]:fifo_mem_6:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2422000000</chain_time>
			<guard>(not (= 74 #b0))</guard>
		</io_op>
		<op>
			<id>3745</id>
			<source_loc>3549</source_loc>
			<order>20</order>
			<instance_name>feature_write_addr_gen_Eqi5u3_4_15</instance_name>
			<opcode>78</opcode>
			<label>==</label>
			<op>
				<id>75</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1866000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3746</id>
			<source_loc>2614</source_loc>
			<order>21</order>
			<sig_name>fifo_mem_5</sig_name>
			<label>fifo_mem[5].[5]:fifo_mem_5:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2521000000</chain_time>
			<guard>(not (= 76 #b0))</guard>
		</io_op>
		<op>
			<id>3747</id>
			<source_loc>3551</source_loc>
			<order>22</order>
			<instance_name>feature_write_addr_gen_Eqi4u3_4_16</instance_name>
			<opcode>77</opcode>
			<label>==</label>
			<op>
				<id>77</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1660000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3748</id>
			<source_loc>2615</source_loc>
			<order>23</order>
			<sig_name>fifo_mem_4</sig_name>
			<label>fifo_mem[4].[4]:fifo_mem_4:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2315000000</chain_time>
			<guard>(not (= 78 #b0))</guard>
		</io_op>
		<op>
			<id>3749</id>
			<source_loc>3553</source_loc>
			<order>24</order>
			<instance_name>feature_write_addr_gen_Eqi3u3_4_17</instance_name>
			<opcode>76</opcode>
			<label>==</label>
			<op>
				<id>79</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1866000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3750</id>
			<source_loc>2616</source_loc>
			<order>25</order>
			<sig_name>fifo_mem_3</sig_name>
			<label>fifo_mem[3].[3]:fifo_mem_3:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>80</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2521000000</chain_time>
			<guard>(not (= 80 #b0))</guard>
		</io_op>
		<op>
			<id>3751</id>
			<source_loc>3555</source_loc>
			<order>26</order>
			<instance_name>feature_write_addr_gen_Eqi2u3_4_18</instance_name>
			<opcode>75</opcode>
			<label>==</label>
			<op>
				<id>81</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1660000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3752</id>
			<source_loc>2617</source_loc>
			<order>27</order>
			<sig_name>fifo_mem_2</sig_name>
			<label>fifo_mem[2].[2]:fifo_mem_2:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>82</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2315000000</chain_time>
			<guard>(not (= 82 #b0))</guard>
		</io_op>
		<op>
			<id>3753</id>
			<source_loc>3557</source_loc>
			<order>28</order>
			<instance_name>feature_write_addr_gen_Eqi1u3_4_19</instance_name>
			<opcode>74</opcode>
			<label>==</label>
			<op>
				<id>83</id>
				<op_kind>eq</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1660000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3754</id>
			<source_loc>2618</source_loc>
			<order>29</order>
			<sig_name>fifo_mem_1</sig_name>
			<label>fifo_mem[1].[1]:fifo_mem_1:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>84</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2315000000</chain_time>
			<guard>(not (= 84 #b0))</guard>
		</io_op>
		<op>
			<id>3756</id>
			<source_loc>3559</source_loc>
			<order>30</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_20</instance_name>
			<opcode>101</opcode>
			<label>!</label>
			<op>
				<id>86</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2011000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3757</id>
			<source_loc>2619</source_loc>
			<order>31</order>
			<sig_name>fifo_mem_0</sig_name>
			<label>fifo_mem[0].[0]:fifo_mem_0:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2666000000</chain_time>
			<guard>(not (= 87 #b0))</guard>
		</io_op>
		<wire_op>
			<id>3738</id>
			<source_loc>2792</source_loc>
			<order>32</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2192000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_fifo_write</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_write</thread>
		<timing_path>
			<name>_fifo_write_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>wr_en</port_name>
				<state>3</state>
				<source_loc>3734</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3735</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_0</port_name>
				<state>5</state>
				<source_loc>3757</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_1</port_name>
				<state>5</state>
				<source_loc>3754</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_2</port_name>
				<state>5</state>
				<source_loc>3752</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_3</port_name>
				<state>5</state>
				<source_loc>3750</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_4</port_name>
				<state>5</state>
				<source_loc>3748</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_5</port_name>
				<state>5</state>
				<source_loc>3746</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_6</port_name>
				<state>5</state>
				<source_loc>3744</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_7</port_name>
				<state>5</state>
				<source_loc>3742</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_write</thread>
		<timing_path>
			<name>_fifo_write_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>wr_en</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>wr_ptr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_1</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_3</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_4</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_5</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_write_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_write</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_mem_6</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_write</thread>
		<reg_op>
			<id>3768</id>
			<source_loc>3726</source_loc>
			<name>fifo_mem_0</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_0</instance_name>
			<op>
				<id>56</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3769</id>
			<source_loc>3757</source_loc>
			<name>fifo_mem_0</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_0</instance_name>
			<op>
				<id>87</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3771</id>
			<source_loc>3727</source_loc>
			<name>fifo_mem_1</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_1</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3772</id>
			<source_loc>3754</source_loc>
			<name>fifo_mem_1</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_1</instance_name>
			<op>
				<id>84</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3774</id>
			<source_loc>3728</source_loc>
			<name>fifo_mem_2</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_2</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3775</id>
			<source_loc>3752</source_loc>
			<name>fifo_mem_2</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_2</instance_name>
			<op>
				<id>82</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3777</id>
			<source_loc>3729</source_loc>
			<name>fifo_mem_3</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_3</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3778</id>
			<source_loc>3750</source_loc>
			<name>fifo_mem_3</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_3</instance_name>
			<op>
				<id>80</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3780</id>
			<source_loc>3730</source_loc>
			<name>fifo_mem_4</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_4</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3781</id>
			<source_loc>3748</source_loc>
			<name>fifo_mem_4</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_4</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3783</id>
			<source_loc>3731</source_loc>
			<name>fifo_mem_5</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_5</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3784</id>
			<source_loc>3746</source_loc>
			<name>fifo_mem_5</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_5</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3786</id>
			<source_loc>3732</source_loc>
			<name>fifo_mem_6</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_6</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3787</id>
			<source_loc>3744</source_loc>
			<name>fifo_mem_6</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_6</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3789</id>
			<source_loc>3733</source_loc>
			<name>fifo_mem_7</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_mem_7</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3790</id>
			<source_loc>3742</source_loc>
			<name>fifo_mem_7</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_mem_7</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_write</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>16</id>
			<thread>_fifo_write</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>178</source_line>
			<source_loc>1849</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_write</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>16</id>
			<thread>_fifo_write</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1846</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2632</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1787</sub_loc>
	</source_loc>
	<source_loc>
		<id>2633</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>636,1788</sub_loc>
	</source_loc>
	<source_loc>
		<id>2634</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>767,1786</sub_loc>
	</source_loc>
	<source_loc>
		<id>3824</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2634,1786</sub_loc>
	</source_loc>
	<source_loc>
		<id>3825</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9862</opcode>
		<sub_loc>2634,1786</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_address</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_address</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_address</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_address</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_address</thread>
	</pm_ops>
	<sched_ops>
		<thread>_address</thread>
		<io_op>
			<id>3826</id>
			<source_loc>2632</source_loc>
			<order>1</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>100</id>
				<op_kind>input</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3827</id>
			<source_loc>2633</source_loc>
			<order>2</order>
			<sig_name>base_addr</sig_name>
			<label>base_addr:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>101</id>
				<op_kind>input</op_kind>
				<object>base_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3828</id>
			<source_loc>3570</source_loc>
			<order>3</order>
			<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_21</instance_name>
			<opcode>103</opcode>
			<label>+</label>
			<op>
				<id>102</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3829</id>
			<source_loc>3825</source_loc>
			<order>4</order>
			<sig_name>write_address</sig_name>
			<label>write_address:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>103</id>
				<op_kind>output</op_kind>
				<object>write_address</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_address</thread>
	</cdfg>
	<timing_paths>
		<thread>_address</thread>
		<timing_path>
			<name>_address_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>base_addr</port_name>
				<state>2</state>
				<source_loc>3827</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_address_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>write_cnt</port_name>
				<state>2</state>
				<source_loc>3826</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
				<state>2</state>
				<source_loc>3829</source_loc>
			</path_node>
			<delay>0.5773</delay>
		</timing_path>
		<timing_path>
			<name>_address_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>base_addr</port_name>
				<state>2</state>
				<source_loc>3827</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
				<state>2</state>
				<source_loc>3829</source_loc>
			</path_node>
			<delay>0.5633</delay>
		</timing_path>
		<timing_path>
			<name>_address_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>2</state>
				<source_loc>3826</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_address</thread>
		<timing_path>
			<name>_address_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>base_addr</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_address_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3978</delay>
				<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
			</path_node>
			<delay>0.5773</delay>
		</timing_path>
		<timing_path>
			<name>_address_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>base_addr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.3978</delay>
				<instance_name>feature_write_addr_gen_Add_32Ux32U_32U_1_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address</port_name>
			</path_node>
			<delay>0.5633</delay>
		</timing_path>
		<timing_path>
			<name>_address_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_address</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_address</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_address</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>20</id>
			<thread>_address</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>159</source_line>
			<source_loc>1792</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_address</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>20</id>
			<thread>_address</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1791</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2675</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>662,1658</sub_loc>
	</source_loc>
	<source_loc>
		<id>2676</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>829,1657</sub_loc>
	</source_loc>
	<source_loc>
		<id>3831</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2676,1657</sub_loc>
	</source_loc>
	<source_loc>
		<id>3832</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9858</opcode>
		<sub_loc>2676,1657</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>_write_addr_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_write_addr_valid</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_write_addr_valid</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_write_addr_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_write_addr_valid</thread>
	</pm_ops>
	<sched_ops>
		<thread>_write_addr_valid</thread>
		<io_op>
			<id>3833</id>
			<source_loc>2675</source_loc>
			<order>1</order>
			<sig_name>read_address_valid</sig_name>
			<label>read_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>106</id>
				<op_kind>input</op_kind>
				<object>read_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3834</id>
			<source_loc>3600</source_loc>
			<order>2</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_1_22</instance_name>
			<opcode>101</opcode>
			<label>!</label>
			<op>
				<id>107</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3835</id>
			<source_loc>3832</source_loc>
			<order>3</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>108</id>
				<op_kind>output</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1849000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>_write_addr_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_write_addr_valid</thread>
		<timing_path>
			<name>_write_addr_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>read_address_valid</port_name>
				<state>2</state>
				<source_loc>3833</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_write_addr_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>read_address_valid</port_name>
				<state>2</state>
				<source_loc>3833</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address_valid</port_name>
				<state>2</state>
				<source_loc>3835</source_loc>
			</path_node>
			<delay>0.1849</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_write_addr_valid</thread>
		<timing_path>
			<name>_write_addr_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>read_address_valid</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_write_addr_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_write_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>read_address_valid</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>feature_write_addr_gen_Not_1U_1U_1_22</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>0.1849</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_write_addr_valid</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_write_addr_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>28</id>
			<thread>_write_addr_valid</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>81</source_line>
			<source_loc>1661</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_write_addr_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>_write_addr_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1660</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2561</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1868</sub_loc>
	</source_loc>
	<source_loc>
		<id>3758</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3699,3735</sub_loc>
	</source_loc>
	<source_loc>
		<id>3843</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3758,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>2562</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>3841</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2562,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>3842</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9854</opcode>
		<sub_loc>2562,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>3845</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3843</sub_loc>
	</source_loc>
	<source_loc>
		<id>3844</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3843</sub_loc>
	</source_loc>
	<source_loc>
		<id>3847</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2562</sub_loc>
	</source_loc>
	<source_loc>
		<id>1875</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>209</line>
		<col>72</col>
	</source_loc>
	<source_loc>
		<id>3531</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_2</label>
		<file_id>1</file_id>
		<line>209</line>
		<col>69</col>
	</source_loc>
	<source_loc>
		<id>3837</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1875,3531</sub_loc>
	</source_loc>
	<source_loc>
		<id>3838</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,3837</sub_loc>
	</source_loc>
	<source_loc>
		<id>3848</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3838</sub_loc>
	</source_loc>
	<source_loc>
		<id>2559</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>660,2916</sub_loc>
	</source_loc>
	<source_loc>
		<id>2560</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>829,2917</sub_loc>
	</source_loc>
	<source_loc>
		<id>1891</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>213</line>
		<col>49</col>
	</source_loc>
	<source_loc>
		<id>3533</id>
		<loc_kind>DECL</loc_kind>
		<label>CynTemp_4</label>
		<file_id>1</file_id>
		<line>213</line>
		<col>46</col>
	</source_loc>
	<source_loc>
		<id>3839</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>1891,3533</sub_loc>
	</source_loc>
	<source_loc>
		<id>3840</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,3839</sub_loc>
	</source_loc>
	<source_loc>
		<id>3849</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3840</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>_fifo_cnt</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_cnt</thread>
		<value>18</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_cnt</thread>
		<value>9</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_cnt</thread>
		<value>70</value>
	</intrinsic_muxing>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>feature_write_addr_gen_Add2i1u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.1950</delay>
		<module_name>feature_write_addr_gen_MuxSubi1u3u3u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;3&gt; )
  (a - 1ULL) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_3_2_28_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_fifo_cnt</thread>
		<op>
			<id>3881</id>
			<opcode>53</opcode>
			<source_loc>1879</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3873</id>
			<opcode>54</opcode>
			<source_loc>1877</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3875</id>
			<opcode>54</opcode>
			<source_loc>1879</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3883</id>
			<opcode>53</opcode>
			<source_loc>1894</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3877</id>
			<opcode>54</opcode>
			<source_loc>1894</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3879</id>
			<opcode>4</opcode>
			<source_loc>2913,1898,1897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3869</id>
			<opcode>24</opcode>
			<source_loc>2914</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3871</id>
			<opcode>24</opcode>
			<source_loc>2915</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_cnt</thread>
		<io_op>
			<id>3851</id>
			<source_loc>2561</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>110</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3852</id>
			<source_loc>3843</source_loc>
			<order>2</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>111</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3853</id>
			<source_loc>2559</source_loc>
			<order>3</order>
			<sig_name>src_vld</sig_name>
			<label>src_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>112</id>
				<op_kind>input</op_kind>
				<object>src_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3854</id>
			<source_loc>2560</source_loc>
			<order>4</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>113</id>
				<op_kind>input</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3856</id>
			<source_loc>3848</source_loc>
			<order>5</order>
			<sig_name>fifo_cnt_1</sig_name>
			<label>fifo_cnt:fifo_cnt_1:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3860</id>
			<source_loc>3849</source_loc>
			<order>6</order>
			<sig_name>fifo_cnt_2</sig_name>
			<label>fifo_cnt:fifo_cnt_2:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3855</id>
			<source_loc>3847</source_loc>
			<order>7</order>
			<sig_name>ufifo_cnt_fifo_cnt_next</sig_name>
			<label>fifo_cnt:ufifo_cnt_fifo_cnt_next:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>114</id>
				<op_kind>output</op_kind>
				<object>ufifo_cnt_fifo_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3857</id>
			<source_loc>3520</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_23</instance_name>
			<opcode>53</opcode>
			<label>or_reduce</label>
			<op>
				<id>116</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2215000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3858</id>
			<source_loc>3521</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_24</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>117</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1908000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3859</id>
			<source_loc>3522</source_loc>
			<order>10</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_25</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>118</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2929000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>3863</id>
			<source_loc>1882</source_loc>
			<order>11</order>
			<sig_name>dmux_ctrl_003</sig_name>
			<label>dmux_ctrl_003:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>122</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_003</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>3861</id>
			<source_loc>3523</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_23</instance_name>
			<opcode>53</opcode>
			<label>or_reduce</label>
			<op>
				<id>120</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2215000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3862</id>
			<source_loc>3524</source_loc>
			<order>13</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_27</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>121</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2929000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3864</id>
			<source_loc>3526</source_loc>
			<order>14</order>
			<instance_name>feature_write_addr_gen_Add2i1u3_4_28</instance_name>
			<opcode>86</opcode>
			<label>+</label>
			<op>
				<id>123</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2103000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3865</id>
			<source_loc>3528</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_MuxSubi1u3u3u1_4_29</instance_name>
			<opcode>4</opcode>
			<label>
(c ? a - 1 : b)			</label>
			<op>
				<id>124</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4879000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3866</id>
			<source_loc>3529</source_loc>
			<order>16</order>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_28_4_30</instance_name>
			<opcode>24</opcode>
			<label>MUX(2)</label>
			<op>
				<id>125</id>
				<op_kind>mux</op_kind>
				<in_widths>3 3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5779000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3867</id>
			<source_loc>3530</source_loc>
			<order>17</order>
			<instance_name>feature_write_addr_gen_N_Mux_3_2_28_4_31</instance_name>
			<opcode>24</opcode>
			<label>MUX(2)</label>
			<op>
				<id>126</id>
				<op_kind>mux</op_kind>
				<in_widths>3 3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6679000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3868</id>
			<source_loc>3842</source_loc>
			<order>18</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>127</id>
				<op_kind>output</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7334000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>_fifo_cnt</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_cnt</thread>
		<timing_path>
			<name>_fifo_cnt_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3806</delay>
				<port_name>write_address_valid</port_name>
				<state>3</state>
				<source_loc>3854</source_loc>
			</path_node>
			<delay>1.3806</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2950</delay>
				<port_name>src_vld</port_name>
				<state>3</state>
				<source_loc>3853</source_loc>
			</path_node>
			<delay>0.2950</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3840</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>2562</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3838</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3868</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>2</state>
				<source_loc>3846</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>1</state>
				<source_loc>3851</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_cnt</thread>
		<timing_path>
			<name>_fifo_cnt_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3806</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>1.3806</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2950</delay>
				<port_name>src_vld</port_name>
			</path_node>
			<delay>0.2950</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_cnt_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_cnt</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_cnt</thread>
		<reg_op>
			<id>3888</id>
			<source_loc>3851</source_loc>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_cnt</instance_name>
			<op>
				<id>110</id>
				<op_kind>reg</op_kind>
				<object>fifo_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3889</id>
			<source_loc>3868</source_loc>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_cnt</instance_name>
			<op>
				<id>127</id>
				<op_kind>reg</op_kind>
				<object>fifo_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_cnt</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>11</id>
			<thread>_fifo_cnt</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>205</source_line>
			<source_loc>1908</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_cnt</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>11</id>
			<thread>_fifo_cnt</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1903</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2626</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1795</sub_loc>
	</source_loc>
	<source_loc>
		<id>3902</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2632,1807</sub_loc>
	</source_loc>
	<source_loc>
		<id>2627</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,1807</sub_loc>
	</source_loc>
	<source_loc>
		<id>3900</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2627,1807</sub_loc>
	</source_loc>
	<source_loc>
		<id>3901</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9861</opcode>
		<sub_loc>2627,1807</sub_loc>
	</source_loc>
	<source_loc>
		<id>3904</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3902</sub_loc>
	</source_loc>
	<source_loc>
		<id>3903</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3902</sub_loc>
	</source_loc>
	<source_loc>
		<id>3906</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2627</sub_loc>
	</source_loc>
	<source_loc>
		<id>2625</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1805</sub_loc>
	</source_loc>
	<source_loc>
		<id>2624</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>829,1802</sub_loc>
	</source_loc>
	<source_loc>
		<id>2623</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>574,1797</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>_up_count</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_up_count</thread>
		<value>12</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_up_count</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_up_count</thread>
		<value>604</value>
	</intrinsic_muxing>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>feature_write_addr_gen_N_Mux_32_2_34_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_Muxi0u32u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>1.1351</delay>
		<module_name>feature_write_addr_gen_Add2i1u32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>128.9340</unit_area>
		<comb_area>128.9340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_up_count</thread>
		<op>
			<id>3923</id>
			<opcode>14</opcode>
			<source_loc>1810,1809</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3925</id>
			<opcode>83</opcode>
			<source_loc>1810,1809</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3921</id>
			<opcode>18</opcode>
			<source_loc>3071</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3926</id>
			<opcode>2</opcode>
			<source_loc>3072,1801</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_up_count</thread>
		<io_op>
			<id>3909</id>
			<source_loc>2626</source_loc>
			<order>1</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>146</id>
				<op_kind>output</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3910</id>
			<source_loc>3902</source_loc>
			<order>2</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>147</id>
				<op_kind>output</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3912</id>
			<source_loc>2623</source_loc>
			<order>3</order>
			<sig_name>init</sig_name>
			<label>init:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>149</id>
				<op_kind>input</op_kind>
				<object>init</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3914</id>
			<source_loc>2625</source_loc>
			<order>4</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>151</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3913</id>
			<source_loc>2624</source_loc>
			<order>5</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>150</id>
				<op_kind>input</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3911</id>
			<source_loc>3906</source_loc>
			<order>6</order>
			<sig_name>uup_count_write_cnt_next</sig_name>
			<label>write_cnt:uup_count_write_cnt_next:write</label>
			<datatype W="32">sc_uint</datatype>
			<op>
				<id>148</id>
				<op_kind>output</op_kind>
				<object>uup_count_write_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3915</id>
			<source_loc>3561</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_32</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>152</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3916</id>
			<source_loc>3562</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_33</instance_name>
			<opcode>93</opcode>
			<label>&amp;</label>
			<op>
				<id>153</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3917</id>
			<source_loc>3564</source_loc>
			<order>9</order>
			<instance_name>feature_write_addr_gen_Add2i1u32_1_34</instance_name>
			<opcode>83</opcode>
			<label>+</label>
			<op>
				<id>154</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3865000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3918</id>
			<source_loc>3565</source_loc>
			<order>10</order>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_34_4_35</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>155</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4765000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3919</id>
			<source_loc>3567</source_loc>
			<order>11</order>
			<instance_name>feature_write_addr_gen_Muxi0u32u1_4_36</instance_name>
			<opcode>2</opcode>
			<label>MUX(2)</label>
			<op>
				<id>156</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5394000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3920</id>
			<source_loc>3901</source_loc>
			<order>12</order>
			<sig_name>write_cnt</sig_name>
			<label>write_cnt:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>157</id>
				<op_kind>output</op_kind>
				<object>write_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6049000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>_up_count</thread>
	</cdfg>
	<timing_paths>
		<thread>_up_count</thread>
		<timing_path>
			<name>_up_count_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3806</delay>
				<port_name>write_address_valid</port_name>
				<state>3</state>
				<source_loc>3913</source_loc>
			</path_node>
			<delay>1.3806</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>3</state>
				<source_loc>2627</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3914</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>3</state>
				<source_loc>3920</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>2</state>
				<source_loc>3905</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
				<state>1</state>
				<source_loc>3909</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_up_count</thread>
		<timing_path>
			<name>_up_count_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3806</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>1.3806</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_up_count_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_up_count</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>write_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_up_count</thread>
		<reg_op>
			<id>3930</id>
			<source_loc>3909</source_loc>
			<name>write_cnt</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>write_cnt</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>write_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3931</id>
			<source_loc>3920</source_loc>
			<name>write_cnt</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>write_cnt</instance_name>
			<op>
				<id>157</id>
				<op_kind>reg</op_kind>
				<object>write_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_up_count</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>18</id>
			<thread>_up_count</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>167</source_line>
			<source_loc>1817</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_up_count</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>18</id>
			<thread>_up_count</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1813</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2551</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1923</sub_loc>
	</source_loc>
	<source_loc>
		<id>2550</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>829,1920</sub_loc>
	</source_loc>
	<source_loc>
		<id>2552</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>831,1927</sub_loc>
	</source_loc>
	<source_loc>
		<id>3941</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2552,1927</sub_loc>
	</source_loc>
	<source_loc>
		<id>3942</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9855</opcode>
		<sub_loc>2552,1927</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>_rd_en</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_rd_en</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_rd_en</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_rd_en</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_rd_en</thread>
	</pm_ops>
	<sched_ops>
		<thread>_rd_en</thread>
		<io_op>
			<id>3944</id>
			<source_loc>2551</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>168</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3943</id>
			<source_loc>2550</source_loc>
			<order>2</order>
			<sig_name>write_address_valid</sig_name>
			<label>write_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>167</id>
				<op_kind>input</op_kind>
				<object>write_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3945</id>
			<source_loc>3517</source_loc>
			<order>3</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_1_37</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>169</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3946</id>
			<source_loc>3518</source_loc>
			<order>4</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_38</instance_name>
			<opcode>93</opcode>
			<label>&amp;</label>
			<op>
				<id>170</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3947</id>
			<source_loc>3942</source_loc>
			<order>5</order>
			<sig_name>rd_en</sig_name>
			<label>rd_en:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>171</id>
				<op_kind>output</op_kind>
				<object>rd_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2928000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>_rd_en</thread>
	</cdfg>
	<timing_paths>
		<thread>_rd_en</thread>
		<timing_path>
			<name>_rd_en_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3806</delay>
				<port_name>write_address_valid</port_name>
				<state>2</state>
				<source_loc>3943</source_loc>
			</path_node>
			<delay>1.3806</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt</port_name>
				<state>2</state>
				<source_loc>3944</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0677</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
				<state>2</state>
				<source_loc>3947</source_loc>
			</path_node>
			<delay>0.2928</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1194</delay>
				<port_name>write_address_valid</port_name>
				<state>2</state>
				<source_loc>3943</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
				<state>2</state>
				<source_loc>3947</source_loc>
			</path_node>
			<delay>0.2305</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>2</state>
				<source_loc>3944</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_rd_en</thread>
		<timing_path>
			<name>_rd_en_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3806</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<delay>1.3806</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0677</delay>
				<instance_name>feature_write_addr_gen_OrReduction_3U_1U_1_37</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>0.2928</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1194</delay>
				<port_name>write_address_valid</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>feature_write_addr_gen_And_1Ux1U_1U_1_38</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>0.2305</delay>
		</timing_path>
		<timing_path>
			<name>_rd_en_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_rd_en</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_rd_en</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>7</id>
			<thread>_rd_en</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>226</source_line>
			<source_loc>1932</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_rd_en</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>7</id>
			<thread>_rd_en</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1929</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2531</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,1957</sub_loc>
	</source_loc>
	<source_loc>
		<id>3952</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,1965</sub_loc>
	</source_loc>
	<source_loc>
		<id>2532</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,1965</sub_loc>
	</source_loc>
	<source_loc>
		<id>3950</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2532,1965</sub_loc>
	</source_loc>
	<source_loc>
		<id>3951</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9853</opcode>
		<sub_loc>2532,1965</sub_loc>
	</source_loc>
	<source_loc>
		<id>3954</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3952</sub_loc>
	</source_loc>
	<source_loc>
		<id>3953</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3952</sub_loc>
	</source_loc>
	<source_loc>
		<id>3956</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>2532</sub_loc>
	</source_loc>
	<source_loc>
		<id>2530</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1963</sub_loc>
	</source_loc>
	<source_loc>
		<id>2529</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>831,1960</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>_rd_ptr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_rd_ptr</thread>
		<value>9</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_rd_ptr</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_rd_ptr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_rd_ptr</thread>
		<op>
			<id>3972</id>
			<opcode>53</opcode>
			<source_loc>1964</source_loc>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
		<op>
			<id>3968</id>
			<opcode>54</opcode>
			<source_loc>1964</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>3970</id>
			<opcode>16</opcode>
			<source_loc>2909,1968,1967</source_loc>
			<port>
				<name>in3</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_rd_ptr</thread>
		<io_op>
			<id>3959</id>
			<source_loc>2531</source_loc>
			<order>1</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>175</id>
				<op_kind>output</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3960</id>
			<source_loc>3952</source_loc>
			<order>2</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>176</id>
				<op_kind>output</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3963</id>
			<source_loc>2530</source_loc>
			<order>3</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>179</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3962</id>
			<source_loc>2529</source_loc>
			<order>4</order>
			<sig_name>rd_en</sig_name>
			<label>rd_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>178</id>
				<op_kind>input</op_kind>
				<object>rd_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3961</id>
			<source_loc>3956</source_loc>
			<order>5</order>
			<sig_name>urd_ptr_rd_ptr_next</sig_name>
			<label>rd_ptr:urd_ptr_rd_ptr_next:write</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>177</id>
				<op_kind>output</op_kind>
				<object>urd_ptr_rd_ptr_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3964</id>
			<source_loc>3507</source_loc>
			<order>6</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_39</instance_name>
			<opcode>53</opcode>
			<label>or_reduce</label>
			<op>
				<id>180</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2215000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3965</id>
			<source_loc>3508</source_loc>
			<order>7</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_40</instance_name>
			<opcode>54</opcode>
			<label>&amp;</label>
			<op>
				<id>181</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2987000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3966</id>
			<source_loc>3510</source_loc>
			<order>8</order>
			<instance_name>feature_write_addr_gen_MuxAdd2i1u3u3u1_4_41</instance_name>
			<opcode>16</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>182</id>
				<op_kind>mux</op_kind>
				<in_widths>3 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5106000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3967</id>
			<source_loc>3951</source_loc>
			<order>9</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:write</label>
			<datatype W="3">sc_uint</datatype>
			<output_write/>
			<op>
				<id>183</id>
				<op_kind>output</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5761000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>_rd_ptr</thread>
	</cdfg>
	<timing_paths>
		<thread>_rd_ptr</thread>
		<timing_path>
			<name>_rd_ptr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.2727</delay>
				<port_name>rd_en</port_name>
				<state>3</state>
				<source_loc>3962</source_loc>
			</path_node>
			<delay>1.2727</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>3963</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>3</state>
				<source_loc>2532</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>3</state>
				<source_loc>3967</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>2</state>
				<source_loc>3955</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
				<state>1</state>
				<source_loc>3959</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_rd_ptr</thread>
		<timing_path>
			<name>_rd_ptr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.2727</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>1.2727</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_rd_ptr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_rd_ptr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_rd_ptr</thread>
		<reg_op>
			<id>3977</id>
			<source_loc>3959</source_loc>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>rd_ptr</instance_name>
			<op>
				<id>175</id>
				<op_kind>reg</op_kind>
				<object>rd_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>3978</id>
			<source_loc>3967</source_loc>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>rd_ptr</instance_name>
			<op>
				<id>183</id>
				<op_kind>reg</op_kind>
				<object>rd_ptr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_rd_ptr</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>3</id>
			<thread>_rd_ptr</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>243</source_line>
			<source_loc>1974</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_rd_ptr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_rd_ptr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1971</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2584</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1853</sub_loc>
	</source_loc>
	<source_loc>
		<id>2583</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>831,1850</sub_loc>
	</source_loc>
	<source_loc>
		<id>2594</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>868,1859</sub_loc>
	</source_loc>
	<source_loc>
		<id>2586</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2706,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2587</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2704,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2588</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2702,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2589</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2700,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2590</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2698,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2591</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2696,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2592</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2694,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2593</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2692,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>2585</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,1857</sub_loc>
	</source_loc>
	<source_loc>
		<id>2595</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>868,1855</sub_loc>
	</source_loc>
	<source_loc>
		<id>3982</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2595,1863</sub_loc>
	</source_loc>
	<source_loc>
		<id>3983</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9859</opcode>
		<sub_loc>2595,1863</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>_fifo_read</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_fifo_read</thread>
		<value>17</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_fifo_read</thread>
		<value>13</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_fifo_read</thread>
		<value>4818</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_fifo_read</thread>
	</pm_ops>
	<sched_ops>
		<thread>_fifo_read</thread>
		<io_op>
			<id>3993</id>
			<source_loc>2584</source_loc>
			<order>1</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>191</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3992</id>
			<source_loc>2583</source_loc>
			<order>2</order>
			<sig_name>rd_en</sig_name>
			<label>rd_en:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>190</id>
				<op_kind>input</op_kind>
				<object>rd_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>3994</id>
			<source_loc>3537</source_loc>
			<order>3</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_42</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>192</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>3995</id>
			<source_loc>3538</source_loc>
			<order>4</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_43</instance_name>
			<opcode>93</opcode>
			<label>&amp;</label>
			<op>
				<id>193</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2729000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>3997</id>
			<source_loc>2594</source_loc>
			<order>5</order>
			<sig_name>fifo_out</sig_name>
			<label>fifo_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>195</id>
				<op_kind>output</op_kind>
				<object>fifo_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3998</id>
			<source_loc>2585</source_loc>
			<order>6</order>
			<sig_name>rd_ptr</sig_name>
			<label>rd_ptr:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>196</id>
				<op_kind>input</op_kind>
				<object>rd_ptr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>3999</id>
			<source_loc>2586</source_loc>
			<order>7</order>
			<sig_name>fifo_mem_7</sig_name>
			<label>fifo_mem[7].[7]:fifo_mem_7:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>197</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_7</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4000</id>
			<source_loc>2587</source_loc>
			<order>8</order>
			<sig_name>fifo_mem_6</sig_name>
			<label>fifo_mem[6].[6]:fifo_mem_6:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>198</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_6</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4001</id>
			<source_loc>2588</source_loc>
			<order>9</order>
			<sig_name>fifo_mem_5</sig_name>
			<label>fifo_mem[5].[5]:fifo_mem_5:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>199</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_5</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4002</id>
			<source_loc>2589</source_loc>
			<order>10</order>
			<sig_name>fifo_mem_4</sig_name>
			<label>fifo_mem[4].[4]:fifo_mem_4:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>200</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_4</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4003</id>
			<source_loc>2590</source_loc>
			<order>11</order>
			<sig_name>fifo_mem_3</sig_name>
			<label>fifo_mem[3].[3]:fifo_mem_3:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>201</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_3</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4004</id>
			<source_loc>2591</source_loc>
			<order>12</order>
			<sig_name>fifo_mem_2</sig_name>
			<label>fifo_mem[2].[2]:fifo_mem_2:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>202</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4005</id>
			<source_loc>2592</source_loc>
			<order>13</order>
			<sig_name>fifo_mem_1</sig_name>
			<label>fifo_mem[1].[1]:fifo_mem_1:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>203</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4006</id>
			<source_loc>2593</source_loc>
			<order>14</order>
			<sig_name>fifo_mem_0</sig_name>
			<label>fifo_mem[0].[0]:fifo_mem_0:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>204</id>
				<op_kind>input</op_kind>
				<object>fifo_mem_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4007</id>
			<source_loc>3540</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			<opcode>97</opcode>
			<label>MUX(8)</label>
			<op>
				<id>205</id>
				<op_kind>mux</op_kind>
				<in_widths>320 320 320 320 320 320 320 320 3</in_widths>
				<out_widths>320</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4026000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4008</id>
			<source_loc>3983</source_loc>
			<order>16</order>
			<sig_name>fifo_out</sig_name>
			<label>fifo_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>206</id>
				<op_kind>output</op_kind>
				<object>fifo_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4681000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>3996</id>
			<source_loc>2776</source_loc>
			<order>17</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2729000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>_fifo_read</thread>
	</cdfg>
	<timing_paths>
		<thread>_fifo_read</thread>
		<timing_path>
			<name>_fifo_read_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.2727</delay>
				<port_name>rd_en</port_name>
				<state>2</state>
				<source_loc>3992</source_loc>
			</path_node>
			<delay>1.2727</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>rd_ptr</port_name>
				<state>4</state>
				<source_loc>3998</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_0</port_name>
				<state>4</state>
				<source_loc>4006</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_1</port_name>
				<state>4</state>
				<source_loc>4005</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_2</port_name>
				<state>4</state>
				<source_loc>4004</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_3</port_name>
				<state>4</state>
				<source_loc>4003</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_4</port_name>
				<state>4</state>
				<source_loc>4002</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_5</port_name>
				<state>4</state>
				<source_loc>4001</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_6</port_name>
				<state>4</state>
				<source_loc>4000</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_7</port_name>
				<state>4</state>
				<source_loc>3999</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2886</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
				<state>4</state>
				<source_loc>4008</source_loc>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_fifo_read</thread>
		<timing_path>
			<name>_fifo_read_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.2727</delay>
				<port_name>rd_en</port_name>
			</path_node>
			<delay>1.2727</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>rd_ptr</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_1</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_2</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_3</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_4</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_5</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_6</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
		<timing_path>
			<name>_fifo_read_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_fifo_read</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_mem_7</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.2886</delay>
				<instance_name>feature_write_addr_gen_N_MuxB_320_8_35_1_44</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>0.5296</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_fifo_read</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_fifo_read</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>13</id>
			<thread>_fifo_read</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>191</source_line>
			<source_loc>1865</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_fifo_read</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_fifo_read</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1862</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2663</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>738,1664</sub_loc>
	</source_loc>
	<source_loc>
		<id>2664</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>739,1667</sub_loc>
	</source_loc>
	<source_loc>
		<id>2665</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>740,1669</sub_loc>
	</source_loc>
	<source_loc>
		<id>2666</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>741,1671</sub_loc>
	</source_loc>
	<source_loc>
		<id>2667</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>743,1673</sub_loc>
	</source_loc>
	<source_loc>
		<id>2659</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,1690</sub_loc>
	</source_loc>
	<source_loc>
		<id>2658</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>662,3087</sub_loc>
	</source_loc>
	<source_loc>
		<id>2662</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>868,1700</sub_loc>
	</source_loc>
	<source_loc>
		<id>2669</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>743,1710</sub_loc>
	</source_loc>
	<source_loc>
		<id>4017</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2669,1710</sub_loc>
	</source_loc>
	<source_loc>
		<id>4018</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9834</opcode>
		<sub_loc>2669,1710</sub_loc>
	</source_loc>
	<source_loc>
		<id>2670</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>741,1708</sub_loc>
	</source_loc>
	<source_loc>
		<id>2671</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>740,1706</sub_loc>
	</source_loc>
	<source_loc>
		<id>4019</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2671,1706</sub_loc>
	</source_loc>
	<source_loc>
		<id>4020</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9837</opcode>
		<sub_loc>2671,1706</sub_loc>
	</source_loc>
	<source_loc>
		<id>2672</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>739,1704</sub_loc>
	</source_loc>
	<source_loc>
		<id>4021</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2672,1704</sub_loc>
	</source_loc>
	<source_loc>
		<id>4022</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9838</opcode>
		<sub_loc>2672,1704</sub_loc>
	</source_loc>
	<source_loc>
		<id>2660</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>767,1692</sub_loc>
	</source_loc>
	<source_loc>
		<id>2661</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>661,1680</sub_loc>
	</source_loc>
	<source_loc>
		<id>2673</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>738,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>4023</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2673,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>4024</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>9839</opcode>
		<sub_loc>2673,1701</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>_assign</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_assign</thread>
		<value>26</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_assign</thread>
		<value>15</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_assign</thread>
		<value>2716</value>
	</intrinsic_muxing>
	<resource>
		<res_id>46</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>feature_write_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>feature_write_addr_gen_N_MuxB_320_2_24_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>437.7600</unit_area>
		<comb_area>437.7600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_assign</thread>
		<op>
			<id>4052</id>
			<opcode>28</opcode>
			<source_loc>3086,1688</source_loc>
			<port>
				<name>in2</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="320">sc_biguint</datatype>
			</port>
		</op>
		<op>
			<id>4054</id>
			<opcode>18</opcode>
			<source_loc>3082</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_assign</thread>
		<io_op>
			<id>4026</id>
			<source_loc>2663</source_loc>
			<order>1</order>
			<sig_name>address_0</sig_name>
			<label>address_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>219</id>
				<op_kind>output</op_kind>
				<object>address_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4027</id>
			<source_loc>2664</source_loc>
			<order>2</order>
			<sig_name>cs_0</sig_name>
			<label>cs_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>220</id>
				<op_kind>output</op_kind>
				<object>cs_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4028</id>
			<source_loc>2665</source_loc>
			<order>3</order>
			<sig_name>we_0</sig_name>
			<label>we_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>221</id>
				<op_kind>output</op_kind>
				<object>we_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4029</id>
			<source_loc>2666</source_loc>
			<order>4</order>
			<sig_name>oe_0</sig_name>
			<label>oe_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>222</id>
				<op_kind>output</op_kind>
				<object>oe_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4030</id>
			<source_loc>2667</source_loc>
			<order>5</order>
			<sig_name>data_out</sig_name>
			<label>data_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>223</id>
				<op_kind>output</op_kind>
				<object>data_out</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4032</id>
			<source_loc>2659</source_loc>
			<order>6</order>
			<sig_name>fifo_cnt</sig_name>
			<label>fifo_cnt:read</label>
			<datatype W="3">sc_uint</datatype>
			<input_read/>
			<op>
				<id>225</id>
				<op_kind>input</op_kind>
				<object>fifo_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4031</id>
			<source_loc>2658</source_loc>
			<order>7</order>
			<sig_name>read_address_valid</sig_name>
			<label>read_address_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>224</id>
				<op_kind>input</op_kind>
				<object>read_address_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4033</id>
			<source_loc>2660</source_loc>
			<order>8</order>
			<sig_name>write_address</sig_name>
			<label>write_address:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>226</id>
				<op_kind>input</op_kind>
				<object>write_address</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4034</id>
			<source_loc>2661</source_loc>
			<order>9</order>
			<sig_name>read_address</sig_name>
			<label>read_address:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>227</id>
				<op_kind>input</op_kind>
				<object>read_address</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4035</id>
			<source_loc>2662</source_loc>
			<order>10</order>
			<sig_name>fifo_out</sig_name>
			<label>fifo_out:read</label>
			<datatype W="320">sc_biguint</datatype>
			<input_read/>
			<op>
				<id>228</id>
				<op_kind>input</op_kind>
				<object>fifo_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4641000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4041</id>
			<source_loc>2670</source_loc>
			<order>11</order>
			<sig_name>oe_0</sig_name>
			<label>oe_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>234</id>
				<op_kind>output</op_kind>
				<object>oe_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4036</id>
			<source_loc>3582</source_loc>
			<order>12</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_48</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>229</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4037</id>
			<source_loc>3583</source_loc>
			<order>13</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_46</instance_name>
			<opcode>101</opcode>
			<label>!</label>
			<op>
				<id>230</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2011000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4038</id>
			<source_loc>3584</source_loc>
			<order>14</order>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_47</instance_name>
			<opcode>108</opcode>
			<label>|</label>
			<op>
				<id>231</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2526000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4042</id>
			<source_loc>3587</source_loc>
			<order>15</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_48</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>235</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4043</id>
			<source_loc>3588</source_loc>
			<order>16</order>
			<instance_name>feature_write_addr_gen_Not_1U_1U_4_49</instance_name>
			<opcode>101</opcode>
			<label>!</label>
			<op>
				<id>236</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1194000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4046</id>
			<source_loc>3590</source_loc>
			<order>17</order>
			<instance_name>feature_write_addr_gen_OrReduction_3U_1U_4_48</instance_name>
			<opcode>92</opcode>
			<label>or_reduce</label>
			<op>
				<id>239</id>
				<op_kind>or</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1817000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4049</id>
			<source_loc>3593</source_loc>
			<order>18</order>
			<instance_name>feature_write_addr_gen_Muxu32i0u1_4_51</instance_name>
			<opcode>1</opcode>
			<label>MUX(2)</label>
			<op>
				<id>242</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5832000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4039</id>
			<source_loc>3586</source_loc>
			<order>19</order>
			<instance_name>feature_write_addr_gen_N_MuxB_320_2_24_4_52</instance_name>
			<opcode>28</opcode>
			<label>MUX(2)</label>
			<op>
				<id>232</id>
				<op_kind>mux</op_kind>
				<in_widths>320 1</in_widths>
				<out_widths>320</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5270000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4040</id>
			<source_loc>4018</source_loc>
			<order>20</order>
			<sig_name>data_out</sig_name>
			<label>data_out:write</label>
			<datatype W="320">sc_biguint</datatype>
			<output_write/>
			<op>
				<id>233</id>
				<op_kind>output</op_kind>
				<object>data_out</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5925000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4044</id>
			<source_loc>3589</source_loc>
			<order>21</order>
			<instance_name>feature_write_addr_gen_And_1Ux1U_1U_4_53</instance_name>
			<opcode>93</opcode>
			<label>&amp;</label>
			<op>
				<id>237</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2273000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4045</id>
			<source_loc>4020</source_loc>
			<order>22</order>
			<sig_name>we_0</sig_name>
			<label>we_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>238</id>
				<op_kind>output</op_kind>
				<object>we_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2928000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4047</id>
			<source_loc>3591</source_loc>
			<order>23</order>
			<instance_name>feature_write_addr_gen_Or_1Ux1U_1U_4_54</instance_name>
			<opcode>108</opcode>
			<label>|</label>
			<op>
				<id>240</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2332000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4048</id>
			<source_loc>4022</source_loc>
			<order>24</order>
			<sig_name>cs_0</sig_name>
			<label>cs_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>241</id>
				<op_kind>output</op_kind>
				<object>cs_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2987000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4050</id>
			<source_loc>3594</source_loc>
			<order>25</order>
			<instance_name>feature_write_addr_gen_N_Mux_32_2_34_4_55</instance_name>
			<opcode>18</opcode>
			<label>MUX(2)</label>
			<op>
				<id>243</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6732000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4051</id>
			<source_loc>4024</source_loc>
			<order>26</order>
			<sig_name>address_0</sig_name>
			<label>address_0:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>244</id>
				<op_kind>output</op_kind>
				<object>address_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7387000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>_assign</thread>
	</cdfg>
	<timing_paths>
		<thread>_assign</thread>
		<timing_path>
			<name>_assign_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.0359</delay>
				<port_name>fifo_out</port_name>
				<state>3</state>
				<source_loc>4035</source_loc>
			</path_node>
			<delay>1.0359</delay>
		</timing_path>
		<timing_path>
			<name>_assign_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9882</delay>
				<port_name>write_address</port_name>
				<state>3</state>
				<source_loc>4033</source_loc>
			</path_node>
			<delay>0.9882</delay>
		</timing_path>
		<timing_path>
			<name>_assign_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>read_address_valid</port_name>
				<state>3</state>
				<source_loc>4031</source_loc>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
				<state>3</state>
				<source_loc>4032</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_assign_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>address_0</port_name>
				<state>3</state>
				<source_loc>4051</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cs_0</port_name>
				<state>3</state>
				<source_loc>4048</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>we_0</port_name>
				<state>3</state>
				<source_loc>4045</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
				<state>3</state>
				<source_loc>4040</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oe_0</port_name>
				<state>3</state>
				<source_loc>4041</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
				<state>1</state>
				<source_loc>4030</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_assign</thread>
		<timing_path>
			<name>_assign_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.0359</delay>
				<port_name>fifo_out</port_name>
			</path_node>
			<delay>1.0359</delay>
		</timing_path>
		<timing_path>
			<name>_assign_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9882</delay>
				<port_name>write_address</port_name>
			</path_node>
			<delay>0.9882</delay>
		</timing_path>
		<timing_path>
			<name>_assign_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.4000</delay>
				<port_name>read_address_valid</port_name>
			</path_node>
			<delay>1.4000</delay>
		</timing_path>
		<timing_path>
			<name>_assign_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_assign_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>address_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cs_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>we_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oe_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_assign_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_assign</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>data_out</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_assign</thread>
		<reg_op>
			<id>4064</id>
			<source_loc>4026</source_loc>
			<name>address_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>address_0</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>address_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4065</id>
			<source_loc>4051</source_loc>
			<name>address_0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>address_0</instance_name>
			<op>
				<id>244</id>
				<op_kind>reg</op_kind>
				<object>address_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4067</id>
			<source_loc>4027</source_loc>
			<name>cs_0</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>cs_0</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>cs_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4068</id>
			<source_loc>4048</source_loc>
			<name>cs_0</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>cs_0</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>cs_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4070</id>
			<source_loc>4030</source_loc>
			<name>data_out</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>data_out</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>data_out</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4071</id>
			<source_loc>4040</source_loc>
			<name>data_out</name>
			<datatype W="320">sc_biguint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>data_out</instance_name>
			<op>
				<id>233</id>
				<op_kind>reg</op_kind>
				<object>data_out</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4073</id>
			<source_loc>4029</source_loc>
			<name>oe_0</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>oe_0</instance_name>
			<op>
				<id>222</id>
				<op_kind>reg</op_kind>
				<object>oe_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4074</id>
			<source_loc>4041</source_loc>
			<name>oe_0</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oe_0</instance_name>
			<op>
				<id>234</id>
				<op_kind>reg</op_kind>
				<object>oe_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4076</id>
			<source_loc>4028</source_loc>
			<name>we_0</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>we_0</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>we_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4077</id>
			<source_loc>4045</source_loc>
			<name>we_0</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>we_0</instance_name>
			<op>
				<id>238</id>
				<op_kind>reg</op_kind>
				<object>we_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_assign</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2482</source_loc>
		<loop>
			<id>26</id>
			<thread>_assign</thread>
			<source_path>feature_write_addr_gen.h</source_path>
			<source_line>85</source_line>
			<source_loc>1736</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_assign</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>26</id>
			<thread>_assign</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1715</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>rd_ptr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rd_en</name>
		<time> 0.227</time>
	</stable_time>
	<stable_time>
		<name>fifo_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>wr_ptr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>wr_en</name>
		<time> 0.100</time>
	</stable_time>
	<stable_time>
		<name>write_address_valid</name>
		<time> 0.119</time>
	</stable_time>
	<stable_time>
		<name>src_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>fifo_out</name>
		<time> 0.464</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_7</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_6</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_5</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_4</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_3</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_1</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>fifo_mem_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>src</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>write_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>init</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>init</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>base_addr</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>base_addr</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>write_address</name>
		<time> 0.512</time>
	</stable_time>
	<stable_time>
		<name>stop</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>start</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>start</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>conv_type</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>conv_type</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>src_vld_1d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_vld_2d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>src_vld_3d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>data_in_en</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>data_in_en</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>data_in</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>data_in</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>address_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>cs_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>we_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oe_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>data_out</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_address_valid</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>read_address_valid</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>read_address</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>read_address</name>
		<time> 0.100</time>
	</input_delay>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 14 threads, 166 ops.</summary>
	</phase_summary>
</tool_log>
