/**
 * \file
 * \brief BitField accessors for tmniq_ana_regs
 *
 * Autogenerated with yoda-gen 1.6.1. Do not modify
 *
 * \copyright Copyright (c) 2024 Analog Devices, Inc. All Rights Reserved.
 * This software is proprietary to Analog Devices, Inc. and its licensors.
 */

 #ifndef __ADRV910X_BF_TMNIQ_ANA_REGS_H__
 #define __ADRV910X_BF_TMNIQ_ANA_REGS_H__

#include "adrv910x_bf_hal.h"



/**
 * Programmability in AMP1
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlAmp1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x10), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmability in AMP1
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlAmp1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x10), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmability in AMP2
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlAmp2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x11), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmability in AMP2
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlAmp2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x11), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmability in AMP3
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlAmp3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x12), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmability in AMP3
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlAmp3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x12), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlC1_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x6 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlC1_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x6 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlC2_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x7 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlC2_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x7 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlC3_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x8 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlC3_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x8 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable VCM
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlCm_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x14), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmable VCM
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlCm_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x14), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * DAC1 Resistor Control
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlDac1Res_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x23 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * DAC1 Resistor Control
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlDac1Res_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x23 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * DAC3 Resistor Control
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlDac3Res_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x24 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * DAC3 Resistor Control
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlDac3Res_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x24 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Digital Gain for ADC O/P
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlDigGain_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x5 + 0x0 + (regInstance * 0x1)), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Digital Gain for ADC O/P
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlDigGain_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x5 + 0x0 + (regInstance * 0x1)), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG1u_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x9 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG1u_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x9 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG21_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0xc + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG21_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0xc + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG23_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0xd + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG23_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0xd + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG2u_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0xa + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG2u_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0xa + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG31_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0xe + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG31_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0xe + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG32_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0xf + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG32_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0xf + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG3u_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0xb + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Tuning G23 for ADC Modes and Process
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlG3u_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0xb + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable AMP1a Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp1a_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x17), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmable AMP1a Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp1a_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x17), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable AMP1b Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp1b_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x17), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Programmable AMP1b Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp1b_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x17), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable AMP2a Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp2a_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x18), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmable AMP2a Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp2a_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x18), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable AMP2b Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp2b_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x18), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Programmable AMP2b Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp2b_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x18), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable AMP3a Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp3a_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x19), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmable AMP3a Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp3a_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x19), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable AMP3b Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp3b_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x19), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * Programmable AMP3b Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbAmp3b_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x19), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable LDO Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbFixedLdo_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1a), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmable LDO Bias Current
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlIbFixedLdo_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1a), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmability in LDO's Amp
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlLdoAmp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x16), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmability in LDO's Amp
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlLdoAmp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x16), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmability in LDO's Vref
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlLdoVref_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x15 + 0x0 + (regInstance * 0x1)), (value >> 0));

    return status;
}

/**
 * Programmability in LDO's Vref
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlLdoVref_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x15 + 0x0 + (regInstance * 0x1)), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * To Be Done
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarAtb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1e), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * To Be Done
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarAtb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1e), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Tweaks SAR Offset
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarCal_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1e), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Tweaks SAR Offset
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarCal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1e), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Adjusts Dynamic Clocking in SAR
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarClk_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x21), (value >> 0));

    return status;
}

/**
 * Adjusts Dynamic Clocking in SAR
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarClk_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x21), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * SAR Decoupling Setting in Analog
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarDcoupA_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x26), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * SAR Decoupling Setting in Analog
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarDcoupA_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x26), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * SAR Decoupling Setting in Digital
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarDcoupD_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x26), (value >> 0), 0xc, 0x2);

    return status;
}

/**
 * SAR Decoupling Setting in Digital
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarDcoupD_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x26), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * SAR Dith Ctrl
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarDith_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x20), (value >> 0), 0xf8, 0x3);

    return status;
}

/**
 * SAR Dith Ctrl
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarDith_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x20), &register_value, 0xf8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ELD Gain of .625 in 5% Increments/Decrements
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarEldGain_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1f), (value >> 0), 0xf0, 0x4);

    return status;
}

/**
 * ELD Gain of .625 in 5% Increments/Decrements
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarEldGain_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1f), &register_value, 0xf0, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Controls Gain from Vin to Comp Inp
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarGain_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1d), (value >> 0), 0x7, 0x0);

    return status;
}

/**
 * Controls Gain from Vin to Comp Inp
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarGain_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1d), &register_value, 0x7, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Debug Purpose
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarInputDisconnect_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1d), (value >> 0), 0x80, 0x7);

    return status;
}

/**
 * Debug Purpose
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarInputDisconnect_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1d), &register_value, 0x80, 0x7);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * To Be Done
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarOffSign_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1d), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * To Be Done
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarOffSign_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1d), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * DC Test Inputs to Validate ELD + SAR
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarTestIn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1b), (value >> 0), 0x7f, 0x0);

    return status;
}

/**
 * DC Test Inputs to Validate ELD + SAR
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarTestIn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1b), &register_value, 0x7f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enables Test_in Operation
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarTestPathOn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1c), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enables Test_in Operation
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlSarTestPathOn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1c), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Programmable VON for RC Bank's Switches Gate
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlVon_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x13), (value >> 0), 0xf, 0x0);

    return status;
}

/**
 * Programmable VON for RC Bank's Switches Gate
 */
static inline int32_t adrv910x_TmniqAnaRegs_CtrlVon_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x13), &register_value, 0xf, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ELD Offsetn
 */
static inline int32_t adrv910x_TmniqAnaRegs_EldOffsetn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x22), (value >> 0), 0xc, 0x2);

    return status;
}

/**
 * ELD Offsetn
 */
static inline int32_t adrv910x_TmniqAnaRegs_EldOffsetn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x22), &register_value, 0xc, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ELD Offsetp
 */
static inline int32_t adrv910x_TmniqAnaRegs_EldOffsetp_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x22), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * ELD Offsetp
 */
static inline int32_t adrv910x_TmniqAnaRegs_EldOffsetp_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x22), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Set 1 to Enable ADC
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnAdcRspi_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x0), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Set 1 to Enable ADC
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnAdcRspi_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x0), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable DAC Dummy Latch
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnDacDummyLat_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x25), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable DAC Dummy Latch
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnDacDummyLat_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x25), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enables SAR Auto 0
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnSarAz_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1d), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Enables SAR Auto 0
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnSarAz_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1d), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Allows Cal
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnSarCal_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x20), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Allows Cal
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnSarCal_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x20), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Turns on Dither
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnSarDith_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1d), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * Turns on Dither
 */
static inline int32_t adrv910x_TmniqAnaRegs_EnSarDith_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1d), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enables Half Scale Mode
 */
static inline int32_t adrv910x_TmniqAnaRegs_HalfScaleEn_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x2b + 0x0 + (regInstance * 0x1)), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enables Half Scale Mode
 */
static inline int32_t adrv910x_TmniqAnaRegs_HalfScaleEn_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x2b + 0x0 + (regInstance * 0x1)), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * DIF Output Scaler by 2
 */
static inline int32_t adrv910x_TmniqAnaRegs_MulScaleBy2_Set(void *const device,
    uint32_t regInstance,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x2c + 0x0 + (regInstance * 0x1)), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * DIF Output Scaler by 2
 */
static inline int32_t adrv910x_TmniqAnaRegs_MulScaleBy2_Get(void *const device,
    uint32_t regInstance,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x2c + 0x0 + (regInstance * 0x1)), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * PD of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Pd1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x1), (value >> 0));

    return status;
}

/**
 * PD of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Pd1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x1), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * PD of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Pd2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x2), (value >> 0));

    return status;
}

/**
 * PD of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Pd2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x2), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * PD Ref Generator of ELD
 */
static inline int32_t adrv910x_TmniqAnaRegs_PdEldRefgen_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x22), (value >> 0), 0x10, 0x4);

    return status;
}

/**
 * PD Ref Generator of ELD
 */
static inline int32_t adrv910x_TmniqAnaRegs_PdEldRefgen_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x22), &register_value, 0x10, 0x4);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Testmode PD
 */
static inline int32_t adrv910x_TmniqAnaRegs_PdSarTestmode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x1c), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Testmode PD
 */
static inline int32_t adrv910x_TmniqAnaRegs_PdSarTestmode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x1c), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * DAC_VON
 */
static inline int32_t adrv910x_TmniqAnaRegs_Placeholder1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x27), (value >> 0));

    return status;
}

/**
 * DAC_VON
 */
static inline int32_t adrv910x_TmniqAnaRegs_Placeholder1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x27), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * EN_C2_RDWN
 */
static inline int32_t adrv910x_TmniqAnaRegs_Placeholder2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x28), (value >> 0));

    return status;
}

/**
 * EN_C2_RDWN
 */
static inline int32_t adrv910x_TmniqAnaRegs_Placeholder2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x28), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Placeholder
 */
static inline int32_t adrv910x_TmniqAnaRegs_Placeholder3_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x29), (value >> 0));

    return status;
}

/**
 * Placeholder
 */
static inline int32_t adrv910x_TmniqAnaRegs_Placeholder3_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x29), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Scaling of SAR Dither HPF
 */
static inline int32_t adrv910x_TmniqAnaRegs_SarDithAlphaScale_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x20), (value >> 0), 0x6, 0x1);

    return status;
}

/**
 * Scaling of SAR Dither HPF
 */
static inline int32_t adrv910x_TmniqAnaRegs_SarDithAlphaScale_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x20), &register_value, 0x6, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * STBY of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Stby1_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x3), (value >> 0));

    return status;
}

/**
 * STBY of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Stby1_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x3), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * STBY of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Stby2_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2400 + 0x4), (value >> 0));

    return status;
}

/**
 * STBY of Individual Blocks
 */
static inline int32_t adrv910x_TmniqAnaRegs_Stby2_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2400 + 0x4), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * STBY Mode TBD
 */
static inline int32_t adrv910x_TmniqAnaRegs_StbyAdc_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x0), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * STBY Mode TBD
 */
static inline int32_t adrv910x_TmniqAnaRegs_StbyAdc_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x0), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Transfer Bit to Enable a Set of Latches
 */
static inline int32_t adrv910x_TmniqAnaRegs_Transfer_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2400 + 0x2a), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Transfer Bit to Enable a Set of Latches
 */
static inline int32_t adrv910x_TmniqAnaRegs_Transfer_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2400 + 0x2a), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


#endif // __ADRV910X_BF_TMNIQ_ANA_REGS_H__