{"top":"global.rom",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p1023__775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h03ff"]}
          },
          "inner_compute$rom_curvea0$1$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "inner_compute$rom_curvea0$1$raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
          },
          "inner_compute$rom_curvea0$1$readreg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$rom_curvea0$1$readreg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$rom_curvea0$1$waddr0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$rom_curvea0$1$wdata0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$rom_curvea0$1_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$rom_curvea0$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "inner_compute$rom_curvea0$raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
          },
          "inner_compute$rom_curvea0$readreg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$rom_curvea0$readreg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$rom_curvea0$waddr0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "inner_compute$rom_curvea0$wdata0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$rom_curvea0_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$smax_776_777_778$max_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smax_776_777_778$scomp":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$smax_776_777_778$max_mux.in0","inner_compute$const_p0__777.out"],
          ["inner_compute$smax_776_777_778$scomp.in1","inner_compute$const_p0__777.out"],
          ["inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.in0","inner_compute$const_p1023__775.out"],
          ["inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp.in1","inner_compute$const_p1023__775.out"],
          ["self.clk","inner_compute$rom_curvea0$1$mem.clk"],
          ["inner_compute$rom_curvea0$1$raddr_slice.out","inner_compute$rom_curvea0$1$mem.raddr"],
          ["inner_compute$rom_curvea0$1$readreg$enMux.in1","inner_compute$rom_curvea0$1$mem.rdata"],
          ["inner_compute$rom_curvea0$1$waddr0.out","inner_compute$rom_curvea0$1$mem.waddr"],
          ["inner_compute$rom_curvea0$1$wdata0.out","inner_compute$rom_curvea0$1$mem.wdata"],
          ["inner_compute$rom_curvea0$1$wdata0.out.0","inner_compute$rom_curvea0$1$mem.wen"],
          ["inner_compute$smax_776_777_778$max_mux.out","inner_compute$rom_curvea0$1$raddr_slice.in"],
          ["inner_compute$rom_curvea0$1$readreg$reg0.out","inner_compute$rom_curvea0$1$readreg$enMux.in0"],
          ["inner_compute$rom_curvea0$1$readreg$reg0.in","inner_compute$rom_curvea0$1$readreg$enMux.out"],
          ["inner_compute$rom_curvea0$1_ren.out","inner_compute$rom_curvea0$1$readreg$enMux.sel"],
          ["self.clk","inner_compute$rom_curvea0$1$readreg$reg0.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute$rom_curvea0$1$readreg$reg0.out"],
          ["self.clk","inner_compute$rom_curvea0$mem.clk"],
          ["inner_compute$rom_curvea0$raddr_slice.out","inner_compute$rom_curvea0$mem.raddr"],
          ["inner_compute$rom_curvea0$readreg$enMux.in1","inner_compute$rom_curvea0$mem.rdata"],
          ["inner_compute$rom_curvea0$waddr0.out","inner_compute$rom_curvea0$mem.waddr"],
          ["inner_compute$rom_curvea0$wdata0.out","inner_compute$rom_curvea0$mem.wdata"],
          ["inner_compute$rom_curvea0$wdata0.out.0","inner_compute$rom_curvea0$mem.wen"],
          ["inner_compute$smax_776_777_778$max_mux.out","inner_compute$rom_curvea0$raddr_slice.in"],
          ["inner_compute$rom_curvea0$readreg$reg0.out","inner_compute$rom_curvea0$readreg$enMux.in0"],
          ["inner_compute$rom_curvea0$readreg$reg0.in","inner_compute$rom_curvea0$readreg$enMux.out"],
          ["inner_compute$rom_curvea0_ren.out","inner_compute$rom_curvea0$readreg$enMux.sel"],
          ["self.clk","inner_compute$rom_curvea0$readreg$reg0.clk"],
          ["inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.out","inner_compute$smax_776_777_778$max_mux.in1"],
          ["inner_compute$smax_776_777_778$scomp.out","inner_compute$smax_776_777_778$max_mux.sel"],
          ["inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.out","inner_compute$smax_776_777_778$scomp.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.in1"],
          ["inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp.out","inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.sel"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp.in0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1023__775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h03ff"]}
          },
          "rom_curvea0$1$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$1$raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
          },
          "rom_curvea0$1$readreg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "rom_curvea0$1$readreg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "rom_curvea0$1$waddr0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "rom_curvea0$1$wdata0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "rom_curvea0$1_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "rom_curvea0$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "rom_curvea0$raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
          },
          "rom_curvea0$readreg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "rom_curvea0$readreg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "rom_curvea0$waddr0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "rom_curvea0$wdata0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "rom_curvea0_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "smax_776_777_778$max_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "smax_776_777_778$scomp":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "smin_hw_input_global_wrapper_stencil_1_775_776$min_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "smin_hw_input_global_wrapper_stencil_1_775_776$scomp":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["smax_776_777_778$max_mux.in0","const_p0__777.out"],
          ["smax_776_777_778$scomp.in1","const_p0__777.out"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.in0","const_p1023__775.out"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$scomp.in1","const_p1023__775.out"],
          ["self.clk","rom_curvea0$1$mem.clk"],
          ["rom_curvea0$1$raddr_slice.out","rom_curvea0$1$mem.raddr"],
          ["rom_curvea0$1$readreg$enMux.in1","rom_curvea0$1$mem.rdata"],
          ["rom_curvea0$1$waddr0.out","rom_curvea0$1$mem.waddr"],
          ["rom_curvea0$1$wdata0.out","rom_curvea0$1$mem.wdata"],
          ["rom_curvea0$1$wdata0.out.0","rom_curvea0$1$mem.wen"],
          ["smax_776_777_778$max_mux.out","rom_curvea0$1$raddr_slice.in"],
          ["rom_curvea0$1$readreg$reg0.out","rom_curvea0$1$readreg$enMux.in0"],
          ["rom_curvea0$1$readreg$reg0.in","rom_curvea0$1$readreg$enMux.out"],
          ["rom_curvea0$1_ren.out","rom_curvea0$1$readreg$enMux.sel"],
          ["self.clk","rom_curvea0$1$readreg$reg0.clk"],
          ["self.out_hw_output_stencil","rom_curvea0$1$readreg$reg0.out"],
          ["self.clk","rom_curvea0$mem.clk"],
          ["rom_curvea0$raddr_slice.out","rom_curvea0$mem.raddr"],
          ["rom_curvea0$readreg$enMux.in1","rom_curvea0$mem.rdata"],
          ["rom_curvea0$waddr0.out","rom_curvea0$mem.waddr"],
          ["rom_curvea0$wdata0.out","rom_curvea0$mem.wdata"],
          ["rom_curvea0$wdata0.out.0","rom_curvea0$mem.wen"],
          ["smax_776_777_778$max_mux.out","rom_curvea0$raddr_slice.in"],
          ["rom_curvea0$readreg$reg0.out","rom_curvea0$readreg$enMux.in0"],
          ["rom_curvea0$readreg$reg0.in","rom_curvea0$readreg$enMux.out"],
          ["rom_curvea0_ren.out","rom_curvea0$readreg$enMux.sel"],
          ["self.clk","rom_curvea0$readreg$reg0.clk"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.in1","self.in0_hw_input_global_wrapper_stencil.0"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$scomp.in0","self.in0_hw_input_global_wrapper_stencil.0"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.out","smax_776_777_778$max_mux.in1"],
          ["smax_776_777_778$scomp.out","smax_776_777_778$max_mux.sel"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.out","smax_776_777_778$scomp.in0"],
          ["smin_hw_input_global_wrapper_stencil_1_775_776$scomp.out","smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.sel"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.op_hcompute_hw_output_stencil_read_extra_ctrl","self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U2":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "rom":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U9$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "delay_reg__U4":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[1],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$const_p0__777":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$const_p1023__775":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h03ff"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$waddr0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$wdata0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",256], "has_init":["Bool",true], "sync_read":["Bool",false], "width":["Int",16]},
            "modargs":{"init":["Json",[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",8], "lo":["Int",0], "width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$waddr0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",8]},
            "modargs":{"value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$wdata0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$rom_curvea0_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$max_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$scomp":{
            "genref":"coreir.sge",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[1],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["self.clk","_U9$reg0.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U9$reg0.in"],
          ["self.clk","delay_reg__U4.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","delay_reg__U4.in"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","delay_reg__U4.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$max_mux.in0","op_hcompute_hw_output_stencil$inner_compute$const_p0__777.out"],
          ["op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$scomp.in1","op_hcompute_hw_output_stencil$inner_compute$const_p0__777.out"],
          ["op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.in0","op_hcompute_hw_output_stencil$inner_compute$const_p1023__775.out"],
          ["op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp.in1","op_hcompute_hw_output_stencil$inner_compute$const_p1023__775.out"],
          ["self.clk","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem.clk"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$raddr_slice.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem.raddr"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$enMux.in1","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem.rdata"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$waddr0.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem.waddr"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$wdata0.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem.wdata"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$wdata0.out.0","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$mem.wen"],
          ["op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$max_mux.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$raddr_slice.in"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$reg0.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$enMux.in0"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$reg0.in","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$enMux.out"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1_ren.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$enMux.sel"],
          ["self.clk","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$reg0.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$1$readreg$reg0.out"],
          ["self.clk","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem.clk"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$raddr_slice.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem.raddr"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$enMux.in1","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem.rdata"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$waddr0.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem.waddr"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$wdata0.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem.wdata"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$wdata0.out.0","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$mem.wen"],
          ["op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$max_mux.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$raddr_slice.in"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$reg0.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$enMux.in0"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$reg0.in","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$enMux.out"],
          ["op_hcompute_hw_output_stencil$inner_compute$rom_curvea0_ren.out","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$enMux.sel"],
          ["self.clk","op_hcompute_hw_output_stencil$inner_compute$rom_curvea0$readreg$reg0.clk"],
          ["op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.out","op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$max_mux.in1"],
          ["op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$scomp.out","op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$max_mux.sel"],
          ["op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.out","op_hcompute_hw_output_stencil$inner_compute$smax_776_777_778$scomp.in0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.in1"],
          ["op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp.out","op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$min_mux.sel"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","op_hcompute_hw_output_stencil$inner_compute$smin_hw_input_global_wrapper_stencil_1_775_776$scomp.in0"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
