
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000056  00800200  00001916  000019aa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001916  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000014  00800256  00800256  00001a00  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001a00  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000248  00000000  00000000  00001a5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001b4c  00000000  00000000  00001ca4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000d22  00000000  00000000  000037f0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000012ef  00000000  00000000  00004512  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000538  00000000  00000000  00005804  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000071e  00000000  00000000  00005d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000010ca  00000000  00000000  0000645a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001b0  00000000  00000000  00007524  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c1       	rjmp	.+836    	; 0x3c6 <__vector_32>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	21 c5       	rjmp	.+2626   	; 0xae0 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	8b 05       	cpc	r24, r11
      e6:	dd 05       	cpc	r29, r13
      e8:	dd 05       	cpc	r29, r13
      ea:	dd 05       	cpc	r29, r13
      ec:	dd 05       	cpc	r29, r13
      ee:	dd 05       	cpc	r29, r13
      f0:	dd 05       	cpc	r29, r13
      f2:	dd 05       	cpc	r29, r13
      f4:	8b 05       	cpc	r24, r11
      f6:	dd 05       	cpc	r29, r13
      f8:	dd 05       	cpc	r29, r13
      fa:	dd 05       	cpc	r29, r13
      fc:	dd 05       	cpc	r29, r13
      fe:	dd 05       	cpc	r29, r13
     100:	dd 05       	cpc	r29, r13
     102:	dd 05       	cpc	r29, r13
     104:	8d 05       	cpc	r24, r13
     106:	dd 05       	cpc	r29, r13
     108:	dd 05       	cpc	r29, r13
     10a:	dd 05       	cpc	r29, r13
     10c:	dd 05       	cpc	r29, r13
     10e:	dd 05       	cpc	r29, r13
     110:	dd 05       	cpc	r29, r13
     112:	dd 05       	cpc	r29, r13
     114:	dd 05       	cpc	r29, r13
     116:	dd 05       	cpc	r29, r13
     118:	dd 05       	cpc	r29, r13
     11a:	dd 05       	cpc	r29, r13
     11c:	dd 05       	cpc	r29, r13
     11e:	dd 05       	cpc	r29, r13
     120:	dd 05       	cpc	r29, r13
     122:	dd 05       	cpc	r29, r13
     124:	8d 05       	cpc	r24, r13
     126:	dd 05       	cpc	r29, r13
     128:	dd 05       	cpc	r29, r13
     12a:	dd 05       	cpc	r29, r13
     12c:	dd 05       	cpc	r29, r13
     12e:	dd 05       	cpc	r29, r13
     130:	dd 05       	cpc	r29, r13
     132:	dd 05       	cpc	r29, r13
     134:	dd 05       	cpc	r29, r13
     136:	dd 05       	cpc	r29, r13
     138:	dd 05       	cpc	r29, r13
     13a:	dd 05       	cpc	r29, r13
     13c:	dd 05       	cpc	r29, r13
     13e:	dd 05       	cpc	r29, r13
     140:	dd 05       	cpc	r29, r13
     142:	dd 05       	cpc	r29, r13
     144:	d9 05       	cpc	r29, r9
     146:	dd 05       	cpc	r29, r13
     148:	dd 05       	cpc	r29, r13
     14a:	dd 05       	cpc	r29, r13
     14c:	dd 05       	cpc	r29, r13
     14e:	dd 05       	cpc	r29, r13
     150:	dd 05       	cpc	r29, r13
     152:	dd 05       	cpc	r29, r13
     154:	b6 05       	cpc	r27, r6
     156:	dd 05       	cpc	r29, r13
     158:	dd 05       	cpc	r29, r13
     15a:	dd 05       	cpc	r29, r13
     15c:	dd 05       	cpc	r29, r13
     15e:	dd 05       	cpc	r29, r13
     160:	dd 05       	cpc	r29, r13
     162:	dd 05       	cpc	r29, r13
     164:	dd 05       	cpc	r29, r13
     166:	dd 05       	cpc	r29, r13
     168:	dd 05       	cpc	r29, r13
     16a:	dd 05       	cpc	r29, r13
     16c:	dd 05       	cpc	r29, r13
     16e:	dd 05       	cpc	r29, r13
     170:	dd 05       	cpc	r29, r13
     172:	dd 05       	cpc	r29, r13
     174:	aa 05       	cpc	r26, r10
     176:	dd 05       	cpc	r29, r13
     178:	dd 05       	cpc	r29, r13
     17a:	dd 05       	cpc	r29, r13
     17c:	dd 05       	cpc	r29, r13
     17e:	dd 05       	cpc	r29, r13
     180:	dd 05       	cpc	r29, r13
     182:	dd 05       	cpc	r29, r13
     184:	c8 05       	cpc	r28, r8

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e1       	ldi	r30, 0x16	; 22
     19e:	f9 e1       	ldi	r31, 0x19	; 25
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 35       	cpi	r26, 0x56	; 86
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e5       	ldi	r26, 0x56	; 86
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	aa 36       	cpi	r26, 0x6A	; 106
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	30 d1       	rcall	.+608    	; 0x422 <main>
     1c2:	0c 94 89 0c 	jmp	0x1912	; 0x1912 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
		while(test_bit(PINE, PE0)); //Wait for interrupt flag to signify completed conversion
		return (uint8_t) *ext_adc;
}
#else
	void adc_init(){
		ADCSRA |= (1 << ADEN); //Enable
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	80 68       	ori	r24, 0x80	; 128
     1d0:	80 83       	st	Z, r24
		ADMUX |= ((1 << REFS1) | (1 << REFS0)); //00 = AREF, internal VREF turned off; 01 = AVCC with external capacitor at AREF pin; 11 = 2.56V
     1d2:	ac e7       	ldi	r26, 0x7C	; 124
     1d4:	b0 e0       	ldi	r27, 0x00	; 0
     1d6:	8c 91       	ld	r24, X
     1d8:	80 6c       	ori	r24, 0xC0	; 192
     1da:	8c 93       	st	X, r24
		ADCSRA |= ((1 << ADPS2) | (1 << ADPS1) | (1 << ADPS0)); //div 128
     1dc:	80 81       	ld	r24, Z
     1de:	87 60       	ori	r24, 0x07	; 7
     1e0:	80 83       	st	Z, r24
     1e2:	08 95       	ret

000001e4 <adc_read>:
		//ADMUX |= (1 << ADLAR); //Left shift ADC
		//ADCSRB for mux?
	}
	int16_t adc_read(){ //let this take channel as argument
		ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
		while (test_bit(ADCSRA, ADSC)){
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0xa>
		}
		return ADC;
     1f4:	80 91 78 00 	lds	r24, 0x0078
     1f8:	90 91 79 00 	lds	r25, 0x0079
	}
     1fc:	08 95       	ret

000001fe <can_init>:
	
	mcp_request_to_send(buffer == 2, buffer == 1, buffer == 0);	//Request to send - sending will start as soon as the bus is clear
	
	//TODO: (maybe) print error message?
	//TXBnCTRL.TXERR and the CANINTF.MERRF bits will be set and an interrupt will be generated on the INT pin if the CANINTE.MERRE bit is set
}
     1fe:	cf 93       	push	r28
     200:	c8 2f       	mov	r28, r24
     202:	93 d0       	rcall	.+294    	; 0x32a <mcp_init>
     204:	40 e0       	ldi	r20, 0x00	; 0
     206:	6c e1       	ldi	r22, 0x1C	; 28
     208:	8b e2       	ldi	r24, 0x2B	; 43
     20a:	76 d0       	rcall	.+236    	; 0x2f8 <mcp_bit_modify>
     20c:	40 e6       	ldi	r20, 0x60	; 96
     20e:	60 e6       	ldi	r22, 0x60	; 96
     210:	80 e6       	ldi	r24, 0x60	; 96
     212:	72 d0       	rcall	.+228    	; 0x2f8 <mcp_bit_modify>
     214:	4c 2f       	mov	r20, r28
     216:	6f ef       	ldi	r22, 0xFF	; 255
     218:	8f e0       	ldi	r24, 0x0F	; 15
     21a:	6e d0       	rcall	.+220    	; 0x2f8 <mcp_bit_modify>
     21c:	cf 91       	pop	r28
     21e:	08 95       	ret

00000220 <can_receive>:

Msg can_receive(){
     220:	8f 92       	push	r8
     222:	9f 92       	push	r9
     224:	af 92       	push	r10
     226:	bf 92       	push	r11
     228:	cf 92       	push	r12
     22a:	df 92       	push	r13
     22c:	ef 92       	push	r14
     22e:	ff 92       	push	r15
     230:	0f 93       	push	r16
     232:	1f 93       	push	r17
     234:	cf 93       	push	r28
     236:	df 93       	push	r29
     238:	00 d0       	rcall	.+0      	; 0x23a <can_receive+0x1a>
     23a:	00 d0       	rcall	.+0      	; 0x23c <can_receive+0x1c>
     23c:	cd b7       	in	r28, 0x3d	; 61
     23e:	de b7       	in	r29, 0x3e	; 62
	int buffer = 0; //n = 1 or 2
	
	Msg msg;
	msg.id = ((int)mcp_read(0x61 + 0x10*buffer) << 3) | (mcp_read(0x62 + 0x10*buffer) >> 5); //Put together RXBnSIDH and RXBnSIDL
     240:	81 e6       	ldi	r24, 0x61	; 97
     242:	4e d0       	rcall	.+156    	; 0x2e0 <mcp_read>
     244:	a8 2e       	mov	r10, r24
     246:	82 e6       	ldi	r24, 0x62	; 98
     248:	4b d0       	rcall	.+150    	; 0x2e0 <mcp_read>
     24a:	82 95       	swap	r24
     24c:	86 95       	lsr	r24
     24e:	87 70       	andi	r24, 0x07	; 7
     250:	b1 2c       	mov	r11, r1
     252:	aa 0c       	add	r10, r10
     254:	bb 1c       	adc	r11, r11
     256:	aa 0c       	add	r10, r10
     258:	bb 1c       	adc	r11, r11
     25a:	aa 0c       	add	r10, r10
     25c:	bb 1c       	adc	r11, r11
     25e:	a8 2a       	or	r10, r24
	msg.length = mcp_read(0x65 + 0x10*buffer) & 0b00001111; //RXBnDLC
     260:	85 e6       	ldi	r24, 0x65	; 101
     262:	3e d0       	rcall	.+124    	; 0x2e0 <mcp_read>
     264:	8f 70       	andi	r24, 0x0F	; 15
     266:	c8 2e       	mov	r12, r24
     268:	d1 2c       	mov	r13, r1
	msg.data = malloc(msg.length);
     26a:	c6 01       	movw	r24, r12
     26c:	1b d7       	rcall	.+3638   	; 0x10a4 <malloc>
     26e:	98 2e       	mov	r9, r24
     270:	89 2e       	mov	r8, r25
	
	for(int i = 0; i < msg.length; i++){
     272:	1c 14       	cp	r1, r12
     274:	1d 04       	cpc	r1, r13
     276:	7c f4       	brge	.+30     	; 0x296 <can_receive+0x76>
     278:	e8 2e       	mov	r14, r24
     27a:	f9 2e       	mov	r15, r25
     27c:	00 e0       	ldi	r16, 0x00	; 0
     27e:	10 e0       	ldi	r17, 0x00	; 0
		msg.data[i] = mcp_read(0x66 + 0x10*buffer + i);
     280:	86 e6       	ldi	r24, 0x66	; 102
     282:	80 0f       	add	r24, r16
     284:	2d d0       	rcall	.+90     	; 0x2e0 <mcp_read>
     286:	f7 01       	movw	r30, r14
     288:	81 93       	st	Z+, r24
     28a:	7f 01       	movw	r14, r30
	Msg msg;
	msg.id = ((int)mcp_read(0x61 + 0x10*buffer) << 3) | (mcp_read(0x62 + 0x10*buffer) >> 5); //Put together RXBnSIDH and RXBnSIDL
	msg.length = mcp_read(0x65 + 0x10*buffer) & 0b00001111; //RXBnDLC
	msg.data = malloc(msg.length);
	
	for(int i = 0; i < msg.length; i++){
     28c:	0f 5f       	subi	r16, 0xFF	; 255
     28e:	1f 4f       	sbci	r17, 0xFF	; 255
     290:	0c 15       	cp	r16, r12
     292:	1d 05       	cpc	r17, r13
     294:	ac f3       	brlt	.-22     	; 0x280 <can_receive+0x60>
		msg.data[i] = mcp_read(0x66 + 0x10*buffer + i);
	}
	
	mcp_bit_modify(0x2C, buffer + 1, 0); //CANINTF - Sets RX0IF to 0
     296:	40 e0       	ldi	r20, 0x00	; 0
     298:	61 e0       	ldi	r22, 0x01	; 1
     29a:	8c e2       	ldi	r24, 0x2C	; 44
     29c:	2d d0       	rcall	.+90     	; 0x2f8 <mcp_bit_modify>
	return msg;
     29e:	ba 82       	std	Y+2, r11	; 0x02
     2a0:	a9 82       	std	Y+1, r10	; 0x01
     2a2:	dc 82       	std	Y+4, r13	; 0x04
     2a4:	cb 82       	std	Y+3, r12	; 0x03
     2a6:	9d 82       	std	Y+5, r9	; 0x05
     2a8:	8e 82       	std	Y+6, r8	; 0x06
     2aa:	2a 2d       	mov	r18, r10
     2ac:	3a 81       	ldd	r19, Y+2	; 0x02
     2ae:	4c 2d       	mov	r20, r12
     2b0:	5c 81       	ldd	r21, Y+4	; 0x04
     2b2:	69 2d       	mov	r22, r9
     2b4:	78 2d       	mov	r23, r8
}
     2b6:	80 e0       	ldi	r24, 0x00	; 0
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	26 96       	adiw	r28, 0x06	; 6
     2bc:	0f b6       	in	r0, 0x3f	; 63
     2be:	f8 94       	cli
     2c0:	de bf       	out	0x3e, r29	; 62
     2c2:	0f be       	out	0x3f, r0	; 63
     2c4:	cd bf       	out	0x3d, r28	; 61
     2c6:	df 91       	pop	r29
     2c8:	cf 91       	pop	r28
     2ca:	1f 91       	pop	r17
     2cc:	0f 91       	pop	r16
     2ce:	ff 90       	pop	r15
     2d0:	ef 90       	pop	r14
     2d2:	df 90       	pop	r13
     2d4:	cf 90       	pop	r12
     2d6:	bf 90       	pop	r11
     2d8:	af 90       	pop	r10
     2da:	9f 90       	pop	r9
     2dc:	8f 90       	pop	r8
     2de:	08 95       	ret

000002e0 <mcp_read>:
	clear_bit(PORTB, MCP_PIN);
	spi_master_transmit(MCP_READ_STATUS);
	char status = spi_master_transmit(0x00);
	set_bit(PORTB ,MCP_PIN);
	return status;
}
     2e0:	cf 93       	push	r28
     2e2:	c8 2f       	mov	r28, r24
     2e4:	2f 98       	cbi	0x05, 7	; 5
     2e6:	83 e0       	ldi	r24, 0x03	; 3
     2e8:	2b d0       	rcall	.+86     	; 0x340 <spi_master_transmit>
     2ea:	8c 2f       	mov	r24, r28
     2ec:	29 d0       	rcall	.+82     	; 0x340 <spi_master_transmit>
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	27 d0       	rcall	.+78     	; 0x340 <spi_master_transmit>
     2f2:	2f 9a       	sbi	0x05, 7	; 5
     2f4:	cf 91       	pop	r28
     2f6:	08 95       	ret

000002f8 <mcp_bit_modify>:

void mcp_bit_modify(char address, char mask, char data){
     2f8:	1f 93       	push	r17
     2fa:	cf 93       	push	r28
     2fc:	df 93       	push	r29
     2fe:	18 2f       	mov	r17, r24
     300:	d6 2f       	mov	r29, r22
     302:	c4 2f       	mov	r28, r20
	clear_bit(PORTB, MCP_PIN);
     304:	2f 98       	cbi	0x05, 7	; 5
	spi_master_transmit(MCP_BITMOD);	
     306:	85 e0       	ldi	r24, 0x05	; 5
     308:	1b d0       	rcall	.+54     	; 0x340 <spi_master_transmit>
	spi_master_transmit(address);
     30a:	81 2f       	mov	r24, r17
     30c:	19 d0       	rcall	.+50     	; 0x340 <spi_master_transmit>
	spi_master_transmit(mask);
     30e:	8d 2f       	mov	r24, r29
     310:	17 d0       	rcall	.+46     	; 0x340 <spi_master_transmit>
	spi_master_transmit(data);
     312:	8c 2f       	mov	r24, r28
     314:	15 d0       	rcall	.+42     	; 0x340 <spi_master_transmit>
	set_bit(PORTB, MCP_PIN);
     316:	2f 9a       	sbi	0x05, 7	; 5
}
     318:	df 91       	pop	r29
     31a:	cf 91       	pop	r28
     31c:	1f 91       	pop	r17
     31e:	08 95       	ret

00000320 <mcp_reset>:
		
void mcp_reset(){
	clear_bit(PORTB, MCP_PIN);
     320:	2f 98       	cbi	0x05, 7	; 5
	spi_master_transmit(MCP_RESET);	
     322:	80 ec       	ldi	r24, 0xC0	; 192
     324:	0d d0       	rcall	.+26     	; 0x340 <spi_master_transmit>
	set_bit(PORTB, MCP_PIN);
     326:	2f 9a       	sbi	0x05, 7	; 5
     328:	08 95       	ret

0000032a <mcp_init>:
}
	
void mcp_init(){
	spi_master_init();
     32a:	02 d0       	rcall	.+4      	; 0x330 <spi_master_init>
	mcp_reset();
     32c:	f9 cf       	rjmp	.-14     	; 0x320 <mcp_reset>
     32e:	08 95       	ret

00000330 <spi_master_init>:
		DDRB &= ~(1 << DDB6);
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPI2X); //Enable SPI, Master, set clock rate fck/16
		set_bit(PORTB,PB4); //Disable chip
	#else
		//Without setting PB0 as an output printf doesn|t work!?!?!?!?
		DDRB |= (1<<DDB0)|(1 << DDB1)|(1 << DDB2)|(1 << DDB7); //Set MOSI, SS and SCK output, all others input
     330:	84 b1       	in	r24, 0x04	; 4
     332:	87 68       	ori	r24, 0x87	; 135
     334:	84 b9       	out	0x04, r24	; 4
		DDRB &= ~(1 << DDB3); //DO NOT TINK IS NECCSCAS RYTSR:
     336:	23 98       	cbi	0x04, 3	; 4
		SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0); //Enable SPI, Master, set clock rate fck/16
     338:	81 e5       	ldi	r24, 0x51	; 81
     33a:	8c bd       	out	0x2c, r24	; 44
		set_bit(PORTB,PB7); //Disable chip
     33c:	2f 9a       	sbi	0x05, 7	; 5
     33e:	08 95       	ret

00000340 <spi_master_transmit>:
	#endif
}

char spi_master_transmit(char cData)
{
	SPDR = cData; //Start transmission
     340:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF))); //Wait for transmission complete	
     342:	0d b4       	in	r0, 0x2d	; 45
     344:	07 fe       	sbrs	r0, 7
     346:	fd cf       	rjmp	.-6      	; 0x342 <spi_master_transmit+0x2>
	return SPDR;
     348:	8e b5       	in	r24, 0x2e	; 46
}
     34a:	08 95       	ret

0000034c <uart_putchar>:
	#endif
	fdevopen(uart_putchar, uart_getchar);
}

void uart_putchar(char c){
	while (!( UCSR0A & (1<<UDRE0))); //Wait for empty transmit buffer
     34c:	e0 ec       	ldi	r30, 0xC0	; 192
     34e:	f0 e0       	ldi	r31, 0x00	; 0
     350:	90 81       	ld	r25, Z
     352:	95 ff       	sbrs	r25, 5
     354:	fd cf       	rjmp	.-6      	; 0x350 <uart_putchar+0x4>
	UDR0 = c; //Put data into buffer, sends the data
     356:	80 93 c6 00 	sts	0x00C6, r24
     35a:	08 95       	ret

0000035c <uart_getchar>:
}

unsigned char uart_getchar(){
	while (!( UCSR0A & (1<<RXC0)));
     35c:	e0 ec       	ldi	r30, 0xC0	; 192
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	80 81       	ld	r24, Z
     362:	88 23       	and	r24, r24
     364:	ec f7       	brge	.-6      	; 0x360 <uart_getchar+0x4>
	return UDR0;
     366:	80 91 c6 00 	lds	r24, 0x00C6
     36a:	08 95       	ret

0000036c <uart_init>:
#include <stdio.h>
#include "settings.h"
#include "uart.h"

void uart_init(int baudRate){
	int UBRR = ((long)F_CPU/((long)16*baudRate) - 1);
     36c:	aa 27       	eor	r26, r26
     36e:	97 fd       	sbrc	r25, 7
     370:	a0 95       	com	r26
     372:	ba 2f       	mov	r27, r26
     374:	88 0f       	add	r24, r24
     376:	99 1f       	adc	r25, r25
     378:	aa 1f       	adc	r26, r26
     37a:	bb 1f       	adc	r27, r27
     37c:	88 0f       	add	r24, r24
     37e:	99 1f       	adc	r25, r25
     380:	aa 1f       	adc	r26, r26
     382:	bb 1f       	adc	r27, r27
     384:	9c 01       	movw	r18, r24
     386:	ad 01       	movw	r20, r26
     388:	22 0f       	add	r18, r18
     38a:	33 1f       	adc	r19, r19
     38c:	44 1f       	adc	r20, r20
     38e:	55 1f       	adc	r21, r21
     390:	22 0f       	add	r18, r18
     392:	33 1f       	adc	r19, r19
     394:	44 1f       	adc	r20, r20
     396:	55 1f       	adc	r21, r21
     398:	60 e0       	ldi	r22, 0x00	; 0
     39a:	74 e2       	ldi	r23, 0x24	; 36
     39c:	84 ef       	ldi	r24, 0xF4	; 244
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	3d d6       	rcall	.+3194   	; 0x101c <__divmodsi4>
     3a2:	21 50       	subi	r18, 0x01	; 1
     3a4:	31 09       	sbc	r19, r1
	UBRR0L = UBRR;
     3a6:	20 93 c4 00 	sts	0x00C4, r18
    UBRR0H = (UBRR>>8);
     3aa:	30 93 c5 00 	sts	0x00C5, r19
	UCSR0B = (1<<RXEN0)|(1<<TXEN0); //Enable receiver and transmitter 
     3ae:	88 e1       	ldi	r24, 0x18	; 24
     3b0:	80 93 c1 00 	sts	0x00C1, r24
	
	#ifdef NODE_1
		UCSR0C = ((1<<URSEL0)|(1<<USBS0)|(3<<UCSZ00));
	#else
		UCSR0C = ((1<<USBS0)|(3<<UCSZ00)); //Set frame format: 2 stop bits, 8 data bits //Asynchronous - No parity (?) //URSEL makes sure we won't access UBRRH during operation, but UCSRC. //URSEL should not be set in node 2
     3b4:	8e e0       	ldi	r24, 0x0E	; 14
     3b6:	80 93 c2 00 	sts	0x00C2, r24
	#endif
	fdevopen(uart_putchar, uart_getchar);
     3ba:	6e ea       	ldi	r22, 0xAE	; 174
     3bc:	71 e0       	ldi	r23, 0x01	; 1
     3be:	86 ea       	ldi	r24, 0xA6	; 166
     3c0:	91 e0       	ldi	r25, 0x01	; 1
     3c2:	97 c7       	rjmp	.+3886   	; 0x12f2 <fdevopen>
     3c4:	08 95       	ret

000003c6 <__vector_32>:
} volatile global_flags = {0, 0};

int scoring_allowed = 1;

ISR(TIMER3_COMPA_vect) //PID timer - called with interval 0.01s
{
     3c6:	1f 92       	push	r1
     3c8:	0f 92       	push	r0
     3ca:	0f b6       	in	r0, 0x3f	; 63
     3cc:	0f 92       	push	r0
     3ce:	11 24       	eor	r1, r1
     3d0:	8f 93       	push	r24
	global_flags.pid_timer = 1;
     3d2:	80 91 56 02 	lds	r24, 0x0256
     3d6:	81 60       	ori	r24, 0x01	; 1
     3d8:	80 93 56 02 	sts	0x0256, r24
}
     3dc:	8f 91       	pop	r24
     3de:	0f 90       	pop	r0
     3e0:	0f be       	out	0x3f, r0	; 63
     3e2:	0f 90       	pop	r0
     3e4:	1f 90       	pop	r1
     3e6:	18 95       	reti

000003e8 <check_if_scored>:
}

int check_if_scored()
{
	int trigger_value = 200;
	int adc_val = adc_read();
     3e8:	fd de       	rcall	.-518    	; 0x1e4 <adc_read>
	//printf("ADC VAL = %d\r\n", adc_val);
	if (adc_val < trigger_value && scoring_allowed){ //Can't score again until the adc value goes up
     3ea:	88 3c       	cpi	r24, 0xC8	; 200
     3ec:	91 05       	cpc	r25, r1
     3ee:	6c f4       	brge	.+26     	; 0x40a <check_if_scored+0x22>
     3f0:	80 91 06 02 	lds	r24, 0x0206
     3f4:	90 91 07 02 	lds	r25, 0x0207
     3f8:	89 2b       	or	r24, r25
     3fa:	81 f0       	breq	.+32     	; 0x41c <check_if_scored+0x34>
		scoring_allowed = 0;
     3fc:	10 92 07 02 	sts	0x0207, r1
     400:	10 92 06 02 	sts	0x0206, r1
		return 1;
     404:	81 e0       	ldi	r24, 0x01	; 1
     406:	90 e0       	ldi	r25, 0x00	; 0
     408:	08 95       	ret
	}
	else if (adc_val >= trigger_value){
		scoring_allowed = 1;
     40a:	81 e0       	ldi	r24, 0x01	; 1
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	90 93 07 02 	sts	0x0207, r25
     412:	80 93 06 02 	sts	0x0206, r24
	}
	return 0;
     416:	80 e0       	ldi	r24, 0x00	; 0
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	08 95       	ret
     41c:	80 e0       	ldi	r24, 0x00	; 0
     41e:	90 e0       	ldi	r25, 0x00	; 0
     420:	08 95       	ret

00000422 <main>:
{
	global_flags.pid_timer = 1;
}

int main(void)
{	
     422:	cf 93       	push	r28
     424:	df 93       	push	r29
     426:	cd b7       	in	r28, 0x3d	; 61
     428:	de b7       	in	r29, 0x3e	; 62
     42a:	6e 97       	sbiw	r28, 0x1e	; 30
     42c:	0f b6       	in	r0, 0x3f	; 63
     42e:	f8 94       	cli
     430:	de bf       	out	0x3e, r29	; 62
     432:	0f be       	out	0x3f, r0	; 63
     434:	cd bf       	out	0x3d, r28	; 61
	// Set up timer, enable timer/counter compare match interrupt
	TCCR3A = (1 << WGM31) | (1 << WGM30);				//Compare match mode
     436:	83 e0       	ldi	r24, 0x03	; 3
     438:	80 93 90 00 	sts	0x0090, r24
	TCCR3B = (1 << WGM33) | (1 << WGM32) | (1 << CS31); //clock source to be used by the Timer/Counter clkI/O/8
     43c:	8a e1       	ldi	r24, 0x1A	; 26
     43e:	80 93 91 00 	sts	0x0091, r24
	TIMSK3 = (1 << OCIE3A);								//Interrupt on compare match
     442:	82 e0       	ldi	r24, 0x02	; 2
     444:	80 93 71 00 	sts	0x0071, r24

	OCR3AH = 0b01001110;
     448:	8e e4       	ldi	r24, 0x4E	; 78
     44a:	80 93 99 00 	sts	0x0099, r24
	OCR3AL = 0b00100000; //Sets the value for the compare match to 20000
     44e:	80 e2       	ldi	r24, 0x20	; 32
     450:	80 93 98 00 	sts	0x0098, r24
	
	uart_init(9600);
     454:	80 e8       	ldi	r24, 0x80	; 128
     456:	95 e2       	ldi	r25, 0x25	; 37
     458:	89 df       	rcall	.-238    	; 0x36c <uart_init>
	adc_init();
     45a:	b6 de       	rcall	.-660    	; 0x1c8 <adc_init>
	can_init(MODE_NORMAL);
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	90 e0       	ldi	r25, 0x00	; 0
     460:	ce de       	rcall	.-612    	; 0x1fe <can_init>
	pwm_init();
     462:	eb d2       	rcall	.+1494   	; 0xa3a <pwm_init>
	TWI_Master_Initialise();
     464:	11 d3       	rcall	.+1570   	; 0xa88 <TWI_Master_Initialise>
	motor_init();
     466:	fb d0       	rcall	.+502    	; 0x65e <motor_init>
	solenoid_init();
     468:	03 d3       	rcall	.+1542   	; 0xa70 <solenoid_init>
	sei(); //enable the use of interrupts
     46a:	78 94       	sei
	double K_p = 0.075;
	double K_d = 0;
	double K_i = 0;
	pidData_t pid;
	
	pid_Init(K_p, K_i, K_d, &pid);
     46c:	9e 01       	movw	r18, r28
     46e:	2f 5f       	subi	r18, 0xFF	; 255
     470:	3f 4f       	sbci	r19, 0xFF	; 255
     472:	69 01       	movw	r12, r18
     474:	e1 2c       	mov	r14, r1
     476:	f1 2c       	mov	r15, r1
     478:	87 01       	movw	r16, r14
     47a:	a8 01       	movw	r20, r16
     47c:	97 01       	movw	r18, r14
     47e:	6a e9       	ldi	r22, 0x9A	; 154
     480:	79 e9       	ldi	r23, 0x99	; 153
     482:	89 e9       	ldi	r24, 0x99	; 153
     484:	9d e3       	ldi	r25, 0x3D	; 61
     486:	79 d1       	rcall	.+754    	; 0x77a <pid_Init>
	Position position_received;
	Msg msg_received;
	int score = 0;
	int z_released = 1;
	
	int motor_position = 0;
     488:	e1 2c       	mov	r14, r1
     48a:	f1 2c       	mov	r15, r1
	int16_t discrete_voltage = 0;
	
	Position position_received;
	Msg msg_received;
	int score = 0;
	int z_released = 1;
     48c:	44 24       	eor	r4, r4
     48e:	43 94       	inc	r4
     490:	51 2c       	mov	r5, r1
		{
			solenoid_kick();
			z_released = 0;
		}
		else if(position_received.z == 0){
			z_released = 1;
     492:	c1 2c       	mov	r12, r1
			motor_position = motor_encoder_read();
			printf("%d\r\n",motor_position);
			motor_speed = motor_position - motor_position_past;
			
			printf("MOTOR SPEED= %d\r\n",motor_speed);
			printf("Pos_rec_x= %d\r\n\r\n",position_received.x*20);
     494:	0f 2e       	mov	r0, r31
     496:	f4 e1       	ldi	r31, 0x14	; 20
     498:	df 2e       	mov	r13, r31
     49a:	f0 2d       	mov	r31, r0
     49c:	0f 2e       	mov	r0, r31
     49e:	fd e2       	ldi	r31, 0x2D	; 45
     4a0:	6f 2e       	mov	r6, r31
     4a2:	f2 e0       	ldi	r31, 0x02	; 2
     4a4:	7f 2e       	mov	r7, r31
     4a6:	f0 2d       	mov	r31, r0
	int motor_position_past = 0;
	int motor_speed = 0;
	
	while(1)
	{
		msg_received = can_receive();
     4a8:	bb de       	rcall	.-650    	; 0x220 <can_receive>
     4aa:	29 8f       	std	Y+25, r18	; 0x19
     4ac:	3a 8f       	std	Y+26, r19	; 0x1a
     4ae:	4b 8f       	std	Y+27, r20	; 0x1b
     4b0:	5c 8f       	std	Y+28, r21	; 0x1c
     4b2:	6d 8f       	std	Y+29, r22	; 0x1d
     4b4:	7e 8f       	std	Y+30, r23	; 0x1e
     4b6:	0d 8d       	ldd	r16, Y+29	; 0x1d
     4b8:	1e 8d       	ldd	r17, Y+30	; 0x1e
		
		switch (msg_received.id){
     4ba:	89 8d       	ldd	r24, Y+25	; 0x19
     4bc:	9a 8d       	ldd	r25, Y+26	; 0x1a
     4be:	8d 30       	cpi	r24, 0x0D	; 13
     4c0:	91 05       	cpc	r25, r1
     4c2:	89 f0       	breq	.+34     	; 0x4e6 <main+0xc4>
     4c4:	8a 32       	cpi	r24, 0x2A	; 42
     4c6:	91 05       	cpc	r25, r1
     4c8:	f9 f0       	breq	.+62     	; 0x508 <main+0xe6>
     4ca:	01 97       	sbiw	r24, 0x01	; 1
     4cc:	51 f5       	brne	.+84     	; 0x522 <main+0x100>
			case 1: //For short strings
				printf("%s",msg_received.data);
     4ce:	1f 93       	push	r17
     4d0:	0f 93       	push	r16
     4d2:	a9 e0       	ldi	r26, 0x09	; 9
     4d4:	b2 e0       	ldi	r27, 0x02	; 2
     4d6:	bf 93       	push	r27
     4d8:	af 93       	push	r26
     4da:	55 d7       	rcall	.+3754   	; 0x1386 <printf>
				break;
     4dc:	0f 90       	pop	r0
     4de:	0f 90       	pop	r0
     4e0:	0f 90       	pop	r0
     4e2:	0f 90       	pop	r0
     4e4:	25 c0       	rjmp	.+74     	; 0x530 <main+0x10e>
			case 13: //For sending integers
				printf("%d", *(int*)msg_received.data);
     4e6:	d8 01       	movw	r26, r16
     4e8:	11 96       	adiw	r26, 0x01	; 1
     4ea:	8c 91       	ld	r24, X
     4ec:	11 97       	sbiw	r26, 0x01	; 1
     4ee:	8f 93       	push	r24
     4f0:	8c 91       	ld	r24, X
     4f2:	8f 93       	push	r24
     4f4:	ac e0       	ldi	r26, 0x0C	; 12
     4f6:	b2 e0       	ldi	r27, 0x02	; 2
     4f8:	bf 93       	push	r27
     4fa:	af 93       	push	r26
     4fc:	44 d7       	rcall	.+3720   	; 0x1386 <printf>
				break;
     4fe:	0f 90       	pop	r0
     500:	0f 90       	pop	r0
     502:	0f 90       	pop	r0
     504:	0f 90       	pop	r0
     506:	14 c0       	rjmp	.+40     	; 0x530 <main+0x10e>
			case 42: //For sending positions
				position_received = *(Position*)msg_received.data;
     508:	d8 01       	movw	r26, r16
     50a:	2d 90       	ld	r2, X+
     50c:	3c 90       	ld	r3, X
     50e:	11 97       	sbiw	r26, 0x01	; 1
     510:	12 96       	adiw	r26, 0x02	; 2
     512:	8d 90       	ld	r8, X+
     514:	9c 90       	ld	r9, X
     516:	13 97       	sbiw	r26, 0x03	; 3
     518:	14 96       	adiw	r26, 0x04	; 4
     51a:	ad 90       	ld	r10, X+
     51c:	bc 90       	ld	r11, X
     51e:	15 97       	sbiw	r26, 0x05	; 5
				break;
     520:	07 c0       	rjmp	.+14     	; 0x530 <main+0x10e>
			default:
				printf("ID unknown\r");
     522:	af e0       	ldi	r26, 0x0F	; 15
     524:	b2 e0       	ldi	r27, 0x02	; 2
     526:	bf 93       	push	r27
     528:	af 93       	push	r26
     52a:	2d d7       	rcall	.+3674   	; 0x1386 <printf>
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
		}
		free(msg_received.data);
     530:	c8 01       	movw	r24, r16
     532:	50 d6       	rcall	.+3232   	; 0x11d4 <free>
		
		score += check_if_scored();
     534:	59 df       	rcall	.-334    	; 0x3e8 <check_if_scored>
		
		motor_move_servo((((float)position_received.y) * 1.2 / 200.0) + 1.5); //Maps -100,100 to 0.9,2.1
     536:	b4 01       	movw	r22, r8
     538:	88 27       	eor	r24, r24
     53a:	77 fd       	sbrc	r23, 7
     53c:	80 95       	com	r24
     53e:	98 2f       	mov	r25, r24
     540:	56 d4       	rcall	.+2220   	; 0xdee <__floatsisf>
     542:	2a e9       	ldi	r18, 0x9A	; 154
     544:	39 e9       	ldi	r19, 0x99	; 153
     546:	49 e9       	ldi	r20, 0x99	; 153
     548:	5f e3       	ldi	r21, 0x3F	; 63
     54a:	05 d5       	rcall	.+2570   	; 0xf56 <__mulsf3>
     54c:	20 e0       	ldi	r18, 0x00	; 0
     54e:	30 e0       	ldi	r19, 0x00	; 0
     550:	48 e4       	ldi	r20, 0x48	; 72
     552:	53 e4       	ldi	r21, 0x43	; 67
     554:	b1 d3       	rcall	.+1890   	; 0xcb8 <__divsf3>
     556:	20 e0       	ldi	r18, 0x00	; 0
     558:	30 e0       	ldi	r19, 0x00	; 0
     55a:	40 ec       	ldi	r20, 0xC0	; 192
     55c:	5f e3       	ldi	r21, 0x3F	; 63
     55e:	44 d3       	rcall	.+1672   	; 0xbe8 <__addsf3>
     560:	db d0       	rcall	.+438    	; 0x718 <motor_move_servo>

		if (position_received.z == 1 && z_released == 1)
     562:	f1 e0       	ldi	r31, 0x01	; 1
     564:	af 16       	cp	r10, r31
     566:	b1 04       	cpc	r11, r1
     568:	41 f4       	brne	.+16     	; 0x57a <main+0x158>
     56a:	21 e0       	ldi	r18, 0x01	; 1
     56c:	42 16       	cp	r4, r18
     56e:	51 04       	cpc	r5, r1
     570:	51 f4       	brne	.+20     	; 0x586 <main+0x164>
		{
			solenoid_kick();
     572:	81 d2       	rcall	.+1282   	; 0xa76 <solenoid_kick>
			z_released = 0;
     574:	41 2c       	mov	r4, r1
     576:	51 2c       	mov	r5, r1
     578:	06 c0       	rjmp	.+12     	; 0x586 <main+0x164>
		}
		else if(position_received.z == 0){
     57a:	a1 14       	cp	r10, r1
     57c:	b1 04       	cpc	r11, r1
     57e:	19 f4       	brne	.+6      	; 0x586 <main+0x164>
			z_released = 1;
     580:	44 24       	eor	r4, r4
     582:	43 94       	inc	r4
     584:	5c 2c       	mov	r5, r12
		}
		
	
		if (global_flags.pid_timer == 1) {
     586:	80 91 56 02 	lds	r24, 0x0256
     58a:	80 ff       	sbrs	r24, 0
     58c:	8d cf       	rjmp	.-230    	; 0x4a8 <main+0x86>
			motor_position_past = motor_position;
			motor_position = motor_encoder_read();
     58e:	81 d0       	rcall	.+258    	; 0x692 <motor_encoder_read>
     590:	8c 01       	movw	r16, r24
			printf("%d\r\n",motor_position);
     592:	1f 93       	push	r17
     594:	8f 93       	push	r24
     596:	a1 e5       	ldi	r26, 0x51	; 81
     598:	b2 e0       	ldi	r27, 0x02	; 2
     59a:	bf 93       	push	r27
     59c:	af 93       	push	r26
     59e:	f3 d6       	rcall	.+3558   	; 0x1386 <printf>
			motor_speed = motor_position - motor_position_past;
     5a0:	98 01       	movw	r18, r16
     5a2:	2e 19       	sub	r18, r14
     5a4:	3f 09       	sbc	r19, r15
     5a6:	79 01       	movw	r14, r18
			
			printf("MOTOR SPEED= %d\r\n",motor_speed);
     5a8:	ff 92       	push	r15
     5aa:	2f 93       	push	r18
     5ac:	ab e1       	ldi	r26, 0x1B	; 27
     5ae:	b2 e0       	ldi	r27, 0x02	; 2
     5b0:	bf 93       	push	r27
     5b2:	af 93       	push	r26
     5b4:	e8 d6       	rcall	.+3536   	; 0x1386 <printf>
			printf("Pos_rec_x= %d\r\n\r\n",position_received.x*20);
     5b6:	d2 9c       	mul	r13, r2
     5b8:	c0 01       	movw	r24, r0
     5ba:	d3 9c       	mul	r13, r3
     5bc:	90 0d       	add	r25, r0
     5be:	11 24       	eor	r1, r1
     5c0:	9f 93       	push	r25
     5c2:	8f 93       	push	r24
     5c4:	7f 92       	push	r7
     5c6:	6f 92       	push	r6
     5c8:	de d6       	rcall	.+3516   	; 0x1386 <printf>
			
			discrete_voltage = pid_Controller(position_received.y*20, motor_speed, &pid);
     5ca:	ae 01       	movw	r20, r28
     5cc:	4f 5f       	subi	r20, 0xFF	; 255
     5ce:	5f 4f       	sbci	r21, 0xFF	; 255
     5d0:	b7 01       	movw	r22, r14
     5d2:	d8 9c       	mul	r13, r8
     5d4:	c0 01       	movw	r24, r0
     5d6:	d9 9c       	mul	r13, r9
     5d8:	90 0d       	add	r25, r0
     5da:	11 24       	eor	r1, r1
     5dc:	1e d1       	rcall	.+572    	; 0x81a <pid_Controller>

			if (discrete_voltage > 255)
     5de:	0f b6       	in	r0, 0x3f	; 63
     5e0:	f8 94       	cli
     5e2:	de bf       	out	0x3e, r29	; 62
     5e4:	0f be       	out	0x3f, r0	; 63
     5e6:	cd bf       	out	0x3d, r28	; 61
     5e8:	8f 3f       	cpi	r24, 0xFF	; 255
     5ea:	91 05       	cpc	r25, r1
     5ec:	81 f0       	breq	.+32     	; 0x60e <main+0x1ec>
     5ee:	7c f0       	brlt	.+30     	; 0x60e <main+0x1ec>
			{
				discrete_voltage = 255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     5f0:	1f 92       	push	r1
     5f2:	8f ef       	ldi	r24, 0xFF	; 255
     5f4:	8f 93       	push	r24
     5f6:	af e3       	ldi	r26, 0x3F	; 63
     5f8:	b2 e0       	ldi	r27, 0x02	; 2
     5fa:	bf 93       	push	r27
     5fc:	af 93       	push	r26
     5fe:	c3 d6       	rcall	.+3462   	; 0x1386 <printf>
     600:	0f 90       	pop	r0
     602:	0f 90       	pop	r0
     604:	0f 90       	pop	r0
     606:	0f 90       	pop	r0
			
			discrete_voltage = pid_Controller(position_received.y*20, motor_speed, &pid);

			if (discrete_voltage > 255)
			{
				discrete_voltage = 255;
     608:	8f ef       	ldi	r24, 0xFF	; 255
     60a:	90 e0       	ldi	r25, 0x00	; 0
     60c:	13 c0       	rjmp	.+38     	; 0x634 <main+0x212>
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
     60e:	81 30       	cpi	r24, 0x01	; 1
     610:	ff ef       	ldi	r31, 0xFF	; 255
     612:	9f 07       	cpc	r25, r31
     614:	7c f4       	brge	.+30     	; 0x634 <main+0x212>
			{
				discrete_voltage = -255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
     616:	8f ef       	ldi	r24, 0xFF	; 255
     618:	8f 93       	push	r24
     61a:	81 e0       	ldi	r24, 0x01	; 1
     61c:	8f 93       	push	r24
     61e:	af e3       	ldi	r26, 0x3F	; 63
     620:	b2 e0       	ldi	r27, 0x02	; 2
     622:	bf 93       	push	r27
     624:	af 93       	push	r26
     626:	af d6       	rcall	.+3422   	; 0x1386 <printf>
     628:	0f 90       	pop	r0
     62a:	0f 90       	pop	r0
     62c:	0f 90       	pop	r0
     62e:	0f 90       	pop	r0
				discrete_voltage = 255;
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			else if (discrete_voltage < -255)
			{
				discrete_voltage = -255;
     630:	81 e0       	ldi	r24, 0x01	; 1
     632:	9f ef       	ldi	r25, 0xFF	; 255
				printf("Discrete voltage: %d\r\n", discrete_voltage);
			}
			motor_move_dc(discrete_voltage);
     634:	4d d0       	rcall	.+154    	; 0x6d0 <motor_move_dc>
			global_flags.pid_timer = 0;
     636:	80 91 56 02 	lds	r24, 0x0256
     63a:	8e 7f       	andi	r24, 0xFE	; 254
     63c:	80 93 56 02 	sts	0x0256, r24
		}
		
	
		if (global_flags.pid_timer == 1) {
			motor_position_past = motor_position;
			motor_position = motor_encoder_read();
     640:	78 01       	movw	r14, r16
     642:	32 cf       	rjmp	.-412    	; 0x4a8 <main+0x86>

00000644 <motor_encoder_reset>:
	motor_encoder_reset();
	
}

void motor_encoder_reset() {
	PORTH &= ~(1 << PH6);
     644:	e2 e0       	ldi	r30, 0x02	; 2
     646:	f1 e0       	ldi	r31, 0x01	; 1
     648:	80 81       	ld	r24, Z
     64a:	8f 7b       	andi	r24, 0xBF	; 191
     64c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     64e:	8a e6       	ldi	r24, 0x6A	; 106
     650:	8a 95       	dec	r24
     652:	f1 f7       	brne	.-4      	; 0x650 <motor_encoder_reset+0xc>
     654:	00 c0       	rjmp	.+0      	; 0x656 <motor_encoder_reset+0x12>
	_delay_us(20);
	PORTH |= (1 << PH6);
     656:	80 81       	ld	r24, Z
     658:	80 64       	ori	r24, 0x40	; 64
     65a:	80 83       	st	Z, r24
     65c:	08 95       	ret

0000065e <motor_init>:
#include "../lib/joy.h"
#include "pwm.h"

void motor_init(){
	//MOTOR 
	DDRH |= (1 << PH1); //Set motor direction pin as output
     65e:	e1 e0       	ldi	r30, 0x01	; 1
     660:	f1 e0       	ldi	r31, 0x01	; 1
     662:	80 81       	ld	r24, Z
     664:	82 60       	ori	r24, 0x02	; 2
     666:	80 83       	st	Z, r24
	DDRH |= (1 << DDH4); //Set motor enable pin as output
     668:	80 81       	ld	r24, Z
     66a:	80 61       	ori	r24, 0x10	; 16
     66c:	80 83       	st	Z, r24
	PORTH |= (1 << PH4); //Set motor enable pin high
     66e:	a2 e0       	ldi	r26, 0x02	; 2
     670:	b1 e0       	ldi	r27, 0x01	; 1
     672:	8c 91       	ld	r24, X
     674:	80 61       	ori	r24, 0x10	; 16
     676:	8c 93       	st	X, r24
	
	//ENCODER
	DDRH |= (1 << PH5); //OE as output
     678:	80 81       	ld	r24, Z
     67a:	80 62       	ori	r24, 0x20	; 32
     67c:	80 83       	st	Z, r24
	DDRH |= (1 << PH3); //SEL as output
     67e:	80 81       	ld	r24, Z
     680:	88 60       	ori	r24, 0x08	; 8
     682:	80 83       	st	Z, r24
	DDRH |= (1 << PH6); //RST as output
     684:	80 81       	ld	r24, Z
     686:	80 64       	ori	r24, 0x40	; 64
     688:	80 83       	st	Z, r24
	DDRK = 0b00000000; //Encoder vals as input 
     68a:	10 92 07 01 	sts	0x0107, r1
	motor_encoder_reset();
     68e:	da cf       	rjmp	.-76     	; 0x644 <motor_encoder_reset>
     690:	08 95       	ret

00000692 <motor_encoder_read>:
}



int motor_encoder_read(){
	PORTH &= ~(1 << PH5);
     692:	e2 e0       	ldi	r30, 0x02	; 2
     694:	f1 e0       	ldi	r31, 0x01	; 1
     696:	80 81       	ld	r24, Z
     698:	8f 7d       	andi	r24, 0xDF	; 223
     69a:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //Set sel low to get MSB
     69c:	80 81       	ld	r24, Z
     69e:	87 7f       	andi	r24, 0xF7	; 247
     6a0:	80 83       	st	Z, r24
     6a2:	2a e6       	ldi	r18, 0x6A	; 106
     6a4:	2a 95       	dec	r18
     6a6:	f1 f7       	brne	.-4      	; 0x6a4 <motor_encoder_read+0x12>
     6a8:	00 c0       	rjmp	.+0      	; 0x6aa <motor_encoder_read+0x18>
	_delay_us(20); //mby?
	int encoder_val = (PINK << 8); //MSB
     6aa:	80 91 06 01 	lds	r24, 0x0106
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	98 2f       	mov	r25, r24
     6b2:	88 27       	eor	r24, r24
	PORTH |= (1 << PH3); //Set sel high to get LSB
     6b4:	20 81       	ld	r18, Z
     6b6:	28 60       	ori	r18, 0x08	; 8
     6b8:	20 83       	st	Z, r18
     6ba:	2a e6       	ldi	r18, 0x6A	; 106
     6bc:	2a 95       	dec	r18
     6be:	f1 f7       	brne	.-4      	; 0x6bc <motor_encoder_read+0x2a>
     6c0:	00 c0       	rjmp	.+0      	; 0x6c2 <motor_encoder_read+0x30>
	_delay_us(20); //mby?
	encoder_val |= PINK;  
     6c2:	20 91 06 01 	lds	r18, 0x0106
	//MBY TOGGLE RESET?
	
	PORTH |= (1 << PH5);
     6c6:	30 81       	ld	r19, Z
     6c8:	30 62       	ori	r19, 0x20	; 32
     6ca:	30 83       	st	Z, r19
	return encoder_val;
}
     6cc:	82 2b       	or	r24, r18
     6ce:	08 95       	ret

000006d0 <motor_move_dc>:

void motor_move_dc(int discrete_voltage){
     6d0:	cf 93       	push	r28
     6d2:	df 93       	push	r29
     6d4:	00 d0       	rcall	.+0      	; 0x6d6 <motor_move_dc+0x6>
     6d6:	cd b7       	in	r28, 0x3d	; 61
     6d8:	de b7       	in	r29, 0x3e	; 62
	
	if (discrete_voltage >= 0){
     6da:	99 23       	and	r25, r25
     6dc:	34 f0       	brlt	.+12     	; 0x6ea <motor_move_dc+0x1a>
		PORTH |= (1 << PH1); //Set direction
     6de:	e2 e0       	ldi	r30, 0x02	; 2
     6e0:	f1 e0       	ldi	r31, 0x01	; 1
     6e2:	20 81       	ld	r18, Z
     6e4:	22 60       	ori	r18, 0x02	; 2
     6e6:	20 83       	st	Z, r18
     6e8:	08 c0       	rjmp	.+16     	; 0x6fa <motor_move_dc+0x2a>
	}
	else if (discrete_voltage < 0){
		PORTH &= ~(1 << PH1); //Set other direction
     6ea:	e2 e0       	ldi	r30, 0x02	; 2
     6ec:	f1 e0       	ldi	r31, 0x01	; 1
     6ee:	20 81       	ld	r18, Z
     6f0:	2d 7f       	andi	r18, 0xFD	; 253
     6f2:	20 83       	st	Z, r18
		discrete_voltage = -discrete_voltage;
     6f4:	91 95       	neg	r25
     6f6:	81 95       	neg	r24
     6f8:	91 09       	sbc	r25, r1
	}
	
	int dac_address = 0b0101000;
	char length = 3;
	char msg[3];
	msg[0] = ((dac_address << 1) | 0); //0 = write, 1 = read
     6fa:	90 e5       	ldi	r25, 0x50	; 80
     6fc:	99 83       	std	Y+1, r25	; 0x01
	msg[1] = 0b00000000; //Command byte: R2, R1, R0, Rst, PD, A2, A1, A0
     6fe:	1a 82       	std	Y+2, r1	; 0x02
	msg[2] = discrete_voltage; //Value of 0-255, maps to 0V-5V
     700:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, length);
     702:	63 e0       	ldi	r22, 0x03	; 3
     704:	70 e0       	ldi	r23, 0x00	; 0
     706:	ce 01       	movw	r24, r28
     708:	01 96       	adiw	r24, 0x01	; 1
     70a:	c8 d1       	rcall	.+912    	; 0xa9c <TWI_Start_Transceiver_With_Data>
	
	//Just for fun, no ifs:
	//PORTH |= ((pos.y > 0) << PH1); //Set direction
	//int voltage = (abs(pos.y) > 10) * abs(pos.y); //Set voltage to magnitude of pos.y, or 0
}
     70c:	0f 90       	pop	r0
     70e:	0f 90       	pop	r0
     710:	0f 90       	pop	r0
     712:	df 91       	pop	r29
     714:	cf 91       	pop	r28
     716:	08 95       	ret

00000718 <motor_move_servo>:

void motor_move_servo(float ms){
     718:	cf 92       	push	r12
     71a:	df 92       	push	r13
     71c:	ef 92       	push	r14
     71e:	ff 92       	push	r15
     720:	6b 01       	movw	r12, r22
     722:	7c 01       	movw	r14, r24
	if(ms > 2.1){
     724:	26 e6       	ldi	r18, 0x66	; 102
     726:	36 e6       	ldi	r19, 0x66	; 102
     728:	46 e0       	ldi	r20, 0x06	; 6
     72a:	50 e4       	ldi	r21, 0x40	; 64
     72c:	10 d4       	rcall	.+2080   	; 0xf4e <__gesf2>
     72e:	18 16       	cp	r1, r24
     730:	54 f0       	brlt	.+20     	; 0x746 <motor_move_servo+0x2e>
		ms = 2.1;
	}
	else if (ms < 0.9){
     732:	26 e6       	ldi	r18, 0x66	; 102
     734:	36 e6       	ldi	r19, 0x66	; 102
     736:	46 e6       	ldi	r20, 0x66	; 102
     738:	5f e3       	ldi	r21, 0x3F	; 63
     73a:	c7 01       	movw	r24, r14
     73c:	b6 01       	movw	r22, r12
     73e:	b8 d2       	rcall	.+1392   	; 0xcb0 <__cmpsf2>
     740:	88 23       	and	r24, r24
     742:	5c f0       	brlt	.+22     	; 0x75a <motor_move_servo+0x42>
     744:	12 c0       	rjmp	.+36     	; 0x76a <motor_move_servo+0x52>
	//int voltage = (abs(pos.y) > 10) * abs(pos.y); //Set voltage to magnitude of pos.y, or 0
}

void motor_move_servo(float ms){
	if(ms > 2.1){
		ms = 2.1;
     746:	0f 2e       	mov	r0, r31
     748:	f6 e6       	ldi	r31, 0x66	; 102
     74a:	cf 2e       	mov	r12, r31
     74c:	dc 2c       	mov	r13, r12
     74e:	f6 e0       	ldi	r31, 0x06	; 6
     750:	ef 2e       	mov	r14, r31
     752:	f0 e4       	ldi	r31, 0x40	; 64
     754:	ff 2e       	mov	r15, r31
     756:	f0 2d       	mov	r31, r0
     758:	08 c0       	rjmp	.+16     	; 0x76a <motor_move_servo+0x52>
	}
	else if (ms < 0.9){
		ms = 0.9;
     75a:	0f 2e       	mov	r0, r31
     75c:	f6 e6       	ldi	r31, 0x66	; 102
     75e:	cf 2e       	mov	r12, r31
     760:	dc 2c       	mov	r13, r12
     762:	ec 2c       	mov	r14, r12
     764:	ff e3       	ldi	r31, 0x3F	; 63
     766:	ff 2e       	mov	r15, r31
     768:	f0 2d       	mov	r31, r0
	}
	pwm_set_duty_cycle(ms);
     76a:	c7 01       	movw	r24, r14
     76c:	b6 01       	movw	r22, r12
     76e:	29 d1       	rcall	.+594    	; 0x9c2 <pwm_set_duty_cycle>
}
     770:	ff 90       	pop	r15
     772:	ef 90       	pop	r14
     774:	df 90       	pop	r13
     776:	cf 90       	pop	r12
     778:	08 95       	ret

0000077a <pid_Init>:
 *  \param i_factor  Integral term.
 *  \param d_factor  Derivate term.
 *  \param pid  Struct with PID status.
 */
void pid_Init(double p_factor, double i_factor, double d_factor, struct PID_DATA *pid)
{
     77a:	8f 92       	push	r8
     77c:	9f 92       	push	r9
     77e:	af 92       	push	r10
     780:	bf 92       	push	r11
     782:	cf 92       	push	r12
     784:	df 92       	push	r13
     786:	ef 92       	push	r14
     788:	ff 92       	push	r15
     78a:	0f 93       	push	r16
     78c:	1f 93       	push	r17
     78e:	cf 93       	push	r28
     790:	df 93       	push	r29
     792:	49 01       	movw	r8, r18
     794:	5a 01       	movw	r10, r20
     796:	e6 01       	movw	r28, r12
	// Start values for PID controller
	pid->sumError         = 0;
     798:	1a 82       	std	Y+2, r1	; 0x02
     79a:	1b 82       	std	Y+3, r1	; 0x03
     79c:	1c 82       	std	Y+4, r1	; 0x04
     79e:	1d 82       	std	Y+5, r1	; 0x05
	pid->lastProcessValue = 0;
     7a0:	19 82       	std	Y+1, r1	; 0x01
     7a2:	18 82       	st	Y, r1
	// Tuning constants for PID loop
	pid->P_Factor = p_factor;
     7a4:	6e 83       	std	Y+6, r22	; 0x06
     7a6:	7f 83       	std	Y+7, r23	; 0x07
     7a8:	88 87       	std	Y+8, r24	; 0x08
     7aa:	99 87       	std	Y+9, r25	; 0x09
	pid->I_Factor = i_factor;
     7ac:	2a 87       	std	Y+10, r18	; 0x0a
     7ae:	3b 87       	std	Y+11, r19	; 0x0b
     7b0:	4c 87       	std	Y+12, r20	; 0x0c
     7b2:	5d 87       	std	Y+13, r21	; 0x0d
	pid->D_Factor = d_factor;
     7b4:	ee 86       	std	Y+14, r14	; 0x0e
     7b6:	ff 86       	std	Y+15, r15	; 0x0f
     7b8:	08 8b       	std	Y+16, r16	; 0x10
     7ba:	19 8b       	std	Y+17, r17	; 0x11
	// Limits to avoid overflow
	pid->maxError    = MAX_INT / (pid->P_Factor + 1);
     7bc:	20 e0       	ldi	r18, 0x00	; 0
     7be:	30 e0       	ldi	r19, 0x00	; 0
     7c0:	40 e8       	ldi	r20, 0x80	; 128
     7c2:	5f e3       	ldi	r21, 0x3F	; 63
     7c4:	11 d2       	rcall	.+1058   	; 0xbe8 <__addsf3>
     7c6:	9b 01       	movw	r18, r22
     7c8:	ac 01       	movw	r20, r24
     7ca:	60 e0       	ldi	r22, 0x00	; 0
     7cc:	7e ef       	ldi	r23, 0xFE	; 254
     7ce:	8f ef       	ldi	r24, 0xFF	; 255
     7d0:	96 e4       	ldi	r25, 0x46	; 70
     7d2:	72 d2       	rcall	.+1252   	; 0xcb8 <__divsf3>
     7d4:	d9 d2       	rcall	.+1458   	; 0xd88 <__fixsfsi>
     7d6:	7b 8b       	std	Y+19, r23	; 0x13
     7d8:	6a 8b       	std	Y+18, r22	; 0x12
	pid->maxSumError = MAX_I_TERM / (pid->I_Factor + 1);
     7da:	20 e0       	ldi	r18, 0x00	; 0
     7dc:	30 e0       	ldi	r19, 0x00	; 0
     7de:	40 e8       	ldi	r20, 0x80	; 128
     7e0:	5f e3       	ldi	r21, 0x3F	; 63
     7e2:	c5 01       	movw	r24, r10
     7e4:	b4 01       	movw	r22, r8
     7e6:	00 d2       	rcall	.+1024   	; 0xbe8 <__addsf3>
     7e8:	9b 01       	movw	r18, r22
     7ea:	ac 01       	movw	r20, r24
     7ec:	60 e0       	ldi	r22, 0x00	; 0
     7ee:	70 e0       	ldi	r23, 0x00	; 0
     7f0:	80 e8       	ldi	r24, 0x80	; 128
     7f2:	9e e4       	ldi	r25, 0x4E	; 78
     7f4:	61 d2       	rcall	.+1218   	; 0xcb8 <__divsf3>
     7f6:	c8 d2       	rcall	.+1424   	; 0xd88 <__fixsfsi>
     7f8:	6c 8b       	std	Y+20, r22	; 0x14
     7fa:	7d 8b       	std	Y+21, r23	; 0x15
     7fc:	8e 8b       	std	Y+22, r24	; 0x16
     7fe:	9f 8b       	std	Y+23, r25	; 0x17
}
     800:	df 91       	pop	r29
     802:	cf 91       	pop	r28
     804:	1f 91       	pop	r17
     806:	0f 91       	pop	r16
     808:	ff 90       	pop	r15
     80a:	ef 90       	pop	r14
     80c:	df 90       	pop	r13
     80e:	cf 90       	pop	r12
     810:	bf 90       	pop	r11
     812:	af 90       	pop	r10
     814:	9f 90       	pop	r9
     816:	8f 90       	pop	r8
     818:	08 95       	ret

0000081a <pid_Controller>:
 *  \param setPoint  Desired value.
 *  \param processValue  Measured value.
 *  \param pid_st  PID status struct.
 */
int16_t pid_Controller(int16_t setPoint, int16_t processValue, struct PID_DATA *pid_st)
{
     81a:	4f 92       	push	r4
     81c:	5f 92       	push	r5
     81e:	6f 92       	push	r6
     820:	7f 92       	push	r7
     822:	8f 92       	push	r8
     824:	9f 92       	push	r9
     826:	af 92       	push	r10
     828:	bf 92       	push	r11
     82a:	cf 92       	push	r12
     82c:	df 92       	push	r13
     82e:	ef 92       	push	r14
     830:	ff 92       	push	r15
     832:	0f 93       	push	r16
     834:	1f 93       	push	r17
     836:	cf 93       	push	r28
     838:	df 93       	push	r29
     83a:	8b 01       	movw	r16, r22
     83c:	ea 01       	movw	r28, r20
	int16_t errors;
	int32_t ret, temp;
	double i_term, p_term, d_term;
	errors = setPoint - processValue;
     83e:	6c 01       	movw	r12, r24
     840:	c6 1a       	sub	r12, r22
     842:	d7 0a       	sbc	r13, r23

	// Calculate Pterm and limit error overflow
	if (errors > pid_st->maxError) {
     844:	8a 89       	ldd	r24, Y+18	; 0x12
     846:	9b 89       	ldd	r25, Y+19	; 0x13
     848:	8c 15       	cp	r24, r12
     84a:	9d 05       	cpc	r25, r13
     84c:	a4 f0       	brlt	.+40     	; 0x876 <pid_Controller+0x5c>
		p_term = MAX_INT;
	} else if (errors < -pid_st->maxError) {
     84e:	91 95       	neg	r25
     850:	81 95       	neg	r24
     852:	91 09       	sbc	r25, r1
     854:	c8 16       	cp	r12, r24
     856:	d9 06       	cpc	r13, r25
     858:	c4 f0       	brlt	.+48     	; 0x88a <pid_Controller+0x70>
		p_term = -MAX_INT;
	} else {
		p_term = pid_st->P_Factor * (double)errors;
     85a:	b6 01       	movw	r22, r12
     85c:	88 27       	eor	r24, r24
     85e:	77 fd       	sbrc	r23, 7
     860:	80 95       	com	r24
     862:	98 2f       	mov	r25, r24
     864:	c4 d2       	rcall	.+1416   	; 0xdee <__floatsisf>
     866:	2e 81       	ldd	r18, Y+6	; 0x06
     868:	3f 81       	ldd	r19, Y+7	; 0x07
     86a:	48 85       	ldd	r20, Y+8	; 0x08
     86c:	59 85       	ldd	r21, Y+9	; 0x09
     86e:	73 d3       	rcall	.+1766   	; 0xf56 <__mulsf3>
     870:	4b 01       	movw	r8, r22
     872:	5c 01       	movw	r10, r24
     874:	13 c0       	rjmp	.+38     	; 0x89c <pid_Controller+0x82>
	double i_term, p_term, d_term;
	errors = setPoint - processValue;

	// Calculate Pterm and limit error overflow
	if (errors > pid_st->maxError) {
		p_term = MAX_INT;
     876:	0f 2e       	mov	r0, r31
     878:	81 2c       	mov	r8, r1
     87a:	fe ef       	ldi	r31, 0xFE	; 254
     87c:	9f 2e       	mov	r9, r31
     87e:	aa 24       	eor	r10, r10
     880:	aa 94       	dec	r10
     882:	f6 e4       	ldi	r31, 0x46	; 70
     884:	bf 2e       	mov	r11, r31
     886:	f0 2d       	mov	r31, r0
     888:	09 c0       	rjmp	.+18     	; 0x89c <pid_Controller+0x82>
	} else if (errors < -pid_st->maxError) {
		p_term = -MAX_INT;
     88a:	0f 2e       	mov	r0, r31
     88c:	81 2c       	mov	r8, r1
     88e:	fe ef       	ldi	r31, 0xFE	; 254
     890:	9f 2e       	mov	r9, r31
     892:	aa 24       	eor	r10, r10
     894:	aa 94       	dec	r10
     896:	f6 ec       	ldi	r31, 0xC6	; 198
     898:	bf 2e       	mov	r11, r31
     89a:	f0 2d       	mov	r31, r0
	} else {
		p_term = pid_st->P_Factor * (double)errors;
	}

	// Calculate Iterm and limit integral runaway
	temp = pid_st->sumError + errors;
     89c:	ee 24       	eor	r14, r14
     89e:	d7 fc       	sbrc	r13, 7
     8a0:	e0 94       	com	r14
     8a2:	fe 2c       	mov	r15, r14
     8a4:	8a 81       	ldd	r24, Y+2	; 0x02
     8a6:	9b 81       	ldd	r25, Y+3	; 0x03
     8a8:	ac 81       	ldd	r26, Y+4	; 0x04
     8aa:	bd 81       	ldd	r27, Y+5	; 0x05
     8ac:	bc 01       	movw	r22, r24
     8ae:	cd 01       	movw	r24, r26
     8b0:	6c 0d       	add	r22, r12
     8b2:	7d 1d       	adc	r23, r13
     8b4:	8e 1d       	adc	r24, r14
     8b6:	9f 1d       	adc	r25, r15
	if (temp > pid_st->maxSumError) {
     8b8:	cc 88       	ldd	r12, Y+20	; 0x14
     8ba:	dd 88       	ldd	r13, Y+21	; 0x15
     8bc:	ee 88       	ldd	r14, Y+22	; 0x16
     8be:	ff 88       	ldd	r15, Y+23	; 0x17
     8c0:	c6 16       	cp	r12, r22
     8c2:	d7 06       	cpc	r13, r23
     8c4:	e8 06       	cpc	r14, r24
     8c6:	f9 06       	cpc	r15, r25
     8c8:	6c f4       	brge	.+26     	; 0x8e4 <pid_Controller+0xca>
		i_term           = MAX_I_TERM;
		pid_st->sumError = pid_st->maxSumError;
     8ca:	ca 82       	std	Y+2, r12	; 0x02
     8cc:	db 82       	std	Y+3, r13	; 0x03
     8ce:	ec 82       	std	Y+4, r14	; 0x04
     8d0:	fd 82       	std	Y+5, r15	; 0x05
	}

	// Calculate Iterm and limit integral runaway
	temp = pid_st->sumError + errors;
	if (temp > pid_st->maxSumError) {
		i_term           = MAX_I_TERM;
     8d2:	0f 2e       	mov	r0, r31
     8d4:	41 2c       	mov	r4, r1
     8d6:	51 2c       	mov	r5, r1
     8d8:	f0 e8       	ldi	r31, 0x80	; 128
     8da:	6f 2e       	mov	r6, r31
     8dc:	fe e4       	ldi	r31, 0x4E	; 78
     8de:	7f 2e       	mov	r7, r31
     8e0:	f0 2d       	mov	r31, r0
     8e2:	26 c0       	rjmp	.+76     	; 0x930 <pid_Controller+0x116>
		pid_st->sumError = pid_st->maxSumError;
	} else if (temp < -pid_st->maxSumError) {
     8e4:	f0 94       	com	r15
     8e6:	e0 94       	com	r14
     8e8:	d0 94       	com	r13
     8ea:	c0 94       	com	r12
     8ec:	c1 1c       	adc	r12, r1
     8ee:	d1 1c       	adc	r13, r1
     8f0:	e1 1c       	adc	r14, r1
     8f2:	f1 1c       	adc	r15, r1
     8f4:	6c 15       	cp	r22, r12
     8f6:	7d 05       	cpc	r23, r13
     8f8:	8e 05       	cpc	r24, r14
     8fa:	9f 05       	cpc	r25, r15
     8fc:	6c f4       	brge	.+26     	; 0x918 <pid_Controller+0xfe>
		i_term           = -MAX_I_TERM;
		pid_st->sumError = -pid_st->maxSumError;
     8fe:	ca 82       	std	Y+2, r12	; 0x02
     900:	db 82       	std	Y+3, r13	; 0x03
     902:	ec 82       	std	Y+4, r14	; 0x04
     904:	fd 82       	std	Y+5, r15	; 0x05
	temp = pid_st->sumError + errors;
	if (temp > pid_st->maxSumError) {
		i_term           = MAX_I_TERM;
		pid_st->sumError = pid_st->maxSumError;
	} else if (temp < -pid_st->maxSumError) {
		i_term           = -MAX_I_TERM;
     906:	0f 2e       	mov	r0, r31
     908:	41 2c       	mov	r4, r1
     90a:	51 2c       	mov	r5, r1
     90c:	f0 e8       	ldi	r31, 0x80	; 128
     90e:	6f 2e       	mov	r6, r31
     910:	fe ec       	ldi	r31, 0xCE	; 206
     912:	7f 2e       	mov	r7, r31
     914:	f0 2d       	mov	r31, r0
     916:	0c c0       	rjmp	.+24     	; 0x930 <pid_Controller+0x116>
		pid_st->sumError = -pid_st->maxSumError;
	} else {
		pid_st->sumError = temp;
     918:	6a 83       	std	Y+2, r22	; 0x02
     91a:	7b 83       	std	Y+3, r23	; 0x03
     91c:	8c 83       	std	Y+4, r24	; 0x04
     91e:	9d 83       	std	Y+5, r25	; 0x05
		i_term           = pid_st->I_Factor *(double) pid_st->sumError;
     920:	66 d2       	rcall	.+1228   	; 0xdee <__floatsisf>
     922:	2a 85       	ldd	r18, Y+10	; 0x0a
     924:	3b 85       	ldd	r19, Y+11	; 0x0b
     926:	4c 85       	ldd	r20, Y+12	; 0x0c
     928:	5d 85       	ldd	r21, Y+13	; 0x0d
     92a:	15 d3       	rcall	.+1578   	; 0xf56 <__mulsf3>
     92c:	2b 01       	movw	r4, r22
     92e:	3c 01       	movw	r6, r24
	}

	// Calculate Dterm
	d_term = pid_st->D_Factor * (double)(pid_st->lastProcessValue - processValue);
     930:	68 81       	ld	r22, Y
     932:	79 81       	ldd	r23, Y+1	; 0x01
     934:	60 1b       	sub	r22, r16
     936:	71 0b       	sbc	r23, r17
     938:	88 27       	eor	r24, r24
     93a:	77 fd       	sbrc	r23, 7
     93c:	80 95       	com	r24
     93e:	98 2f       	mov	r25, r24
     940:	56 d2       	rcall	.+1196   	; 0xdee <__floatsisf>
     942:	2e 85       	ldd	r18, Y+14	; 0x0e
     944:	3f 85       	ldd	r19, Y+15	; 0x0f
     946:	48 89       	ldd	r20, Y+16	; 0x10
     948:	59 89       	ldd	r21, Y+17	; 0x11
     94a:	05 d3       	rcall	.+1546   	; 0xf56 <__mulsf3>
     94c:	6b 01       	movw	r12, r22
     94e:	7c 01       	movw	r14, r24

	pid_st->lastProcessValue = processValue;
     950:	19 83       	std	Y+1, r17	; 0x01
     952:	08 83       	st	Y, r16

	ret = (p_term + i_term + d_term);// * SCALING_FACTOR;
     954:	a3 01       	movw	r20, r6
     956:	92 01       	movw	r18, r4
     958:	c5 01       	movw	r24, r10
     95a:	b4 01       	movw	r22, r8
     95c:	45 d1       	rcall	.+650    	; 0xbe8 <__addsf3>
     95e:	a7 01       	movw	r20, r14
     960:	96 01       	movw	r18, r12
     962:	42 d1       	rcall	.+644    	; 0xbe8 <__addsf3>
     964:	11 d2       	rcall	.+1058   	; 0xd88 <__fixsfsi>
     966:	46 2f       	mov	r20, r22
     968:	57 2f       	mov	r21, r23
     96a:	68 2f       	mov	r22, r24
     96c:	79 2f       	mov	r23, r25
     96e:	41 30       	cpi	r20, 0x01	; 1
     970:	80 e8       	ldi	r24, 0x80	; 128
     972:	58 07       	cpc	r21, r24
     974:	8f ef       	ldi	r24, 0xFF	; 255
     976:	68 07       	cpc	r22, r24
     978:	78 07       	cpc	r23, r24
     97a:	24 f4       	brge	.+8      	; 0x984 <pid_Controller+0x16a>
     97c:	41 e0       	ldi	r20, 0x01	; 1
     97e:	50 e8       	ldi	r21, 0x80	; 128
     980:	6f ef       	ldi	r22, 0xFF	; 255
     982:	7f ef       	ldi	r23, 0xFF	; 255
     984:	41 15       	cp	r20, r1
     986:	80 e8       	ldi	r24, 0x80	; 128
     988:	58 07       	cpc	r21, r24
     98a:	61 05       	cpc	r22, r1
     98c:	71 05       	cpc	r23, r1
     98e:	24 f0       	brlt	.+8      	; 0x998 <pid_Controller+0x17e>
     990:	4f ef       	ldi	r20, 0xFF	; 255
     992:	5f e7       	ldi	r21, 0x7F	; 127
     994:	60 e0       	ldi	r22, 0x00	; 0
     996:	70 e0       	ldi	r23, 0x00	; 0
		ret = MAX_INT;
	} else if (ret < -MAX_INT) {
		ret = -MAX_INT;
	}
	//printf("I term: %d\r\n",i_term);
	return -((int16_t)ret);
     998:	88 27       	eor	r24, r24
     99a:	99 27       	eor	r25, r25
     99c:	84 1b       	sub	r24, r20
     99e:	95 0b       	sbc	r25, r21
}
     9a0:	df 91       	pop	r29
     9a2:	cf 91       	pop	r28
     9a4:	1f 91       	pop	r17
     9a6:	0f 91       	pop	r16
     9a8:	ff 90       	pop	r15
     9aa:	ef 90       	pop	r14
     9ac:	df 90       	pop	r13
     9ae:	cf 90       	pop	r12
     9b0:	bf 90       	pop	r11
     9b2:	af 90       	pop	r10
     9b4:	9f 90       	pop	r9
     9b6:	8f 90       	pop	r8
     9b8:	7f 90       	pop	r7
     9ba:	6f 90       	pop	r6
     9bc:	5f 90       	pop	r5
     9be:	4f 90       	pop	r4
     9c0:	08 95       	ret

000009c2 <pwm_set_duty_cycle>:
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
	ICR1 = pwm_top; //This defines the pwm period length
	pwm_set_duty_cycle(1.5); //Center the servo
}

void pwm_set_duty_cycle(float ms){
     9c2:	8f 92       	push	r8
     9c4:	9f 92       	push	r9
     9c6:	af 92       	push	r10
     9c8:	bf 92       	push	r11
     9ca:	cf 92       	push	r12
     9cc:	df 92       	push	r13
     9ce:	ef 92       	push	r14
     9d0:	ff 92       	push	r15
     9d2:	6b 01       	movw	r12, r22
     9d4:	7c 01       	movw	r14, r24
	if(ms <= 20 && ms >= 0){
     9d6:	20 e0       	ldi	r18, 0x00	; 0
     9d8:	30 e0       	ldi	r19, 0x00	; 0
     9da:	40 ea       	ldi	r20, 0xA0	; 160
     9dc:	51 e4       	ldi	r21, 0x41	; 65
     9de:	68 d1       	rcall	.+720    	; 0xcb0 <__cmpsf2>
     9e0:	18 16       	cp	r1, r24
     9e2:	14 f1       	brlt	.+68     	; 0xa28 <pwm_set_duty_cycle+0x66>
     9e4:	20 e0       	ldi	r18, 0x00	; 0
     9e6:	30 e0       	ldi	r19, 0x00	; 0
     9e8:	a9 01       	movw	r20, r18
     9ea:	c7 01       	movw	r24, r14
     9ec:	b6 01       	movw	r22, r12
     9ee:	af d2       	rcall	.+1374   	; 0xf4e <__gesf2>
     9f0:	88 23       	and	r24, r24
     9f2:	d4 f0       	brlt	.+52     	; 0xa28 <pwm_set_duty_cycle+0x66>
		float duty_cycle = ms/20.0;
		OCR1A = (pwm_top*duty_cycle);
     9f4:	60 91 57 02 	lds	r22, 0x0257
     9f8:	70 91 58 02 	lds	r23, 0x0258
     9fc:	80 e0       	ldi	r24, 0x00	; 0
     9fe:	90 e0       	ldi	r25, 0x00	; 0
     a00:	f4 d1       	rcall	.+1000   	; 0xdea <__floatunsisf>
     a02:	4b 01       	movw	r8, r22
     a04:	5c 01       	movw	r10, r24
	pwm_set_duty_cycle(1.5); //Center the servo
}

void pwm_set_duty_cycle(float ms){
	if(ms <= 20 && ms >= 0){
		float duty_cycle = ms/20.0;
     a06:	20 e0       	ldi	r18, 0x00	; 0
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	40 ea       	ldi	r20, 0xA0	; 160
     a0c:	51 e4       	ldi	r21, 0x41	; 65
     a0e:	c7 01       	movw	r24, r14
     a10:	b6 01       	movw	r22, r12
     a12:	52 d1       	rcall	.+676    	; 0xcb8 <__divsf3>
     a14:	9b 01       	movw	r18, r22
     a16:	ac 01       	movw	r20, r24
		OCR1A = (pwm_top*duty_cycle);
     a18:	c5 01       	movw	r24, r10
     a1a:	b4 01       	movw	r22, r8
     a1c:	9c d2       	rcall	.+1336   	; 0xf56 <__mulsf3>
     a1e:	b9 d1       	rcall	.+882    	; 0xd92 <__fixunssfsi>
     a20:	70 93 89 00 	sts	0x0089, r23
     a24:	60 93 88 00 	sts	0x0088, r22
	}
     a28:	ff 90       	pop	r15
     a2a:	ef 90       	pop	r14
     a2c:	df 90       	pop	r13
     a2e:	cf 90       	pop	r12
     a30:	bf 90       	pop	r11
     a32:	af 90       	pop	r10
     a34:	9f 90       	pop	r9
     a36:	8f 90       	pop	r8
     a38:	08 95       	ret

00000a3a <pwm_init>:
#include "pwm.h"

uint16_t pwm_top = 0;

void pwm_init(){
	DDRB |= (1 << DDB5); //Set direction for PWM pin to output //PB5 = pin 11 on the Arduino shield
     a3a:	25 9a       	sbi	0x04, 5	; 4
	TCCR1A |= (1 << WGM11) | (1 << COM2A1); //Sets mode to fast pwm and prescaler clock 8 //Initial values all 0
     a3c:	e0 e8       	ldi	r30, 0x80	; 128
     a3e:	f0 e0       	ldi	r31, 0x00	; 0
     a40:	80 81       	ld	r24, Z
     a42:	82 68       	ori	r24, 0x82	; 130
     a44:	80 83       	st	Z, r24
	TCCR1B |= (1 << WGM13) | (1 << WGM12) |  (1 << CS11);
     a46:	e1 e8       	ldi	r30, 0x81	; 129
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	80 81       	ld	r24, Z
     a4c:	8a 61       	ori	r24, 0x1A	; 26
     a4e:	80 83       	st	Z, r24
	
	uint16_t f = 50; //Period 20ms --> f = 1/20ms
	uint16_t prescaler = 8;
	pwm_top = ((uint32_t)F_CPU/(uint16_t)(f * prescaler) - 1);
     a50:	8f e3       	ldi	r24, 0x3F	; 63
     a52:	9c e9       	ldi	r25, 0x9C	; 156
     a54:	90 93 58 02 	sts	0x0258, r25
     a58:	80 93 57 02 	sts	0x0257, r24
	ICR1 = pwm_top; //This defines the pwm period length
     a5c:	90 93 87 00 	sts	0x0087, r25
     a60:	80 93 86 00 	sts	0x0086, r24
	pwm_set_duty_cycle(1.5); //Center the servo
     a64:	60 e0       	ldi	r22, 0x00	; 0
     a66:	70 e0       	ldi	r23, 0x00	; 0
     a68:	80 ec       	ldi	r24, 0xC0	; 192
     a6a:	9f e3       	ldi	r25, 0x3F	; 63
     a6c:	aa cf       	rjmp	.-172    	; 0x9c2 <pwm_set_duty_cycle>
     a6e:	08 95       	ret

00000a70 <solenoid_init>:

#include <avr/io.h>
#include <util/delay.h>

void solenoid_init(){
	DDRE |= (1 << PE4); 
     a70:	6c 9a       	sbi	0x0d, 4	; 13
	PORTE |= (1 << PE4);
     a72:	74 9a       	sbi	0x0e, 4	; 14
     a74:	08 95       	ret

00000a76 <solenoid_kick>:
}


//Turn solenoid on/off very quickly
void solenoid_kick(){
		PORTE &= ~(1 << PE4);
     a76:	74 98       	cbi	0x0e, 4	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     a78:	8f e3       	ldi	r24, 0x3F	; 63
     a7a:	9c e9       	ldi	r25, 0x9C	; 156
     a7c:	01 97       	sbiw	r24, 0x01	; 1
     a7e:	f1 f7       	brne	.-4      	; 0xa7c <solenoid_kick+0x6>
     a80:	00 c0       	rjmp	.+0      	; 0xa82 <solenoid_kick+0xc>
     a82:	00 00       	nop
		_delay_ms(10);
		PORTE |= (1 << PE4);
     a84:	74 9a       	sbi	0x0e, 4	; 14
     a86:	08 95       	ret

00000a88 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     a88:	8c e0       	ldi	r24, 0x0C	; 12
     a8a:	80 93 b8 00 	sts	0x00B8, r24
     a8e:	8f ef       	ldi	r24, 0xFF	; 255
     a90:	80 93 bb 00 	sts	0x00BB, r24
     a94:	84 e0       	ldi	r24, 0x04	; 4
     a96:	80 93 bc 00 	sts	0x00BC, r24
     a9a:	08 95       	ret

00000a9c <TWI_Start_Transceiver_With_Data>:
     a9c:	ec eb       	ldi	r30, 0xBC	; 188
     a9e:	f0 e0       	ldi	r31, 0x00	; 0
     aa0:	20 81       	ld	r18, Z
     aa2:	20 fd       	sbrc	r18, 0
     aa4:	fd cf       	rjmp	.-6      	; 0xaa0 <TWI_Start_Transceiver_With_Data+0x4>
     aa6:	60 93 5b 02 	sts	0x025B, r22
     aaa:	fc 01       	movw	r30, r24
     aac:	20 81       	ld	r18, Z
     aae:	20 93 5c 02 	sts	0x025C, r18
     ab2:	20 fd       	sbrc	r18, 0
     ab4:	0c c0       	rjmp	.+24     	; 0xace <TWI_Start_Transceiver_With_Data+0x32>
     ab6:	62 30       	cpi	r22, 0x02	; 2
     ab8:	50 f0       	brcs	.+20     	; 0xace <TWI_Start_Transceiver_With_Data+0x32>
     aba:	dc 01       	movw	r26, r24
     abc:	11 96       	adiw	r26, 0x01	; 1
     abe:	ed e5       	ldi	r30, 0x5D	; 93
     ac0:	f2 e0       	ldi	r31, 0x02	; 2
     ac2:	81 e0       	ldi	r24, 0x01	; 1
     ac4:	9d 91       	ld	r25, X+
     ac6:	91 93       	st	Z+, r25
     ac8:	8f 5f       	subi	r24, 0xFF	; 255
     aca:	86 13       	cpse	r24, r22
     acc:	fb cf       	rjmp	.-10     	; 0xac4 <TWI_Start_Transceiver_With_Data+0x28>
     ace:	10 92 5a 02 	sts	0x025A, r1
     ad2:	88 ef       	ldi	r24, 0xF8	; 248
     ad4:	80 93 08 02 	sts	0x0208, r24
     ad8:	85 ea       	ldi	r24, 0xA5	; 165
     ada:	80 93 bc 00 	sts	0x00BC, r24
     ade:	08 95       	ret

00000ae0 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     ae0:	1f 92       	push	r1
     ae2:	0f 92       	push	r0
     ae4:	0f b6       	in	r0, 0x3f	; 63
     ae6:	0f 92       	push	r0
     ae8:	11 24       	eor	r1, r1
     aea:	0b b6       	in	r0, 0x3b	; 59
     aec:	0f 92       	push	r0
     aee:	2f 93       	push	r18
     af0:	3f 93       	push	r19
     af2:	8f 93       	push	r24
     af4:	9f 93       	push	r25
     af6:	af 93       	push	r26
     af8:	bf 93       	push	r27
     afa:	ef 93       	push	r30
     afc:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     afe:	80 91 b9 00 	lds	r24, 0x00B9
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	fc 01       	movw	r30, r24
     b06:	38 97       	sbiw	r30, 0x08	; 8
     b08:	e1 35       	cpi	r30, 0x51	; 81
     b0a:	f1 05       	cpc	r31, r1
     b0c:	08 f0       	brcs	.+2      	; 0xb10 <__vector_39+0x30>
     b0e:	55 c0       	rjmp	.+170    	; 0xbba <__vector_39+0xda>
     b10:	ee 58       	subi	r30, 0x8E	; 142
     b12:	ff 4f       	sbci	r31, 0xFF	; 255
     b14:	9f c2       	rjmp	.+1342   	; 0x1054 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     b16:	10 92 59 02 	sts	0x0259, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     b1a:	e0 91 59 02 	lds	r30, 0x0259
     b1e:	80 91 5b 02 	lds	r24, 0x025B
     b22:	e8 17       	cp	r30, r24
     b24:	70 f4       	brcc	.+28     	; 0xb42 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     b26:	81 e0       	ldi	r24, 0x01	; 1
     b28:	8e 0f       	add	r24, r30
     b2a:	80 93 59 02 	sts	0x0259, r24
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	e4 5a       	subi	r30, 0xA4	; 164
     b32:	fd 4f       	sbci	r31, 0xFD	; 253
     b34:	80 81       	ld	r24, Z
     b36:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b3a:	85 e8       	ldi	r24, 0x85	; 133
     b3c:	80 93 bc 00 	sts	0x00BC, r24
     b40:	43 c0       	rjmp	.+134    	; 0xbc8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     b42:	80 91 5a 02 	lds	r24, 0x025A
     b46:	81 60       	ori	r24, 0x01	; 1
     b48:	80 93 5a 02 	sts	0x025A, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b4c:	84 e9       	ldi	r24, 0x94	; 148
     b4e:	80 93 bc 00 	sts	0x00BC, r24
     b52:	3a c0       	rjmp	.+116    	; 0xbc8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     b54:	e0 91 59 02 	lds	r30, 0x0259
     b58:	81 e0       	ldi	r24, 0x01	; 1
     b5a:	8e 0f       	add	r24, r30
     b5c:	80 93 59 02 	sts	0x0259, r24
     b60:	80 91 bb 00 	lds	r24, 0x00BB
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	e4 5a       	subi	r30, 0xA4	; 164
     b68:	fd 4f       	sbci	r31, 0xFD	; 253
     b6a:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     b6c:	20 91 59 02 	lds	r18, 0x0259
     b70:	30 e0       	ldi	r19, 0x00	; 0
     b72:	80 91 5b 02 	lds	r24, 0x025B
     b76:	90 e0       	ldi	r25, 0x00	; 0
     b78:	01 97       	sbiw	r24, 0x01	; 1
     b7a:	28 17       	cp	r18, r24
     b7c:	39 07       	cpc	r19, r25
     b7e:	24 f4       	brge	.+8      	; 0xb88 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b80:	85 ec       	ldi	r24, 0xC5	; 197
     b82:	80 93 bc 00 	sts	0x00BC, r24
     b86:	20 c0       	rjmp	.+64     	; 0xbc8 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     b88:	85 e8       	ldi	r24, 0x85	; 133
     b8a:	80 93 bc 00 	sts	0x00BC, r24
     b8e:	1c c0       	rjmp	.+56     	; 0xbc8 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     b90:	80 91 bb 00 	lds	r24, 0x00BB
     b94:	e0 91 59 02 	lds	r30, 0x0259
     b98:	f0 e0       	ldi	r31, 0x00	; 0
     b9a:	e4 5a       	subi	r30, 0xA4	; 164
     b9c:	fd 4f       	sbci	r31, 0xFD	; 253
     b9e:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     ba0:	80 91 5a 02 	lds	r24, 0x025A
     ba4:	81 60       	ori	r24, 0x01	; 1
     ba6:	80 93 5a 02 	sts	0x025A, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     baa:	84 e9       	ldi	r24, 0x94	; 148
     bac:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     bb0:	0b c0       	rjmp	.+22     	; 0xbc8 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     bb2:	85 ea       	ldi	r24, 0xA5	; 165
     bb4:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     bb8:	07 c0       	rjmp	.+14     	; 0xbc8 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     bba:	80 91 b9 00 	lds	r24, 0x00B9
     bbe:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     bc2:	84 e0       	ldi	r24, 0x04	; 4
     bc4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     bc8:	ff 91       	pop	r31
     bca:	ef 91       	pop	r30
     bcc:	bf 91       	pop	r27
     bce:	af 91       	pop	r26
     bd0:	9f 91       	pop	r25
     bd2:	8f 91       	pop	r24
     bd4:	3f 91       	pop	r19
     bd6:	2f 91       	pop	r18
     bd8:	0f 90       	pop	r0
     bda:	0b be       	out	0x3b, r0	; 59
     bdc:	0f 90       	pop	r0
     bde:	0f be       	out	0x3f, r0	; 63
     be0:	0f 90       	pop	r0
     be2:	1f 90       	pop	r1
     be4:	18 95       	reti

00000be6 <__subsf3>:
     be6:	50 58       	subi	r21, 0x80	; 128

00000be8 <__addsf3>:
     be8:	bb 27       	eor	r27, r27
     bea:	aa 27       	eor	r26, r26
     bec:	0e d0       	rcall	.+28     	; 0xc0a <__addsf3x>
     bee:	75 c1       	rjmp	.+746    	; 0xeda <__fp_round>
     bf0:	66 d1       	rcall	.+716    	; 0xebe <__fp_pscA>
     bf2:	30 f0       	brcs	.+12     	; 0xc00 <__addsf3+0x18>
     bf4:	6b d1       	rcall	.+726    	; 0xecc <__fp_pscB>
     bf6:	20 f0       	brcs	.+8      	; 0xc00 <__addsf3+0x18>
     bf8:	31 f4       	brne	.+12     	; 0xc06 <__addsf3+0x1e>
     bfa:	9f 3f       	cpi	r25, 0xFF	; 255
     bfc:	11 f4       	brne	.+4      	; 0xc02 <__addsf3+0x1a>
     bfe:	1e f4       	brtc	.+6      	; 0xc06 <__addsf3+0x1e>
     c00:	5b c1       	rjmp	.+694    	; 0xeb8 <__fp_nan>
     c02:	0e f4       	brtc	.+2      	; 0xc06 <__addsf3+0x1e>
     c04:	e0 95       	com	r30
     c06:	e7 fb       	bst	r30, 7
     c08:	51 c1       	rjmp	.+674    	; 0xeac <__fp_inf>

00000c0a <__addsf3x>:
     c0a:	e9 2f       	mov	r30, r25
     c0c:	77 d1       	rcall	.+750    	; 0xefc <__fp_split3>
     c0e:	80 f3       	brcs	.-32     	; 0xbf0 <__addsf3+0x8>
     c10:	ba 17       	cp	r27, r26
     c12:	62 07       	cpc	r22, r18
     c14:	73 07       	cpc	r23, r19
     c16:	84 07       	cpc	r24, r20
     c18:	95 07       	cpc	r25, r21
     c1a:	18 f0       	brcs	.+6      	; 0xc22 <__addsf3x+0x18>
     c1c:	71 f4       	brne	.+28     	; 0xc3a <__addsf3x+0x30>
     c1e:	9e f5       	brtc	.+102    	; 0xc86 <__addsf3x+0x7c>
     c20:	8f c1       	rjmp	.+798    	; 0xf40 <__fp_zero>
     c22:	0e f4       	brtc	.+2      	; 0xc26 <__addsf3x+0x1c>
     c24:	e0 95       	com	r30
     c26:	0b 2e       	mov	r0, r27
     c28:	ba 2f       	mov	r27, r26
     c2a:	a0 2d       	mov	r26, r0
     c2c:	0b 01       	movw	r0, r22
     c2e:	b9 01       	movw	r22, r18
     c30:	90 01       	movw	r18, r0
     c32:	0c 01       	movw	r0, r24
     c34:	ca 01       	movw	r24, r20
     c36:	a0 01       	movw	r20, r0
     c38:	11 24       	eor	r1, r1
     c3a:	ff 27       	eor	r31, r31
     c3c:	59 1b       	sub	r21, r25
     c3e:	99 f0       	breq	.+38     	; 0xc66 <__addsf3x+0x5c>
     c40:	59 3f       	cpi	r21, 0xF9	; 249
     c42:	50 f4       	brcc	.+20     	; 0xc58 <__addsf3x+0x4e>
     c44:	50 3e       	cpi	r21, 0xE0	; 224
     c46:	68 f1       	brcs	.+90     	; 0xca2 <__addsf3x+0x98>
     c48:	1a 16       	cp	r1, r26
     c4a:	f0 40       	sbci	r31, 0x00	; 0
     c4c:	a2 2f       	mov	r26, r18
     c4e:	23 2f       	mov	r18, r19
     c50:	34 2f       	mov	r19, r20
     c52:	44 27       	eor	r20, r20
     c54:	58 5f       	subi	r21, 0xF8	; 248
     c56:	f3 cf       	rjmp	.-26     	; 0xc3e <__addsf3x+0x34>
     c58:	46 95       	lsr	r20
     c5a:	37 95       	ror	r19
     c5c:	27 95       	ror	r18
     c5e:	a7 95       	ror	r26
     c60:	f0 40       	sbci	r31, 0x00	; 0
     c62:	53 95       	inc	r21
     c64:	c9 f7       	brne	.-14     	; 0xc58 <__addsf3x+0x4e>
     c66:	7e f4       	brtc	.+30     	; 0xc86 <__addsf3x+0x7c>
     c68:	1f 16       	cp	r1, r31
     c6a:	ba 0b       	sbc	r27, r26
     c6c:	62 0b       	sbc	r22, r18
     c6e:	73 0b       	sbc	r23, r19
     c70:	84 0b       	sbc	r24, r20
     c72:	ba f0       	brmi	.+46     	; 0xca2 <__addsf3x+0x98>
     c74:	91 50       	subi	r25, 0x01	; 1
     c76:	a1 f0       	breq	.+40     	; 0xca0 <__addsf3x+0x96>
     c78:	ff 0f       	add	r31, r31
     c7a:	bb 1f       	adc	r27, r27
     c7c:	66 1f       	adc	r22, r22
     c7e:	77 1f       	adc	r23, r23
     c80:	88 1f       	adc	r24, r24
     c82:	c2 f7       	brpl	.-16     	; 0xc74 <__addsf3x+0x6a>
     c84:	0e c0       	rjmp	.+28     	; 0xca2 <__addsf3x+0x98>
     c86:	ba 0f       	add	r27, r26
     c88:	62 1f       	adc	r22, r18
     c8a:	73 1f       	adc	r23, r19
     c8c:	84 1f       	adc	r24, r20
     c8e:	48 f4       	brcc	.+18     	; 0xca2 <__addsf3x+0x98>
     c90:	87 95       	ror	r24
     c92:	77 95       	ror	r23
     c94:	67 95       	ror	r22
     c96:	b7 95       	ror	r27
     c98:	f7 95       	ror	r31
     c9a:	9e 3f       	cpi	r25, 0xFE	; 254
     c9c:	08 f0       	brcs	.+2      	; 0xca0 <__addsf3x+0x96>
     c9e:	b3 cf       	rjmp	.-154    	; 0xc06 <__addsf3+0x1e>
     ca0:	93 95       	inc	r25
     ca2:	88 0f       	add	r24, r24
     ca4:	08 f0       	brcs	.+2      	; 0xca8 <__addsf3x+0x9e>
     ca6:	99 27       	eor	r25, r25
     ca8:	ee 0f       	add	r30, r30
     caa:	97 95       	ror	r25
     cac:	87 95       	ror	r24
     cae:	08 95       	ret

00000cb0 <__cmpsf2>:
     cb0:	d9 d0       	rcall	.+434    	; 0xe64 <__fp_cmp>
     cb2:	08 f4       	brcc	.+2      	; 0xcb6 <__cmpsf2+0x6>
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	08 95       	ret

00000cb8 <__divsf3>:
     cb8:	0c d0       	rcall	.+24     	; 0xcd2 <__divsf3x>
     cba:	0f c1       	rjmp	.+542    	; 0xeda <__fp_round>
     cbc:	07 d1       	rcall	.+526    	; 0xecc <__fp_pscB>
     cbe:	40 f0       	brcs	.+16     	; 0xcd0 <__divsf3+0x18>
     cc0:	fe d0       	rcall	.+508    	; 0xebe <__fp_pscA>
     cc2:	30 f0       	brcs	.+12     	; 0xcd0 <__divsf3+0x18>
     cc4:	21 f4       	brne	.+8      	; 0xcce <__divsf3+0x16>
     cc6:	5f 3f       	cpi	r21, 0xFF	; 255
     cc8:	19 f0       	breq	.+6      	; 0xcd0 <__divsf3+0x18>
     cca:	f0 c0       	rjmp	.+480    	; 0xeac <__fp_inf>
     ccc:	51 11       	cpse	r21, r1
     cce:	39 c1       	rjmp	.+626    	; 0xf42 <__fp_szero>
     cd0:	f3 c0       	rjmp	.+486    	; 0xeb8 <__fp_nan>

00000cd2 <__divsf3x>:
     cd2:	14 d1       	rcall	.+552    	; 0xefc <__fp_split3>
     cd4:	98 f3       	brcs	.-26     	; 0xcbc <__divsf3+0x4>

00000cd6 <__divsf3_pse>:
     cd6:	99 23       	and	r25, r25
     cd8:	c9 f3       	breq	.-14     	; 0xccc <__divsf3+0x14>
     cda:	55 23       	and	r21, r21
     cdc:	b1 f3       	breq	.-20     	; 0xcca <__divsf3+0x12>
     cde:	95 1b       	sub	r25, r21
     ce0:	55 0b       	sbc	r21, r21
     ce2:	bb 27       	eor	r27, r27
     ce4:	aa 27       	eor	r26, r26
     ce6:	62 17       	cp	r22, r18
     ce8:	73 07       	cpc	r23, r19
     cea:	84 07       	cpc	r24, r20
     cec:	38 f0       	brcs	.+14     	; 0xcfc <__divsf3_pse+0x26>
     cee:	9f 5f       	subi	r25, 0xFF	; 255
     cf0:	5f 4f       	sbci	r21, 0xFF	; 255
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	aa 1f       	adc	r26, r26
     cfa:	a9 f3       	breq	.-22     	; 0xce6 <__divsf3_pse+0x10>
     cfc:	33 d0       	rcall	.+102    	; 0xd64 <__divsf3_pse+0x8e>
     cfe:	0e 2e       	mov	r0, r30
     d00:	3a f0       	brmi	.+14     	; 0xd10 <__divsf3_pse+0x3a>
     d02:	e0 e8       	ldi	r30, 0x80	; 128
     d04:	30 d0       	rcall	.+96     	; 0xd66 <__divsf3_pse+0x90>
     d06:	91 50       	subi	r25, 0x01	; 1
     d08:	50 40       	sbci	r21, 0x00	; 0
     d0a:	e6 95       	lsr	r30
     d0c:	00 1c       	adc	r0, r0
     d0e:	ca f7       	brpl	.-14     	; 0xd02 <__divsf3_pse+0x2c>
     d10:	29 d0       	rcall	.+82     	; 0xd64 <__divsf3_pse+0x8e>
     d12:	fe 2f       	mov	r31, r30
     d14:	27 d0       	rcall	.+78     	; 0xd64 <__divsf3_pse+0x8e>
     d16:	66 0f       	add	r22, r22
     d18:	77 1f       	adc	r23, r23
     d1a:	88 1f       	adc	r24, r24
     d1c:	bb 1f       	adc	r27, r27
     d1e:	26 17       	cp	r18, r22
     d20:	37 07       	cpc	r19, r23
     d22:	48 07       	cpc	r20, r24
     d24:	ab 07       	cpc	r26, r27
     d26:	b0 e8       	ldi	r27, 0x80	; 128
     d28:	09 f0       	breq	.+2      	; 0xd2c <__divsf3_pse+0x56>
     d2a:	bb 0b       	sbc	r27, r27
     d2c:	80 2d       	mov	r24, r0
     d2e:	bf 01       	movw	r22, r30
     d30:	ff 27       	eor	r31, r31
     d32:	93 58       	subi	r25, 0x83	; 131
     d34:	5f 4f       	sbci	r21, 0xFF	; 255
     d36:	2a f0       	brmi	.+10     	; 0xd42 <__divsf3_pse+0x6c>
     d38:	9e 3f       	cpi	r25, 0xFE	; 254
     d3a:	51 05       	cpc	r21, r1
     d3c:	68 f0       	brcs	.+26     	; 0xd58 <__divsf3_pse+0x82>
     d3e:	b6 c0       	rjmp	.+364    	; 0xeac <__fp_inf>
     d40:	00 c1       	rjmp	.+512    	; 0xf42 <__fp_szero>
     d42:	5f 3f       	cpi	r21, 0xFF	; 255
     d44:	ec f3       	brlt	.-6      	; 0xd40 <__divsf3_pse+0x6a>
     d46:	98 3e       	cpi	r25, 0xE8	; 232
     d48:	dc f3       	brlt	.-10     	; 0xd40 <__divsf3_pse+0x6a>
     d4a:	86 95       	lsr	r24
     d4c:	77 95       	ror	r23
     d4e:	67 95       	ror	r22
     d50:	b7 95       	ror	r27
     d52:	f7 95       	ror	r31
     d54:	9f 5f       	subi	r25, 0xFF	; 255
     d56:	c9 f7       	brne	.-14     	; 0xd4a <__divsf3_pse+0x74>
     d58:	88 0f       	add	r24, r24
     d5a:	91 1d       	adc	r25, r1
     d5c:	96 95       	lsr	r25
     d5e:	87 95       	ror	r24
     d60:	97 f9       	bld	r25, 7
     d62:	08 95       	ret
     d64:	e1 e0       	ldi	r30, 0x01	; 1
     d66:	66 0f       	add	r22, r22
     d68:	77 1f       	adc	r23, r23
     d6a:	88 1f       	adc	r24, r24
     d6c:	bb 1f       	adc	r27, r27
     d6e:	62 17       	cp	r22, r18
     d70:	73 07       	cpc	r23, r19
     d72:	84 07       	cpc	r24, r20
     d74:	ba 07       	cpc	r27, r26
     d76:	20 f0       	brcs	.+8      	; 0xd80 <__divsf3_pse+0xaa>
     d78:	62 1b       	sub	r22, r18
     d7a:	73 0b       	sbc	r23, r19
     d7c:	84 0b       	sbc	r24, r20
     d7e:	ba 0b       	sbc	r27, r26
     d80:	ee 1f       	adc	r30, r30
     d82:	88 f7       	brcc	.-30     	; 0xd66 <__divsf3_pse+0x90>
     d84:	e0 95       	com	r30
     d86:	08 95       	ret

00000d88 <__fixsfsi>:
     d88:	04 d0       	rcall	.+8      	; 0xd92 <__fixunssfsi>
     d8a:	68 94       	set
     d8c:	b1 11       	cpse	r27, r1
     d8e:	d9 c0       	rjmp	.+434    	; 0xf42 <__fp_szero>
     d90:	08 95       	ret

00000d92 <__fixunssfsi>:
     d92:	bc d0       	rcall	.+376    	; 0xf0c <__fp_splitA>
     d94:	88 f0       	brcs	.+34     	; 0xdb8 <__fixunssfsi+0x26>
     d96:	9f 57       	subi	r25, 0x7F	; 127
     d98:	90 f0       	brcs	.+36     	; 0xdbe <__fixunssfsi+0x2c>
     d9a:	b9 2f       	mov	r27, r25
     d9c:	99 27       	eor	r25, r25
     d9e:	b7 51       	subi	r27, 0x17	; 23
     da0:	a0 f0       	brcs	.+40     	; 0xdca <__fixunssfsi+0x38>
     da2:	d1 f0       	breq	.+52     	; 0xdd8 <__fixunssfsi+0x46>
     da4:	66 0f       	add	r22, r22
     da6:	77 1f       	adc	r23, r23
     da8:	88 1f       	adc	r24, r24
     daa:	99 1f       	adc	r25, r25
     dac:	1a f0       	brmi	.+6      	; 0xdb4 <__fixunssfsi+0x22>
     dae:	ba 95       	dec	r27
     db0:	c9 f7       	brne	.-14     	; 0xda4 <__fixunssfsi+0x12>
     db2:	12 c0       	rjmp	.+36     	; 0xdd8 <__fixunssfsi+0x46>
     db4:	b1 30       	cpi	r27, 0x01	; 1
     db6:	81 f0       	breq	.+32     	; 0xdd8 <__fixunssfsi+0x46>
     db8:	c3 d0       	rcall	.+390    	; 0xf40 <__fp_zero>
     dba:	b1 e0       	ldi	r27, 0x01	; 1
     dbc:	08 95       	ret
     dbe:	c0 c0       	rjmp	.+384    	; 0xf40 <__fp_zero>
     dc0:	67 2f       	mov	r22, r23
     dc2:	78 2f       	mov	r23, r24
     dc4:	88 27       	eor	r24, r24
     dc6:	b8 5f       	subi	r27, 0xF8	; 248
     dc8:	39 f0       	breq	.+14     	; 0xdd8 <__fixunssfsi+0x46>
     dca:	b9 3f       	cpi	r27, 0xF9	; 249
     dcc:	cc f3       	brlt	.-14     	; 0xdc0 <__fixunssfsi+0x2e>
     dce:	86 95       	lsr	r24
     dd0:	77 95       	ror	r23
     dd2:	67 95       	ror	r22
     dd4:	b3 95       	inc	r27
     dd6:	d9 f7       	brne	.-10     	; 0xdce <__fixunssfsi+0x3c>
     dd8:	3e f4       	brtc	.+14     	; 0xde8 <__fixunssfsi+0x56>
     dda:	90 95       	com	r25
     ddc:	80 95       	com	r24
     dde:	70 95       	com	r23
     de0:	61 95       	neg	r22
     de2:	7f 4f       	sbci	r23, 0xFF	; 255
     de4:	8f 4f       	sbci	r24, 0xFF	; 255
     de6:	9f 4f       	sbci	r25, 0xFF	; 255
     de8:	08 95       	ret

00000dea <__floatunsisf>:
     dea:	e8 94       	clt
     dec:	09 c0       	rjmp	.+18     	; 0xe00 <__floatsisf+0x12>

00000dee <__floatsisf>:
     dee:	97 fb       	bst	r25, 7
     df0:	3e f4       	brtc	.+14     	; 0xe00 <__floatsisf+0x12>
     df2:	90 95       	com	r25
     df4:	80 95       	com	r24
     df6:	70 95       	com	r23
     df8:	61 95       	neg	r22
     dfa:	7f 4f       	sbci	r23, 0xFF	; 255
     dfc:	8f 4f       	sbci	r24, 0xFF	; 255
     dfe:	9f 4f       	sbci	r25, 0xFF	; 255
     e00:	99 23       	and	r25, r25
     e02:	a9 f0       	breq	.+42     	; 0xe2e <__floatsisf+0x40>
     e04:	f9 2f       	mov	r31, r25
     e06:	96 e9       	ldi	r25, 0x96	; 150
     e08:	bb 27       	eor	r27, r27
     e0a:	93 95       	inc	r25
     e0c:	f6 95       	lsr	r31
     e0e:	87 95       	ror	r24
     e10:	77 95       	ror	r23
     e12:	67 95       	ror	r22
     e14:	b7 95       	ror	r27
     e16:	f1 11       	cpse	r31, r1
     e18:	f8 cf       	rjmp	.-16     	; 0xe0a <__floatsisf+0x1c>
     e1a:	fa f4       	brpl	.+62     	; 0xe5a <__floatsisf+0x6c>
     e1c:	bb 0f       	add	r27, r27
     e1e:	11 f4       	brne	.+4      	; 0xe24 <__floatsisf+0x36>
     e20:	60 ff       	sbrs	r22, 0
     e22:	1b c0       	rjmp	.+54     	; 0xe5a <__floatsisf+0x6c>
     e24:	6f 5f       	subi	r22, 0xFF	; 255
     e26:	7f 4f       	sbci	r23, 0xFF	; 255
     e28:	8f 4f       	sbci	r24, 0xFF	; 255
     e2a:	9f 4f       	sbci	r25, 0xFF	; 255
     e2c:	16 c0       	rjmp	.+44     	; 0xe5a <__floatsisf+0x6c>
     e2e:	88 23       	and	r24, r24
     e30:	11 f0       	breq	.+4      	; 0xe36 <__floatsisf+0x48>
     e32:	96 e9       	ldi	r25, 0x96	; 150
     e34:	11 c0       	rjmp	.+34     	; 0xe58 <__floatsisf+0x6a>
     e36:	77 23       	and	r23, r23
     e38:	21 f0       	breq	.+8      	; 0xe42 <__floatsisf+0x54>
     e3a:	9e e8       	ldi	r25, 0x8E	; 142
     e3c:	87 2f       	mov	r24, r23
     e3e:	76 2f       	mov	r23, r22
     e40:	05 c0       	rjmp	.+10     	; 0xe4c <__floatsisf+0x5e>
     e42:	66 23       	and	r22, r22
     e44:	71 f0       	breq	.+28     	; 0xe62 <__floatsisf+0x74>
     e46:	96 e8       	ldi	r25, 0x86	; 134
     e48:	86 2f       	mov	r24, r22
     e4a:	70 e0       	ldi	r23, 0x00	; 0
     e4c:	60 e0       	ldi	r22, 0x00	; 0
     e4e:	2a f0       	brmi	.+10     	; 0xe5a <__floatsisf+0x6c>
     e50:	9a 95       	dec	r25
     e52:	66 0f       	add	r22, r22
     e54:	77 1f       	adc	r23, r23
     e56:	88 1f       	adc	r24, r24
     e58:	da f7       	brpl	.-10     	; 0xe50 <__floatsisf+0x62>
     e5a:	88 0f       	add	r24, r24
     e5c:	96 95       	lsr	r25
     e5e:	87 95       	ror	r24
     e60:	97 f9       	bld	r25, 7
     e62:	08 95       	ret

00000e64 <__fp_cmp>:
     e64:	99 0f       	add	r25, r25
     e66:	00 08       	sbc	r0, r0
     e68:	55 0f       	add	r21, r21
     e6a:	aa 0b       	sbc	r26, r26
     e6c:	e0 e8       	ldi	r30, 0x80	; 128
     e6e:	fe ef       	ldi	r31, 0xFE	; 254
     e70:	16 16       	cp	r1, r22
     e72:	17 06       	cpc	r1, r23
     e74:	e8 07       	cpc	r30, r24
     e76:	f9 07       	cpc	r31, r25
     e78:	c0 f0       	brcs	.+48     	; 0xeaa <__fp_cmp+0x46>
     e7a:	12 16       	cp	r1, r18
     e7c:	13 06       	cpc	r1, r19
     e7e:	e4 07       	cpc	r30, r20
     e80:	f5 07       	cpc	r31, r21
     e82:	98 f0       	brcs	.+38     	; 0xeaa <__fp_cmp+0x46>
     e84:	62 1b       	sub	r22, r18
     e86:	73 0b       	sbc	r23, r19
     e88:	84 0b       	sbc	r24, r20
     e8a:	95 0b       	sbc	r25, r21
     e8c:	39 f4       	brne	.+14     	; 0xe9c <__fp_cmp+0x38>
     e8e:	0a 26       	eor	r0, r26
     e90:	61 f0       	breq	.+24     	; 0xeaa <__fp_cmp+0x46>
     e92:	23 2b       	or	r18, r19
     e94:	24 2b       	or	r18, r20
     e96:	25 2b       	or	r18, r21
     e98:	21 f4       	brne	.+8      	; 0xea2 <__fp_cmp+0x3e>
     e9a:	08 95       	ret
     e9c:	0a 26       	eor	r0, r26
     e9e:	09 f4       	brne	.+2      	; 0xea2 <__fp_cmp+0x3e>
     ea0:	a1 40       	sbci	r26, 0x01	; 1
     ea2:	a6 95       	lsr	r26
     ea4:	8f ef       	ldi	r24, 0xFF	; 255
     ea6:	81 1d       	adc	r24, r1
     ea8:	81 1d       	adc	r24, r1
     eaa:	08 95       	ret

00000eac <__fp_inf>:
     eac:	97 f9       	bld	r25, 7
     eae:	9f 67       	ori	r25, 0x7F	; 127
     eb0:	80 e8       	ldi	r24, 0x80	; 128
     eb2:	70 e0       	ldi	r23, 0x00	; 0
     eb4:	60 e0       	ldi	r22, 0x00	; 0
     eb6:	08 95       	ret

00000eb8 <__fp_nan>:
     eb8:	9f ef       	ldi	r25, 0xFF	; 255
     eba:	80 ec       	ldi	r24, 0xC0	; 192
     ebc:	08 95       	ret

00000ebe <__fp_pscA>:
     ebe:	00 24       	eor	r0, r0
     ec0:	0a 94       	dec	r0
     ec2:	16 16       	cp	r1, r22
     ec4:	17 06       	cpc	r1, r23
     ec6:	18 06       	cpc	r1, r24
     ec8:	09 06       	cpc	r0, r25
     eca:	08 95       	ret

00000ecc <__fp_pscB>:
     ecc:	00 24       	eor	r0, r0
     ece:	0a 94       	dec	r0
     ed0:	12 16       	cp	r1, r18
     ed2:	13 06       	cpc	r1, r19
     ed4:	14 06       	cpc	r1, r20
     ed6:	05 06       	cpc	r0, r21
     ed8:	08 95       	ret

00000eda <__fp_round>:
     eda:	09 2e       	mov	r0, r25
     edc:	03 94       	inc	r0
     ede:	00 0c       	add	r0, r0
     ee0:	11 f4       	brne	.+4      	; 0xee6 <__fp_round+0xc>
     ee2:	88 23       	and	r24, r24
     ee4:	52 f0       	brmi	.+20     	; 0xefa <__fp_round+0x20>
     ee6:	bb 0f       	add	r27, r27
     ee8:	40 f4       	brcc	.+16     	; 0xefa <__fp_round+0x20>
     eea:	bf 2b       	or	r27, r31
     eec:	11 f4       	brne	.+4      	; 0xef2 <__fp_round+0x18>
     eee:	60 ff       	sbrs	r22, 0
     ef0:	04 c0       	rjmp	.+8      	; 0xefa <__fp_round+0x20>
     ef2:	6f 5f       	subi	r22, 0xFF	; 255
     ef4:	7f 4f       	sbci	r23, 0xFF	; 255
     ef6:	8f 4f       	sbci	r24, 0xFF	; 255
     ef8:	9f 4f       	sbci	r25, 0xFF	; 255
     efa:	08 95       	ret

00000efc <__fp_split3>:
     efc:	57 fd       	sbrc	r21, 7
     efe:	90 58       	subi	r25, 0x80	; 128
     f00:	44 0f       	add	r20, r20
     f02:	55 1f       	adc	r21, r21
     f04:	59 f0       	breq	.+22     	; 0xf1c <__fp_splitA+0x10>
     f06:	5f 3f       	cpi	r21, 0xFF	; 255
     f08:	71 f0       	breq	.+28     	; 0xf26 <__fp_splitA+0x1a>
     f0a:	47 95       	ror	r20

00000f0c <__fp_splitA>:
     f0c:	88 0f       	add	r24, r24
     f0e:	97 fb       	bst	r25, 7
     f10:	99 1f       	adc	r25, r25
     f12:	61 f0       	breq	.+24     	; 0xf2c <__fp_splitA+0x20>
     f14:	9f 3f       	cpi	r25, 0xFF	; 255
     f16:	79 f0       	breq	.+30     	; 0xf36 <__fp_splitA+0x2a>
     f18:	87 95       	ror	r24
     f1a:	08 95       	ret
     f1c:	12 16       	cp	r1, r18
     f1e:	13 06       	cpc	r1, r19
     f20:	14 06       	cpc	r1, r20
     f22:	55 1f       	adc	r21, r21
     f24:	f2 cf       	rjmp	.-28     	; 0xf0a <__fp_split3+0xe>
     f26:	46 95       	lsr	r20
     f28:	f1 df       	rcall	.-30     	; 0xf0c <__fp_splitA>
     f2a:	08 c0       	rjmp	.+16     	; 0xf3c <__fp_splitA+0x30>
     f2c:	16 16       	cp	r1, r22
     f2e:	17 06       	cpc	r1, r23
     f30:	18 06       	cpc	r1, r24
     f32:	99 1f       	adc	r25, r25
     f34:	f1 cf       	rjmp	.-30     	; 0xf18 <__fp_splitA+0xc>
     f36:	86 95       	lsr	r24
     f38:	71 05       	cpc	r23, r1
     f3a:	61 05       	cpc	r22, r1
     f3c:	08 94       	sec
     f3e:	08 95       	ret

00000f40 <__fp_zero>:
     f40:	e8 94       	clt

00000f42 <__fp_szero>:
     f42:	bb 27       	eor	r27, r27
     f44:	66 27       	eor	r22, r22
     f46:	77 27       	eor	r23, r23
     f48:	cb 01       	movw	r24, r22
     f4a:	97 f9       	bld	r25, 7
     f4c:	08 95       	ret

00000f4e <__gesf2>:
     f4e:	8a df       	rcall	.-236    	; 0xe64 <__fp_cmp>
     f50:	08 f4       	brcc	.+2      	; 0xf54 <__gesf2+0x6>
     f52:	8f ef       	ldi	r24, 0xFF	; 255
     f54:	08 95       	ret

00000f56 <__mulsf3>:
     f56:	0b d0       	rcall	.+22     	; 0xf6e <__mulsf3x>
     f58:	c0 cf       	rjmp	.-128    	; 0xeda <__fp_round>
     f5a:	b1 df       	rcall	.-158    	; 0xebe <__fp_pscA>
     f5c:	28 f0       	brcs	.+10     	; 0xf68 <__mulsf3+0x12>
     f5e:	b6 df       	rcall	.-148    	; 0xecc <__fp_pscB>
     f60:	18 f0       	brcs	.+6      	; 0xf68 <__mulsf3+0x12>
     f62:	95 23       	and	r25, r21
     f64:	09 f0       	breq	.+2      	; 0xf68 <__mulsf3+0x12>
     f66:	a2 cf       	rjmp	.-188    	; 0xeac <__fp_inf>
     f68:	a7 cf       	rjmp	.-178    	; 0xeb8 <__fp_nan>
     f6a:	11 24       	eor	r1, r1
     f6c:	ea cf       	rjmp	.-44     	; 0xf42 <__fp_szero>

00000f6e <__mulsf3x>:
     f6e:	c6 df       	rcall	.-116    	; 0xefc <__fp_split3>
     f70:	a0 f3       	brcs	.-24     	; 0xf5a <__mulsf3+0x4>

00000f72 <__mulsf3_pse>:
     f72:	95 9f       	mul	r25, r21
     f74:	d1 f3       	breq	.-12     	; 0xf6a <__mulsf3+0x14>
     f76:	95 0f       	add	r25, r21
     f78:	50 e0       	ldi	r21, 0x00	; 0
     f7a:	55 1f       	adc	r21, r21
     f7c:	62 9f       	mul	r22, r18
     f7e:	f0 01       	movw	r30, r0
     f80:	72 9f       	mul	r23, r18
     f82:	bb 27       	eor	r27, r27
     f84:	f0 0d       	add	r31, r0
     f86:	b1 1d       	adc	r27, r1
     f88:	63 9f       	mul	r22, r19
     f8a:	aa 27       	eor	r26, r26
     f8c:	f0 0d       	add	r31, r0
     f8e:	b1 1d       	adc	r27, r1
     f90:	aa 1f       	adc	r26, r26
     f92:	64 9f       	mul	r22, r20
     f94:	66 27       	eor	r22, r22
     f96:	b0 0d       	add	r27, r0
     f98:	a1 1d       	adc	r26, r1
     f9a:	66 1f       	adc	r22, r22
     f9c:	82 9f       	mul	r24, r18
     f9e:	22 27       	eor	r18, r18
     fa0:	b0 0d       	add	r27, r0
     fa2:	a1 1d       	adc	r26, r1
     fa4:	62 1f       	adc	r22, r18
     fa6:	73 9f       	mul	r23, r19
     fa8:	b0 0d       	add	r27, r0
     faa:	a1 1d       	adc	r26, r1
     fac:	62 1f       	adc	r22, r18
     fae:	83 9f       	mul	r24, r19
     fb0:	a0 0d       	add	r26, r0
     fb2:	61 1d       	adc	r22, r1
     fb4:	22 1f       	adc	r18, r18
     fb6:	74 9f       	mul	r23, r20
     fb8:	33 27       	eor	r19, r19
     fba:	a0 0d       	add	r26, r0
     fbc:	61 1d       	adc	r22, r1
     fbe:	23 1f       	adc	r18, r19
     fc0:	84 9f       	mul	r24, r20
     fc2:	60 0d       	add	r22, r0
     fc4:	21 1d       	adc	r18, r1
     fc6:	82 2f       	mov	r24, r18
     fc8:	76 2f       	mov	r23, r22
     fca:	6a 2f       	mov	r22, r26
     fcc:	11 24       	eor	r1, r1
     fce:	9f 57       	subi	r25, 0x7F	; 127
     fd0:	50 40       	sbci	r21, 0x00	; 0
     fd2:	8a f0       	brmi	.+34     	; 0xff6 <__mulsf3_pse+0x84>
     fd4:	e1 f0       	breq	.+56     	; 0x100e <__mulsf3_pse+0x9c>
     fd6:	88 23       	and	r24, r24
     fd8:	4a f0       	brmi	.+18     	; 0xfec <__mulsf3_pse+0x7a>
     fda:	ee 0f       	add	r30, r30
     fdc:	ff 1f       	adc	r31, r31
     fde:	bb 1f       	adc	r27, r27
     fe0:	66 1f       	adc	r22, r22
     fe2:	77 1f       	adc	r23, r23
     fe4:	88 1f       	adc	r24, r24
     fe6:	91 50       	subi	r25, 0x01	; 1
     fe8:	50 40       	sbci	r21, 0x00	; 0
     fea:	a9 f7       	brne	.-22     	; 0xfd6 <__mulsf3_pse+0x64>
     fec:	9e 3f       	cpi	r25, 0xFE	; 254
     fee:	51 05       	cpc	r21, r1
     ff0:	70 f0       	brcs	.+28     	; 0x100e <__mulsf3_pse+0x9c>
     ff2:	5c cf       	rjmp	.-328    	; 0xeac <__fp_inf>
     ff4:	a6 cf       	rjmp	.-180    	; 0xf42 <__fp_szero>
     ff6:	5f 3f       	cpi	r21, 0xFF	; 255
     ff8:	ec f3       	brlt	.-6      	; 0xff4 <__mulsf3_pse+0x82>
     ffa:	98 3e       	cpi	r25, 0xE8	; 232
     ffc:	dc f3       	brlt	.-10     	; 0xff4 <__mulsf3_pse+0x82>
     ffe:	86 95       	lsr	r24
    1000:	77 95       	ror	r23
    1002:	67 95       	ror	r22
    1004:	b7 95       	ror	r27
    1006:	f7 95       	ror	r31
    1008:	e7 95       	ror	r30
    100a:	9f 5f       	subi	r25, 0xFF	; 255
    100c:	c1 f7       	brne	.-16     	; 0xffe <__mulsf3_pse+0x8c>
    100e:	fe 2b       	or	r31, r30
    1010:	88 0f       	add	r24, r24
    1012:	91 1d       	adc	r25, r1
    1014:	96 95       	lsr	r25
    1016:	87 95       	ror	r24
    1018:	97 f9       	bld	r25, 7
    101a:	08 95       	ret

0000101c <__divmodsi4>:
    101c:	05 2e       	mov	r0, r21
    101e:	97 fb       	bst	r25, 7
    1020:	16 f4       	brtc	.+4      	; 0x1026 <__divmodsi4+0xa>
    1022:	00 94       	com	r0
    1024:	0f d0       	rcall	.+30     	; 0x1044 <__negsi2>
    1026:	57 fd       	sbrc	r21, 7
    1028:	05 d0       	rcall	.+10     	; 0x1034 <__divmodsi4_neg2>
    102a:	1a d0       	rcall	.+52     	; 0x1060 <__udivmodsi4>
    102c:	07 fc       	sbrc	r0, 7
    102e:	02 d0       	rcall	.+4      	; 0x1034 <__divmodsi4_neg2>
    1030:	46 f4       	brtc	.+16     	; 0x1042 <__divmodsi4_exit>
    1032:	08 c0       	rjmp	.+16     	; 0x1044 <__negsi2>

00001034 <__divmodsi4_neg2>:
    1034:	50 95       	com	r21
    1036:	40 95       	com	r20
    1038:	30 95       	com	r19
    103a:	21 95       	neg	r18
    103c:	3f 4f       	sbci	r19, 0xFF	; 255
    103e:	4f 4f       	sbci	r20, 0xFF	; 255
    1040:	5f 4f       	sbci	r21, 0xFF	; 255

00001042 <__divmodsi4_exit>:
    1042:	08 95       	ret

00001044 <__negsi2>:
    1044:	90 95       	com	r25
    1046:	80 95       	com	r24
    1048:	70 95       	com	r23
    104a:	61 95       	neg	r22
    104c:	7f 4f       	sbci	r23, 0xFF	; 255
    104e:	8f 4f       	sbci	r24, 0xFF	; 255
    1050:	9f 4f       	sbci	r25, 0xFF	; 255
    1052:	08 95       	ret

00001054 <__tablejump2__>:
    1054:	ee 0f       	add	r30, r30
    1056:	ff 1f       	adc	r31, r31

00001058 <__tablejump__>:
    1058:	05 90       	lpm	r0, Z+
    105a:	f4 91       	lpm	r31, Z
    105c:	e0 2d       	mov	r30, r0
    105e:	19 94       	eijmp

00001060 <__udivmodsi4>:
    1060:	a1 e2       	ldi	r26, 0x21	; 33
    1062:	1a 2e       	mov	r1, r26
    1064:	aa 1b       	sub	r26, r26
    1066:	bb 1b       	sub	r27, r27
    1068:	fd 01       	movw	r30, r26
    106a:	0d c0       	rjmp	.+26     	; 0x1086 <__udivmodsi4_ep>

0000106c <__udivmodsi4_loop>:
    106c:	aa 1f       	adc	r26, r26
    106e:	bb 1f       	adc	r27, r27
    1070:	ee 1f       	adc	r30, r30
    1072:	ff 1f       	adc	r31, r31
    1074:	a2 17       	cp	r26, r18
    1076:	b3 07       	cpc	r27, r19
    1078:	e4 07       	cpc	r30, r20
    107a:	f5 07       	cpc	r31, r21
    107c:	20 f0       	brcs	.+8      	; 0x1086 <__udivmodsi4_ep>
    107e:	a2 1b       	sub	r26, r18
    1080:	b3 0b       	sbc	r27, r19
    1082:	e4 0b       	sbc	r30, r20
    1084:	f5 0b       	sbc	r31, r21

00001086 <__udivmodsi4_ep>:
    1086:	66 1f       	adc	r22, r22
    1088:	77 1f       	adc	r23, r23
    108a:	88 1f       	adc	r24, r24
    108c:	99 1f       	adc	r25, r25
    108e:	1a 94       	dec	r1
    1090:	69 f7       	brne	.-38     	; 0x106c <__udivmodsi4_loop>
    1092:	60 95       	com	r22
    1094:	70 95       	com	r23
    1096:	80 95       	com	r24
    1098:	90 95       	com	r25
    109a:	9b 01       	movw	r18, r22
    109c:	ac 01       	movw	r20, r24
    109e:	bd 01       	movw	r22, r26
    10a0:	cf 01       	movw	r24, r30
    10a2:	08 95       	ret

000010a4 <malloc>:
    10a4:	cf 93       	push	r28
    10a6:	df 93       	push	r29
    10a8:	82 30       	cpi	r24, 0x02	; 2
    10aa:	91 05       	cpc	r25, r1
    10ac:	10 f4       	brcc	.+4      	; 0x10b2 <malloc+0xe>
    10ae:	82 e0       	ldi	r24, 0x02	; 2
    10b0:	90 e0       	ldi	r25, 0x00	; 0
    10b2:	e0 91 62 02 	lds	r30, 0x0262
    10b6:	f0 91 63 02 	lds	r31, 0x0263
    10ba:	20 e0       	ldi	r18, 0x00	; 0
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	a0 e0       	ldi	r26, 0x00	; 0
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	30 97       	sbiw	r30, 0x00	; 0
    10c4:	39 f1       	breq	.+78     	; 0x1114 <malloc+0x70>
    10c6:	40 81       	ld	r20, Z
    10c8:	51 81       	ldd	r21, Z+1	; 0x01
    10ca:	48 17       	cp	r20, r24
    10cc:	59 07       	cpc	r21, r25
    10ce:	b8 f0       	brcs	.+46     	; 0x10fe <malloc+0x5a>
    10d0:	48 17       	cp	r20, r24
    10d2:	59 07       	cpc	r21, r25
    10d4:	71 f4       	brne	.+28     	; 0x10f2 <malloc+0x4e>
    10d6:	82 81       	ldd	r24, Z+2	; 0x02
    10d8:	93 81       	ldd	r25, Z+3	; 0x03
    10da:	10 97       	sbiw	r26, 0x00	; 0
    10dc:	29 f0       	breq	.+10     	; 0x10e8 <malloc+0x44>
    10de:	13 96       	adiw	r26, 0x03	; 3
    10e0:	9c 93       	st	X, r25
    10e2:	8e 93       	st	-X, r24
    10e4:	12 97       	sbiw	r26, 0x02	; 2
    10e6:	2c c0       	rjmp	.+88     	; 0x1140 <malloc+0x9c>
    10e8:	90 93 63 02 	sts	0x0263, r25
    10ec:	80 93 62 02 	sts	0x0262, r24
    10f0:	27 c0       	rjmp	.+78     	; 0x1140 <malloc+0x9c>
    10f2:	21 15       	cp	r18, r1
    10f4:	31 05       	cpc	r19, r1
    10f6:	31 f0       	breq	.+12     	; 0x1104 <malloc+0x60>
    10f8:	42 17       	cp	r20, r18
    10fa:	53 07       	cpc	r21, r19
    10fc:	18 f0       	brcs	.+6      	; 0x1104 <malloc+0x60>
    10fe:	a9 01       	movw	r20, r18
    1100:	db 01       	movw	r26, r22
    1102:	01 c0       	rjmp	.+2      	; 0x1106 <malloc+0x62>
    1104:	ef 01       	movw	r28, r30
    1106:	9a 01       	movw	r18, r20
    1108:	bd 01       	movw	r22, r26
    110a:	df 01       	movw	r26, r30
    110c:	02 80       	ldd	r0, Z+2	; 0x02
    110e:	f3 81       	ldd	r31, Z+3	; 0x03
    1110:	e0 2d       	mov	r30, r0
    1112:	d7 cf       	rjmp	.-82     	; 0x10c2 <malloc+0x1e>
    1114:	21 15       	cp	r18, r1
    1116:	31 05       	cpc	r19, r1
    1118:	f9 f0       	breq	.+62     	; 0x1158 <malloc+0xb4>
    111a:	28 1b       	sub	r18, r24
    111c:	39 0b       	sbc	r19, r25
    111e:	24 30       	cpi	r18, 0x04	; 4
    1120:	31 05       	cpc	r19, r1
    1122:	80 f4       	brcc	.+32     	; 0x1144 <malloc+0xa0>
    1124:	8a 81       	ldd	r24, Y+2	; 0x02
    1126:	9b 81       	ldd	r25, Y+3	; 0x03
    1128:	61 15       	cp	r22, r1
    112a:	71 05       	cpc	r23, r1
    112c:	21 f0       	breq	.+8      	; 0x1136 <malloc+0x92>
    112e:	fb 01       	movw	r30, r22
    1130:	93 83       	std	Z+3, r25	; 0x03
    1132:	82 83       	std	Z+2, r24	; 0x02
    1134:	04 c0       	rjmp	.+8      	; 0x113e <malloc+0x9a>
    1136:	90 93 63 02 	sts	0x0263, r25
    113a:	80 93 62 02 	sts	0x0262, r24
    113e:	fe 01       	movw	r30, r28
    1140:	32 96       	adiw	r30, 0x02	; 2
    1142:	44 c0       	rjmp	.+136    	; 0x11cc <malloc+0x128>
    1144:	fe 01       	movw	r30, r28
    1146:	e2 0f       	add	r30, r18
    1148:	f3 1f       	adc	r31, r19
    114a:	81 93       	st	Z+, r24
    114c:	91 93       	st	Z+, r25
    114e:	22 50       	subi	r18, 0x02	; 2
    1150:	31 09       	sbc	r19, r1
    1152:	39 83       	std	Y+1, r19	; 0x01
    1154:	28 83       	st	Y, r18
    1156:	3a c0       	rjmp	.+116    	; 0x11cc <malloc+0x128>
    1158:	20 91 60 02 	lds	r18, 0x0260
    115c:	30 91 61 02 	lds	r19, 0x0261
    1160:	23 2b       	or	r18, r19
    1162:	41 f4       	brne	.+16     	; 0x1174 <malloc+0xd0>
    1164:	20 91 02 02 	lds	r18, 0x0202
    1168:	30 91 03 02 	lds	r19, 0x0203
    116c:	30 93 61 02 	sts	0x0261, r19
    1170:	20 93 60 02 	sts	0x0260, r18
    1174:	20 91 00 02 	lds	r18, 0x0200
    1178:	30 91 01 02 	lds	r19, 0x0201
    117c:	21 15       	cp	r18, r1
    117e:	31 05       	cpc	r19, r1
    1180:	41 f4       	brne	.+16     	; 0x1192 <malloc+0xee>
    1182:	2d b7       	in	r18, 0x3d	; 61
    1184:	3e b7       	in	r19, 0x3e	; 62
    1186:	40 91 04 02 	lds	r20, 0x0204
    118a:	50 91 05 02 	lds	r21, 0x0205
    118e:	24 1b       	sub	r18, r20
    1190:	35 0b       	sbc	r19, r21
    1192:	e0 91 60 02 	lds	r30, 0x0260
    1196:	f0 91 61 02 	lds	r31, 0x0261
    119a:	e2 17       	cp	r30, r18
    119c:	f3 07       	cpc	r31, r19
    119e:	a0 f4       	brcc	.+40     	; 0x11c8 <malloc+0x124>
    11a0:	2e 1b       	sub	r18, r30
    11a2:	3f 0b       	sbc	r19, r31
    11a4:	28 17       	cp	r18, r24
    11a6:	39 07       	cpc	r19, r25
    11a8:	78 f0       	brcs	.+30     	; 0x11c8 <malloc+0x124>
    11aa:	ac 01       	movw	r20, r24
    11ac:	4e 5f       	subi	r20, 0xFE	; 254
    11ae:	5f 4f       	sbci	r21, 0xFF	; 255
    11b0:	24 17       	cp	r18, r20
    11b2:	35 07       	cpc	r19, r21
    11b4:	48 f0       	brcs	.+18     	; 0x11c8 <malloc+0x124>
    11b6:	4e 0f       	add	r20, r30
    11b8:	5f 1f       	adc	r21, r31
    11ba:	50 93 61 02 	sts	0x0261, r21
    11be:	40 93 60 02 	sts	0x0260, r20
    11c2:	81 93       	st	Z+, r24
    11c4:	91 93       	st	Z+, r25
    11c6:	02 c0       	rjmp	.+4      	; 0x11cc <malloc+0x128>
    11c8:	e0 e0       	ldi	r30, 0x00	; 0
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	cf 01       	movw	r24, r30
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	08 95       	ret

000011d4 <free>:
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	00 97       	sbiw	r24, 0x00	; 0
    11da:	09 f4       	brne	.+2      	; 0x11de <free+0xa>
    11dc:	87 c0       	rjmp	.+270    	; 0x12ec <free+0x118>
    11de:	fc 01       	movw	r30, r24
    11e0:	32 97       	sbiw	r30, 0x02	; 2
    11e2:	13 82       	std	Z+3, r1	; 0x03
    11e4:	12 82       	std	Z+2, r1	; 0x02
    11e6:	c0 91 62 02 	lds	r28, 0x0262
    11ea:	d0 91 63 02 	lds	r29, 0x0263
    11ee:	20 97       	sbiw	r28, 0x00	; 0
    11f0:	81 f4       	brne	.+32     	; 0x1212 <free+0x3e>
    11f2:	20 81       	ld	r18, Z
    11f4:	31 81       	ldd	r19, Z+1	; 0x01
    11f6:	28 0f       	add	r18, r24
    11f8:	39 1f       	adc	r19, r25
    11fa:	80 91 60 02 	lds	r24, 0x0260
    11fe:	90 91 61 02 	lds	r25, 0x0261
    1202:	82 17       	cp	r24, r18
    1204:	93 07       	cpc	r25, r19
    1206:	79 f5       	brne	.+94     	; 0x1266 <free+0x92>
    1208:	f0 93 61 02 	sts	0x0261, r31
    120c:	e0 93 60 02 	sts	0x0260, r30
    1210:	6d c0       	rjmp	.+218    	; 0x12ec <free+0x118>
    1212:	de 01       	movw	r26, r28
    1214:	20 e0       	ldi	r18, 0x00	; 0
    1216:	30 e0       	ldi	r19, 0x00	; 0
    1218:	ae 17       	cp	r26, r30
    121a:	bf 07       	cpc	r27, r31
    121c:	50 f4       	brcc	.+20     	; 0x1232 <free+0x5e>
    121e:	12 96       	adiw	r26, 0x02	; 2
    1220:	4d 91       	ld	r20, X+
    1222:	5c 91       	ld	r21, X
    1224:	13 97       	sbiw	r26, 0x03	; 3
    1226:	9d 01       	movw	r18, r26
    1228:	41 15       	cp	r20, r1
    122a:	51 05       	cpc	r21, r1
    122c:	09 f1       	breq	.+66     	; 0x1270 <free+0x9c>
    122e:	da 01       	movw	r26, r20
    1230:	f3 cf       	rjmp	.-26     	; 0x1218 <free+0x44>
    1232:	b3 83       	std	Z+3, r27	; 0x03
    1234:	a2 83       	std	Z+2, r26	; 0x02
    1236:	40 81       	ld	r20, Z
    1238:	51 81       	ldd	r21, Z+1	; 0x01
    123a:	84 0f       	add	r24, r20
    123c:	95 1f       	adc	r25, r21
    123e:	8a 17       	cp	r24, r26
    1240:	9b 07       	cpc	r25, r27
    1242:	71 f4       	brne	.+28     	; 0x1260 <free+0x8c>
    1244:	8d 91       	ld	r24, X+
    1246:	9c 91       	ld	r25, X
    1248:	11 97       	sbiw	r26, 0x01	; 1
    124a:	84 0f       	add	r24, r20
    124c:	95 1f       	adc	r25, r21
    124e:	02 96       	adiw	r24, 0x02	; 2
    1250:	91 83       	std	Z+1, r25	; 0x01
    1252:	80 83       	st	Z, r24
    1254:	12 96       	adiw	r26, 0x02	; 2
    1256:	8d 91       	ld	r24, X+
    1258:	9c 91       	ld	r25, X
    125a:	13 97       	sbiw	r26, 0x03	; 3
    125c:	93 83       	std	Z+3, r25	; 0x03
    125e:	82 83       	std	Z+2, r24	; 0x02
    1260:	21 15       	cp	r18, r1
    1262:	31 05       	cpc	r19, r1
    1264:	29 f4       	brne	.+10     	; 0x1270 <free+0x9c>
    1266:	f0 93 63 02 	sts	0x0263, r31
    126a:	e0 93 62 02 	sts	0x0262, r30
    126e:	3e c0       	rjmp	.+124    	; 0x12ec <free+0x118>
    1270:	d9 01       	movw	r26, r18
    1272:	13 96       	adiw	r26, 0x03	; 3
    1274:	fc 93       	st	X, r31
    1276:	ee 93       	st	-X, r30
    1278:	12 97       	sbiw	r26, 0x02	; 2
    127a:	4d 91       	ld	r20, X+
    127c:	5d 91       	ld	r21, X+
    127e:	a4 0f       	add	r26, r20
    1280:	b5 1f       	adc	r27, r21
    1282:	ea 17       	cp	r30, r26
    1284:	fb 07       	cpc	r31, r27
    1286:	79 f4       	brne	.+30     	; 0x12a6 <free+0xd2>
    1288:	80 81       	ld	r24, Z
    128a:	91 81       	ldd	r25, Z+1	; 0x01
    128c:	84 0f       	add	r24, r20
    128e:	95 1f       	adc	r25, r21
    1290:	02 96       	adiw	r24, 0x02	; 2
    1292:	d9 01       	movw	r26, r18
    1294:	11 96       	adiw	r26, 0x01	; 1
    1296:	9c 93       	st	X, r25
    1298:	8e 93       	st	-X, r24
    129a:	82 81       	ldd	r24, Z+2	; 0x02
    129c:	93 81       	ldd	r25, Z+3	; 0x03
    129e:	13 96       	adiw	r26, 0x03	; 3
    12a0:	9c 93       	st	X, r25
    12a2:	8e 93       	st	-X, r24
    12a4:	12 97       	sbiw	r26, 0x02	; 2
    12a6:	e0 e0       	ldi	r30, 0x00	; 0
    12a8:	f0 e0       	ldi	r31, 0x00	; 0
    12aa:	8a 81       	ldd	r24, Y+2	; 0x02
    12ac:	9b 81       	ldd	r25, Y+3	; 0x03
    12ae:	00 97       	sbiw	r24, 0x00	; 0
    12b0:	19 f0       	breq	.+6      	; 0x12b8 <free+0xe4>
    12b2:	fe 01       	movw	r30, r28
    12b4:	ec 01       	movw	r28, r24
    12b6:	f9 cf       	rjmp	.-14     	; 0x12aa <free+0xd6>
    12b8:	ce 01       	movw	r24, r28
    12ba:	02 96       	adiw	r24, 0x02	; 2
    12bc:	28 81       	ld	r18, Y
    12be:	39 81       	ldd	r19, Y+1	; 0x01
    12c0:	82 0f       	add	r24, r18
    12c2:	93 1f       	adc	r25, r19
    12c4:	20 91 60 02 	lds	r18, 0x0260
    12c8:	30 91 61 02 	lds	r19, 0x0261
    12cc:	28 17       	cp	r18, r24
    12ce:	39 07       	cpc	r19, r25
    12d0:	69 f4       	brne	.+26     	; 0x12ec <free+0x118>
    12d2:	30 97       	sbiw	r30, 0x00	; 0
    12d4:	29 f4       	brne	.+10     	; 0x12e0 <free+0x10c>
    12d6:	10 92 63 02 	sts	0x0263, r1
    12da:	10 92 62 02 	sts	0x0262, r1
    12de:	02 c0       	rjmp	.+4      	; 0x12e4 <free+0x110>
    12e0:	13 82       	std	Z+3, r1	; 0x03
    12e2:	12 82       	std	Z+2, r1	; 0x02
    12e4:	d0 93 61 02 	sts	0x0261, r29
    12e8:	c0 93 60 02 	sts	0x0260, r28
    12ec:	df 91       	pop	r29
    12ee:	cf 91       	pop	r28
    12f0:	08 95       	ret

000012f2 <fdevopen>:
    12f2:	0f 93       	push	r16
    12f4:	1f 93       	push	r17
    12f6:	cf 93       	push	r28
    12f8:	df 93       	push	r29
    12fa:	ec 01       	movw	r28, r24
    12fc:	8b 01       	movw	r16, r22
    12fe:	00 97       	sbiw	r24, 0x00	; 0
    1300:	31 f4       	brne	.+12     	; 0x130e <fdevopen+0x1c>
    1302:	61 15       	cp	r22, r1
    1304:	71 05       	cpc	r23, r1
    1306:	19 f4       	brne	.+6      	; 0x130e <fdevopen+0x1c>
    1308:	80 e0       	ldi	r24, 0x00	; 0
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	37 c0       	rjmp	.+110    	; 0x137c <fdevopen+0x8a>
    130e:	6e e0       	ldi	r22, 0x0E	; 14
    1310:	70 e0       	ldi	r23, 0x00	; 0
    1312:	81 e0       	ldi	r24, 0x01	; 1
    1314:	90 e0       	ldi	r25, 0x00	; 0
    1316:	36 d2       	rcall	.+1132   	; 0x1784 <calloc>
    1318:	fc 01       	movw	r30, r24
    131a:	00 97       	sbiw	r24, 0x00	; 0
    131c:	a9 f3       	breq	.-22     	; 0x1308 <fdevopen+0x16>
    131e:	80 e8       	ldi	r24, 0x80	; 128
    1320:	83 83       	std	Z+3, r24	; 0x03
    1322:	01 15       	cp	r16, r1
    1324:	11 05       	cpc	r17, r1
    1326:	71 f0       	breq	.+28     	; 0x1344 <fdevopen+0x52>
    1328:	13 87       	std	Z+11, r17	; 0x0b
    132a:	02 87       	std	Z+10, r16	; 0x0a
    132c:	81 e8       	ldi	r24, 0x81	; 129
    132e:	83 83       	std	Z+3, r24	; 0x03
    1330:	80 91 64 02 	lds	r24, 0x0264
    1334:	90 91 65 02 	lds	r25, 0x0265
    1338:	89 2b       	or	r24, r25
    133a:	21 f4       	brne	.+8      	; 0x1344 <fdevopen+0x52>
    133c:	f0 93 65 02 	sts	0x0265, r31
    1340:	e0 93 64 02 	sts	0x0264, r30
    1344:	20 97       	sbiw	r28, 0x00	; 0
    1346:	c9 f0       	breq	.+50     	; 0x137a <fdevopen+0x88>
    1348:	d1 87       	std	Z+9, r29	; 0x09
    134a:	c0 87       	std	Z+8, r28	; 0x08
    134c:	83 81       	ldd	r24, Z+3	; 0x03
    134e:	82 60       	ori	r24, 0x02	; 2
    1350:	83 83       	std	Z+3, r24	; 0x03
    1352:	80 91 66 02 	lds	r24, 0x0266
    1356:	90 91 67 02 	lds	r25, 0x0267
    135a:	89 2b       	or	r24, r25
    135c:	71 f4       	brne	.+28     	; 0x137a <fdevopen+0x88>
    135e:	f0 93 67 02 	sts	0x0267, r31
    1362:	e0 93 66 02 	sts	0x0266, r30
    1366:	80 91 68 02 	lds	r24, 0x0268
    136a:	90 91 69 02 	lds	r25, 0x0269
    136e:	89 2b       	or	r24, r25
    1370:	21 f4       	brne	.+8      	; 0x137a <fdevopen+0x88>
    1372:	f0 93 69 02 	sts	0x0269, r31
    1376:	e0 93 68 02 	sts	0x0268, r30
    137a:	cf 01       	movw	r24, r30
    137c:	df 91       	pop	r29
    137e:	cf 91       	pop	r28
    1380:	1f 91       	pop	r17
    1382:	0f 91       	pop	r16
    1384:	08 95       	ret

00001386 <printf>:
    1386:	cf 93       	push	r28
    1388:	df 93       	push	r29
    138a:	cd b7       	in	r28, 0x3d	; 61
    138c:	de b7       	in	r29, 0x3e	; 62
    138e:	fe 01       	movw	r30, r28
    1390:	36 96       	adiw	r30, 0x06	; 6
    1392:	61 91       	ld	r22, Z+
    1394:	71 91       	ld	r23, Z+
    1396:	af 01       	movw	r20, r30
    1398:	80 91 66 02 	lds	r24, 0x0266
    139c:	90 91 67 02 	lds	r25, 0x0267
    13a0:	03 d0       	rcall	.+6      	; 0x13a8 <vfprintf>
    13a2:	df 91       	pop	r29
    13a4:	cf 91       	pop	r28
    13a6:	08 95       	ret

000013a8 <vfprintf>:
    13a8:	2f 92       	push	r2
    13aa:	3f 92       	push	r3
    13ac:	4f 92       	push	r4
    13ae:	5f 92       	push	r5
    13b0:	6f 92       	push	r6
    13b2:	7f 92       	push	r7
    13b4:	8f 92       	push	r8
    13b6:	9f 92       	push	r9
    13b8:	af 92       	push	r10
    13ba:	bf 92       	push	r11
    13bc:	cf 92       	push	r12
    13be:	df 92       	push	r13
    13c0:	ef 92       	push	r14
    13c2:	ff 92       	push	r15
    13c4:	0f 93       	push	r16
    13c6:	1f 93       	push	r17
    13c8:	cf 93       	push	r28
    13ca:	df 93       	push	r29
    13cc:	cd b7       	in	r28, 0x3d	; 61
    13ce:	de b7       	in	r29, 0x3e	; 62
    13d0:	2c 97       	sbiw	r28, 0x0c	; 12
    13d2:	0f b6       	in	r0, 0x3f	; 63
    13d4:	f8 94       	cli
    13d6:	de bf       	out	0x3e, r29	; 62
    13d8:	0f be       	out	0x3f, r0	; 63
    13da:	cd bf       	out	0x3d, r28	; 61
    13dc:	7c 01       	movw	r14, r24
    13de:	6b 01       	movw	r12, r22
    13e0:	8a 01       	movw	r16, r20
    13e2:	fc 01       	movw	r30, r24
    13e4:	17 82       	std	Z+7, r1	; 0x07
    13e6:	16 82       	std	Z+6, r1	; 0x06
    13e8:	83 81       	ldd	r24, Z+3	; 0x03
    13ea:	81 ff       	sbrs	r24, 1
    13ec:	b0 c1       	rjmp	.+864    	; 0x174e <vfprintf+0x3a6>
    13ee:	ce 01       	movw	r24, r28
    13f0:	01 96       	adiw	r24, 0x01	; 1
    13f2:	4c 01       	movw	r8, r24
    13f4:	f7 01       	movw	r30, r14
    13f6:	93 81       	ldd	r25, Z+3	; 0x03
    13f8:	f6 01       	movw	r30, r12
    13fa:	93 fd       	sbrc	r25, 3
    13fc:	85 91       	lpm	r24, Z+
    13fe:	93 ff       	sbrs	r25, 3
    1400:	81 91       	ld	r24, Z+
    1402:	6f 01       	movw	r12, r30
    1404:	88 23       	and	r24, r24
    1406:	09 f4       	brne	.+2      	; 0x140a <vfprintf+0x62>
    1408:	9e c1       	rjmp	.+828    	; 0x1746 <vfprintf+0x39e>
    140a:	85 32       	cpi	r24, 0x25	; 37
    140c:	39 f4       	brne	.+14     	; 0x141c <vfprintf+0x74>
    140e:	93 fd       	sbrc	r25, 3
    1410:	85 91       	lpm	r24, Z+
    1412:	93 ff       	sbrs	r25, 3
    1414:	81 91       	ld	r24, Z+
    1416:	6f 01       	movw	r12, r30
    1418:	85 32       	cpi	r24, 0x25	; 37
    141a:	21 f4       	brne	.+8      	; 0x1424 <vfprintf+0x7c>
    141c:	b7 01       	movw	r22, r14
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	e8 d1       	rcall	.+976    	; 0x17f2 <fputc>
    1422:	e8 cf       	rjmp	.-48     	; 0x13f4 <vfprintf+0x4c>
    1424:	51 2c       	mov	r5, r1
    1426:	31 2c       	mov	r3, r1
    1428:	20 e0       	ldi	r18, 0x00	; 0
    142a:	20 32       	cpi	r18, 0x20	; 32
    142c:	a0 f4       	brcc	.+40     	; 0x1456 <vfprintf+0xae>
    142e:	8b 32       	cpi	r24, 0x2B	; 43
    1430:	69 f0       	breq	.+26     	; 0x144c <vfprintf+0xa4>
    1432:	30 f4       	brcc	.+12     	; 0x1440 <vfprintf+0x98>
    1434:	80 32       	cpi	r24, 0x20	; 32
    1436:	59 f0       	breq	.+22     	; 0x144e <vfprintf+0xa6>
    1438:	83 32       	cpi	r24, 0x23	; 35
    143a:	69 f4       	brne	.+26     	; 0x1456 <vfprintf+0xae>
    143c:	20 61       	ori	r18, 0x10	; 16
    143e:	2c c0       	rjmp	.+88     	; 0x1498 <vfprintf+0xf0>
    1440:	8d 32       	cpi	r24, 0x2D	; 45
    1442:	39 f0       	breq	.+14     	; 0x1452 <vfprintf+0xaa>
    1444:	80 33       	cpi	r24, 0x30	; 48
    1446:	39 f4       	brne	.+14     	; 0x1456 <vfprintf+0xae>
    1448:	21 60       	ori	r18, 0x01	; 1
    144a:	26 c0       	rjmp	.+76     	; 0x1498 <vfprintf+0xf0>
    144c:	22 60       	ori	r18, 0x02	; 2
    144e:	24 60       	ori	r18, 0x04	; 4
    1450:	23 c0       	rjmp	.+70     	; 0x1498 <vfprintf+0xf0>
    1452:	28 60       	ori	r18, 0x08	; 8
    1454:	21 c0       	rjmp	.+66     	; 0x1498 <vfprintf+0xf0>
    1456:	27 fd       	sbrc	r18, 7
    1458:	27 c0       	rjmp	.+78     	; 0x14a8 <vfprintf+0x100>
    145a:	30 ed       	ldi	r19, 0xD0	; 208
    145c:	38 0f       	add	r19, r24
    145e:	3a 30       	cpi	r19, 0x0A	; 10
    1460:	78 f4       	brcc	.+30     	; 0x1480 <vfprintf+0xd8>
    1462:	26 ff       	sbrs	r18, 6
    1464:	06 c0       	rjmp	.+12     	; 0x1472 <vfprintf+0xca>
    1466:	fa e0       	ldi	r31, 0x0A	; 10
    1468:	5f 9e       	mul	r5, r31
    146a:	30 0d       	add	r19, r0
    146c:	11 24       	eor	r1, r1
    146e:	53 2e       	mov	r5, r19
    1470:	13 c0       	rjmp	.+38     	; 0x1498 <vfprintf+0xf0>
    1472:	8a e0       	ldi	r24, 0x0A	; 10
    1474:	38 9e       	mul	r3, r24
    1476:	30 0d       	add	r19, r0
    1478:	11 24       	eor	r1, r1
    147a:	33 2e       	mov	r3, r19
    147c:	20 62       	ori	r18, 0x20	; 32
    147e:	0c c0       	rjmp	.+24     	; 0x1498 <vfprintf+0xf0>
    1480:	8e 32       	cpi	r24, 0x2E	; 46
    1482:	21 f4       	brne	.+8      	; 0x148c <vfprintf+0xe4>
    1484:	26 fd       	sbrc	r18, 6
    1486:	5f c1       	rjmp	.+702    	; 0x1746 <vfprintf+0x39e>
    1488:	20 64       	ori	r18, 0x40	; 64
    148a:	06 c0       	rjmp	.+12     	; 0x1498 <vfprintf+0xf0>
    148c:	8c 36       	cpi	r24, 0x6C	; 108
    148e:	11 f4       	brne	.+4      	; 0x1494 <vfprintf+0xec>
    1490:	20 68       	ori	r18, 0x80	; 128
    1492:	02 c0       	rjmp	.+4      	; 0x1498 <vfprintf+0xf0>
    1494:	88 36       	cpi	r24, 0x68	; 104
    1496:	41 f4       	brne	.+16     	; 0x14a8 <vfprintf+0x100>
    1498:	f6 01       	movw	r30, r12
    149a:	93 fd       	sbrc	r25, 3
    149c:	85 91       	lpm	r24, Z+
    149e:	93 ff       	sbrs	r25, 3
    14a0:	81 91       	ld	r24, Z+
    14a2:	6f 01       	movw	r12, r30
    14a4:	81 11       	cpse	r24, r1
    14a6:	c1 cf       	rjmp	.-126    	; 0x142a <vfprintf+0x82>
    14a8:	98 2f       	mov	r25, r24
    14aa:	9f 7d       	andi	r25, 0xDF	; 223
    14ac:	95 54       	subi	r25, 0x45	; 69
    14ae:	93 30       	cpi	r25, 0x03	; 3
    14b0:	28 f4       	brcc	.+10     	; 0x14bc <vfprintf+0x114>
    14b2:	0c 5f       	subi	r16, 0xFC	; 252
    14b4:	1f 4f       	sbci	r17, 0xFF	; 255
    14b6:	ff e3       	ldi	r31, 0x3F	; 63
    14b8:	f9 83       	std	Y+1, r31	; 0x01
    14ba:	0d c0       	rjmp	.+26     	; 0x14d6 <vfprintf+0x12e>
    14bc:	83 36       	cpi	r24, 0x63	; 99
    14be:	31 f0       	breq	.+12     	; 0x14cc <vfprintf+0x124>
    14c0:	83 37       	cpi	r24, 0x73	; 115
    14c2:	71 f0       	breq	.+28     	; 0x14e0 <vfprintf+0x138>
    14c4:	83 35       	cpi	r24, 0x53	; 83
    14c6:	09 f0       	breq	.+2      	; 0x14ca <vfprintf+0x122>
    14c8:	57 c0       	rjmp	.+174    	; 0x1578 <vfprintf+0x1d0>
    14ca:	21 c0       	rjmp	.+66     	; 0x150e <vfprintf+0x166>
    14cc:	f8 01       	movw	r30, r16
    14ce:	80 81       	ld	r24, Z
    14d0:	89 83       	std	Y+1, r24	; 0x01
    14d2:	0e 5f       	subi	r16, 0xFE	; 254
    14d4:	1f 4f       	sbci	r17, 0xFF	; 255
    14d6:	44 24       	eor	r4, r4
    14d8:	43 94       	inc	r4
    14da:	51 2c       	mov	r5, r1
    14dc:	54 01       	movw	r10, r8
    14de:	14 c0       	rjmp	.+40     	; 0x1508 <vfprintf+0x160>
    14e0:	38 01       	movw	r6, r16
    14e2:	f2 e0       	ldi	r31, 0x02	; 2
    14e4:	6f 0e       	add	r6, r31
    14e6:	71 1c       	adc	r7, r1
    14e8:	f8 01       	movw	r30, r16
    14ea:	a0 80       	ld	r10, Z
    14ec:	b1 80       	ldd	r11, Z+1	; 0x01
    14ee:	26 ff       	sbrs	r18, 6
    14f0:	03 c0       	rjmp	.+6      	; 0x14f8 <vfprintf+0x150>
    14f2:	65 2d       	mov	r22, r5
    14f4:	70 e0       	ldi	r23, 0x00	; 0
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <vfprintf+0x154>
    14f8:	6f ef       	ldi	r22, 0xFF	; 255
    14fa:	7f ef       	ldi	r23, 0xFF	; 255
    14fc:	c5 01       	movw	r24, r10
    14fe:	2c 87       	std	Y+12, r18	; 0x0c
    1500:	6d d1       	rcall	.+730    	; 0x17dc <strnlen>
    1502:	2c 01       	movw	r4, r24
    1504:	83 01       	movw	r16, r6
    1506:	2c 85       	ldd	r18, Y+12	; 0x0c
    1508:	2f 77       	andi	r18, 0x7F	; 127
    150a:	22 2e       	mov	r2, r18
    150c:	16 c0       	rjmp	.+44     	; 0x153a <vfprintf+0x192>
    150e:	38 01       	movw	r6, r16
    1510:	f2 e0       	ldi	r31, 0x02	; 2
    1512:	6f 0e       	add	r6, r31
    1514:	71 1c       	adc	r7, r1
    1516:	f8 01       	movw	r30, r16
    1518:	a0 80       	ld	r10, Z
    151a:	b1 80       	ldd	r11, Z+1	; 0x01
    151c:	26 ff       	sbrs	r18, 6
    151e:	03 c0       	rjmp	.+6      	; 0x1526 <vfprintf+0x17e>
    1520:	65 2d       	mov	r22, r5
    1522:	70 e0       	ldi	r23, 0x00	; 0
    1524:	02 c0       	rjmp	.+4      	; 0x152a <vfprintf+0x182>
    1526:	6f ef       	ldi	r22, 0xFF	; 255
    1528:	7f ef       	ldi	r23, 0xFF	; 255
    152a:	c5 01       	movw	r24, r10
    152c:	2c 87       	std	Y+12, r18	; 0x0c
    152e:	44 d1       	rcall	.+648    	; 0x17b8 <strnlen_P>
    1530:	2c 01       	movw	r4, r24
    1532:	2c 85       	ldd	r18, Y+12	; 0x0c
    1534:	20 68       	ori	r18, 0x80	; 128
    1536:	22 2e       	mov	r2, r18
    1538:	83 01       	movw	r16, r6
    153a:	23 fc       	sbrc	r2, 3
    153c:	19 c0       	rjmp	.+50     	; 0x1570 <vfprintf+0x1c8>
    153e:	83 2d       	mov	r24, r3
    1540:	90 e0       	ldi	r25, 0x00	; 0
    1542:	48 16       	cp	r4, r24
    1544:	59 06       	cpc	r5, r25
    1546:	a0 f4       	brcc	.+40     	; 0x1570 <vfprintf+0x1c8>
    1548:	b7 01       	movw	r22, r14
    154a:	80 e2       	ldi	r24, 0x20	; 32
    154c:	90 e0       	ldi	r25, 0x00	; 0
    154e:	51 d1       	rcall	.+674    	; 0x17f2 <fputc>
    1550:	3a 94       	dec	r3
    1552:	f5 cf       	rjmp	.-22     	; 0x153e <vfprintf+0x196>
    1554:	f5 01       	movw	r30, r10
    1556:	27 fc       	sbrc	r2, 7
    1558:	85 91       	lpm	r24, Z+
    155a:	27 fe       	sbrs	r2, 7
    155c:	81 91       	ld	r24, Z+
    155e:	5f 01       	movw	r10, r30
    1560:	b7 01       	movw	r22, r14
    1562:	90 e0       	ldi	r25, 0x00	; 0
    1564:	46 d1       	rcall	.+652    	; 0x17f2 <fputc>
    1566:	31 10       	cpse	r3, r1
    1568:	3a 94       	dec	r3
    156a:	f1 e0       	ldi	r31, 0x01	; 1
    156c:	4f 1a       	sub	r4, r31
    156e:	51 08       	sbc	r5, r1
    1570:	41 14       	cp	r4, r1
    1572:	51 04       	cpc	r5, r1
    1574:	79 f7       	brne	.-34     	; 0x1554 <vfprintf+0x1ac>
    1576:	de c0       	rjmp	.+444    	; 0x1734 <vfprintf+0x38c>
    1578:	84 36       	cpi	r24, 0x64	; 100
    157a:	11 f0       	breq	.+4      	; 0x1580 <vfprintf+0x1d8>
    157c:	89 36       	cpi	r24, 0x69	; 105
    157e:	31 f5       	brne	.+76     	; 0x15cc <vfprintf+0x224>
    1580:	f8 01       	movw	r30, r16
    1582:	27 ff       	sbrs	r18, 7
    1584:	07 c0       	rjmp	.+14     	; 0x1594 <vfprintf+0x1ec>
    1586:	60 81       	ld	r22, Z
    1588:	71 81       	ldd	r23, Z+1	; 0x01
    158a:	82 81       	ldd	r24, Z+2	; 0x02
    158c:	93 81       	ldd	r25, Z+3	; 0x03
    158e:	0c 5f       	subi	r16, 0xFC	; 252
    1590:	1f 4f       	sbci	r17, 0xFF	; 255
    1592:	08 c0       	rjmp	.+16     	; 0x15a4 <vfprintf+0x1fc>
    1594:	60 81       	ld	r22, Z
    1596:	71 81       	ldd	r23, Z+1	; 0x01
    1598:	88 27       	eor	r24, r24
    159a:	77 fd       	sbrc	r23, 7
    159c:	80 95       	com	r24
    159e:	98 2f       	mov	r25, r24
    15a0:	0e 5f       	subi	r16, 0xFE	; 254
    15a2:	1f 4f       	sbci	r17, 0xFF	; 255
    15a4:	2f 76       	andi	r18, 0x6F	; 111
    15a6:	b2 2e       	mov	r11, r18
    15a8:	97 ff       	sbrs	r25, 7
    15aa:	09 c0       	rjmp	.+18     	; 0x15be <vfprintf+0x216>
    15ac:	90 95       	com	r25
    15ae:	80 95       	com	r24
    15b0:	70 95       	com	r23
    15b2:	61 95       	neg	r22
    15b4:	7f 4f       	sbci	r23, 0xFF	; 255
    15b6:	8f 4f       	sbci	r24, 0xFF	; 255
    15b8:	9f 4f       	sbci	r25, 0xFF	; 255
    15ba:	20 68       	ori	r18, 0x80	; 128
    15bc:	b2 2e       	mov	r11, r18
    15be:	2a e0       	ldi	r18, 0x0A	; 10
    15c0:	30 e0       	ldi	r19, 0x00	; 0
    15c2:	a4 01       	movw	r20, r8
    15c4:	48 d1       	rcall	.+656    	; 0x1856 <__ultoa_invert>
    15c6:	a8 2e       	mov	r10, r24
    15c8:	a8 18       	sub	r10, r8
    15ca:	43 c0       	rjmp	.+134    	; 0x1652 <vfprintf+0x2aa>
    15cc:	85 37       	cpi	r24, 0x75	; 117
    15ce:	29 f4       	brne	.+10     	; 0x15da <vfprintf+0x232>
    15d0:	2f 7e       	andi	r18, 0xEF	; 239
    15d2:	b2 2e       	mov	r11, r18
    15d4:	2a e0       	ldi	r18, 0x0A	; 10
    15d6:	30 e0       	ldi	r19, 0x00	; 0
    15d8:	25 c0       	rjmp	.+74     	; 0x1624 <vfprintf+0x27c>
    15da:	f2 2f       	mov	r31, r18
    15dc:	f9 7f       	andi	r31, 0xF9	; 249
    15de:	bf 2e       	mov	r11, r31
    15e0:	8f 36       	cpi	r24, 0x6F	; 111
    15e2:	c1 f0       	breq	.+48     	; 0x1614 <vfprintf+0x26c>
    15e4:	18 f4       	brcc	.+6      	; 0x15ec <vfprintf+0x244>
    15e6:	88 35       	cpi	r24, 0x58	; 88
    15e8:	79 f0       	breq	.+30     	; 0x1608 <vfprintf+0x260>
    15ea:	ad c0       	rjmp	.+346    	; 0x1746 <vfprintf+0x39e>
    15ec:	80 37       	cpi	r24, 0x70	; 112
    15ee:	19 f0       	breq	.+6      	; 0x15f6 <vfprintf+0x24e>
    15f0:	88 37       	cpi	r24, 0x78	; 120
    15f2:	21 f0       	breq	.+8      	; 0x15fc <vfprintf+0x254>
    15f4:	a8 c0       	rjmp	.+336    	; 0x1746 <vfprintf+0x39e>
    15f6:	2f 2f       	mov	r18, r31
    15f8:	20 61       	ori	r18, 0x10	; 16
    15fa:	b2 2e       	mov	r11, r18
    15fc:	b4 fe       	sbrs	r11, 4
    15fe:	0d c0       	rjmp	.+26     	; 0x161a <vfprintf+0x272>
    1600:	8b 2d       	mov	r24, r11
    1602:	84 60       	ori	r24, 0x04	; 4
    1604:	b8 2e       	mov	r11, r24
    1606:	09 c0       	rjmp	.+18     	; 0x161a <vfprintf+0x272>
    1608:	24 ff       	sbrs	r18, 4
    160a:	0a c0       	rjmp	.+20     	; 0x1620 <vfprintf+0x278>
    160c:	9f 2f       	mov	r25, r31
    160e:	96 60       	ori	r25, 0x06	; 6
    1610:	b9 2e       	mov	r11, r25
    1612:	06 c0       	rjmp	.+12     	; 0x1620 <vfprintf+0x278>
    1614:	28 e0       	ldi	r18, 0x08	; 8
    1616:	30 e0       	ldi	r19, 0x00	; 0
    1618:	05 c0       	rjmp	.+10     	; 0x1624 <vfprintf+0x27c>
    161a:	20 e1       	ldi	r18, 0x10	; 16
    161c:	30 e0       	ldi	r19, 0x00	; 0
    161e:	02 c0       	rjmp	.+4      	; 0x1624 <vfprintf+0x27c>
    1620:	20 e1       	ldi	r18, 0x10	; 16
    1622:	32 e0       	ldi	r19, 0x02	; 2
    1624:	f8 01       	movw	r30, r16
    1626:	b7 fe       	sbrs	r11, 7
    1628:	07 c0       	rjmp	.+14     	; 0x1638 <vfprintf+0x290>
    162a:	60 81       	ld	r22, Z
    162c:	71 81       	ldd	r23, Z+1	; 0x01
    162e:	82 81       	ldd	r24, Z+2	; 0x02
    1630:	93 81       	ldd	r25, Z+3	; 0x03
    1632:	0c 5f       	subi	r16, 0xFC	; 252
    1634:	1f 4f       	sbci	r17, 0xFF	; 255
    1636:	06 c0       	rjmp	.+12     	; 0x1644 <vfprintf+0x29c>
    1638:	60 81       	ld	r22, Z
    163a:	71 81       	ldd	r23, Z+1	; 0x01
    163c:	80 e0       	ldi	r24, 0x00	; 0
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	0e 5f       	subi	r16, 0xFE	; 254
    1642:	1f 4f       	sbci	r17, 0xFF	; 255
    1644:	a4 01       	movw	r20, r8
    1646:	07 d1       	rcall	.+526    	; 0x1856 <__ultoa_invert>
    1648:	a8 2e       	mov	r10, r24
    164a:	a8 18       	sub	r10, r8
    164c:	fb 2d       	mov	r31, r11
    164e:	ff 77       	andi	r31, 0x7F	; 127
    1650:	bf 2e       	mov	r11, r31
    1652:	b6 fe       	sbrs	r11, 6
    1654:	0b c0       	rjmp	.+22     	; 0x166c <vfprintf+0x2c4>
    1656:	2b 2d       	mov	r18, r11
    1658:	2e 7f       	andi	r18, 0xFE	; 254
    165a:	a5 14       	cp	r10, r5
    165c:	50 f4       	brcc	.+20     	; 0x1672 <vfprintf+0x2ca>
    165e:	b4 fe       	sbrs	r11, 4
    1660:	0a c0       	rjmp	.+20     	; 0x1676 <vfprintf+0x2ce>
    1662:	b2 fc       	sbrc	r11, 2
    1664:	08 c0       	rjmp	.+16     	; 0x1676 <vfprintf+0x2ce>
    1666:	2b 2d       	mov	r18, r11
    1668:	2e 7e       	andi	r18, 0xEE	; 238
    166a:	05 c0       	rjmp	.+10     	; 0x1676 <vfprintf+0x2ce>
    166c:	7a 2c       	mov	r7, r10
    166e:	2b 2d       	mov	r18, r11
    1670:	03 c0       	rjmp	.+6      	; 0x1678 <vfprintf+0x2d0>
    1672:	7a 2c       	mov	r7, r10
    1674:	01 c0       	rjmp	.+2      	; 0x1678 <vfprintf+0x2d0>
    1676:	75 2c       	mov	r7, r5
    1678:	24 ff       	sbrs	r18, 4
    167a:	0d c0       	rjmp	.+26     	; 0x1696 <vfprintf+0x2ee>
    167c:	fe 01       	movw	r30, r28
    167e:	ea 0d       	add	r30, r10
    1680:	f1 1d       	adc	r31, r1
    1682:	80 81       	ld	r24, Z
    1684:	80 33       	cpi	r24, 0x30	; 48
    1686:	11 f4       	brne	.+4      	; 0x168c <vfprintf+0x2e4>
    1688:	29 7e       	andi	r18, 0xE9	; 233
    168a:	09 c0       	rjmp	.+18     	; 0x169e <vfprintf+0x2f6>
    168c:	22 ff       	sbrs	r18, 2
    168e:	06 c0       	rjmp	.+12     	; 0x169c <vfprintf+0x2f4>
    1690:	73 94       	inc	r7
    1692:	73 94       	inc	r7
    1694:	04 c0       	rjmp	.+8      	; 0x169e <vfprintf+0x2f6>
    1696:	82 2f       	mov	r24, r18
    1698:	86 78       	andi	r24, 0x86	; 134
    169a:	09 f0       	breq	.+2      	; 0x169e <vfprintf+0x2f6>
    169c:	73 94       	inc	r7
    169e:	23 fd       	sbrc	r18, 3
    16a0:	12 c0       	rjmp	.+36     	; 0x16c6 <vfprintf+0x31e>
    16a2:	20 ff       	sbrs	r18, 0
    16a4:	06 c0       	rjmp	.+12     	; 0x16b2 <vfprintf+0x30a>
    16a6:	5a 2c       	mov	r5, r10
    16a8:	73 14       	cp	r7, r3
    16aa:	18 f4       	brcc	.+6      	; 0x16b2 <vfprintf+0x30a>
    16ac:	53 0c       	add	r5, r3
    16ae:	57 18       	sub	r5, r7
    16b0:	73 2c       	mov	r7, r3
    16b2:	73 14       	cp	r7, r3
    16b4:	60 f4       	brcc	.+24     	; 0x16ce <vfprintf+0x326>
    16b6:	b7 01       	movw	r22, r14
    16b8:	80 e2       	ldi	r24, 0x20	; 32
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	2c 87       	std	Y+12, r18	; 0x0c
    16be:	99 d0       	rcall	.+306    	; 0x17f2 <fputc>
    16c0:	73 94       	inc	r7
    16c2:	2c 85       	ldd	r18, Y+12	; 0x0c
    16c4:	f6 cf       	rjmp	.-20     	; 0x16b2 <vfprintf+0x30a>
    16c6:	73 14       	cp	r7, r3
    16c8:	10 f4       	brcc	.+4      	; 0x16ce <vfprintf+0x326>
    16ca:	37 18       	sub	r3, r7
    16cc:	01 c0       	rjmp	.+2      	; 0x16d0 <vfprintf+0x328>
    16ce:	31 2c       	mov	r3, r1
    16d0:	24 ff       	sbrs	r18, 4
    16d2:	11 c0       	rjmp	.+34     	; 0x16f6 <vfprintf+0x34e>
    16d4:	b7 01       	movw	r22, r14
    16d6:	80 e3       	ldi	r24, 0x30	; 48
    16d8:	90 e0       	ldi	r25, 0x00	; 0
    16da:	2c 87       	std	Y+12, r18	; 0x0c
    16dc:	8a d0       	rcall	.+276    	; 0x17f2 <fputc>
    16de:	2c 85       	ldd	r18, Y+12	; 0x0c
    16e0:	22 ff       	sbrs	r18, 2
    16e2:	16 c0       	rjmp	.+44     	; 0x1710 <vfprintf+0x368>
    16e4:	21 ff       	sbrs	r18, 1
    16e6:	03 c0       	rjmp	.+6      	; 0x16ee <vfprintf+0x346>
    16e8:	88 e5       	ldi	r24, 0x58	; 88
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	02 c0       	rjmp	.+4      	; 0x16f2 <vfprintf+0x34a>
    16ee:	88 e7       	ldi	r24, 0x78	; 120
    16f0:	90 e0       	ldi	r25, 0x00	; 0
    16f2:	b7 01       	movw	r22, r14
    16f4:	0c c0       	rjmp	.+24     	; 0x170e <vfprintf+0x366>
    16f6:	82 2f       	mov	r24, r18
    16f8:	86 78       	andi	r24, 0x86	; 134
    16fa:	51 f0       	breq	.+20     	; 0x1710 <vfprintf+0x368>
    16fc:	21 fd       	sbrc	r18, 1
    16fe:	02 c0       	rjmp	.+4      	; 0x1704 <vfprintf+0x35c>
    1700:	80 e2       	ldi	r24, 0x20	; 32
    1702:	01 c0       	rjmp	.+2      	; 0x1706 <vfprintf+0x35e>
    1704:	8b e2       	ldi	r24, 0x2B	; 43
    1706:	27 fd       	sbrc	r18, 7
    1708:	8d e2       	ldi	r24, 0x2D	; 45
    170a:	b7 01       	movw	r22, r14
    170c:	90 e0       	ldi	r25, 0x00	; 0
    170e:	71 d0       	rcall	.+226    	; 0x17f2 <fputc>
    1710:	a5 14       	cp	r10, r5
    1712:	30 f4       	brcc	.+12     	; 0x1720 <vfprintf+0x378>
    1714:	b7 01       	movw	r22, r14
    1716:	80 e3       	ldi	r24, 0x30	; 48
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	6b d0       	rcall	.+214    	; 0x17f2 <fputc>
    171c:	5a 94       	dec	r5
    171e:	f8 cf       	rjmp	.-16     	; 0x1710 <vfprintf+0x368>
    1720:	aa 94       	dec	r10
    1722:	f4 01       	movw	r30, r8
    1724:	ea 0d       	add	r30, r10
    1726:	f1 1d       	adc	r31, r1
    1728:	80 81       	ld	r24, Z
    172a:	b7 01       	movw	r22, r14
    172c:	90 e0       	ldi	r25, 0x00	; 0
    172e:	61 d0       	rcall	.+194    	; 0x17f2 <fputc>
    1730:	a1 10       	cpse	r10, r1
    1732:	f6 cf       	rjmp	.-20     	; 0x1720 <vfprintf+0x378>
    1734:	33 20       	and	r3, r3
    1736:	09 f4       	brne	.+2      	; 0x173a <vfprintf+0x392>
    1738:	5d ce       	rjmp	.-838    	; 0x13f4 <vfprintf+0x4c>
    173a:	b7 01       	movw	r22, r14
    173c:	80 e2       	ldi	r24, 0x20	; 32
    173e:	90 e0       	ldi	r25, 0x00	; 0
    1740:	58 d0       	rcall	.+176    	; 0x17f2 <fputc>
    1742:	3a 94       	dec	r3
    1744:	f7 cf       	rjmp	.-18     	; 0x1734 <vfprintf+0x38c>
    1746:	f7 01       	movw	r30, r14
    1748:	86 81       	ldd	r24, Z+6	; 0x06
    174a:	97 81       	ldd	r25, Z+7	; 0x07
    174c:	02 c0       	rjmp	.+4      	; 0x1752 <vfprintf+0x3aa>
    174e:	8f ef       	ldi	r24, 0xFF	; 255
    1750:	9f ef       	ldi	r25, 0xFF	; 255
    1752:	2c 96       	adiw	r28, 0x0c	; 12
    1754:	0f b6       	in	r0, 0x3f	; 63
    1756:	f8 94       	cli
    1758:	de bf       	out	0x3e, r29	; 62
    175a:	0f be       	out	0x3f, r0	; 63
    175c:	cd bf       	out	0x3d, r28	; 61
    175e:	df 91       	pop	r29
    1760:	cf 91       	pop	r28
    1762:	1f 91       	pop	r17
    1764:	0f 91       	pop	r16
    1766:	ff 90       	pop	r15
    1768:	ef 90       	pop	r14
    176a:	df 90       	pop	r13
    176c:	cf 90       	pop	r12
    176e:	bf 90       	pop	r11
    1770:	af 90       	pop	r10
    1772:	9f 90       	pop	r9
    1774:	8f 90       	pop	r8
    1776:	7f 90       	pop	r7
    1778:	6f 90       	pop	r6
    177a:	5f 90       	pop	r5
    177c:	4f 90       	pop	r4
    177e:	3f 90       	pop	r3
    1780:	2f 90       	pop	r2
    1782:	08 95       	ret

00001784 <calloc>:
    1784:	0f 93       	push	r16
    1786:	1f 93       	push	r17
    1788:	cf 93       	push	r28
    178a:	df 93       	push	r29
    178c:	86 9f       	mul	r24, r22
    178e:	80 01       	movw	r16, r0
    1790:	87 9f       	mul	r24, r23
    1792:	10 0d       	add	r17, r0
    1794:	96 9f       	mul	r25, r22
    1796:	10 0d       	add	r17, r0
    1798:	11 24       	eor	r1, r1
    179a:	c8 01       	movw	r24, r16
    179c:	83 dc       	rcall	.-1786   	; 0x10a4 <malloc>
    179e:	ec 01       	movw	r28, r24
    17a0:	00 97       	sbiw	r24, 0x00	; 0
    17a2:	21 f0       	breq	.+8      	; 0x17ac <calloc+0x28>
    17a4:	a8 01       	movw	r20, r16
    17a6:	60 e0       	ldi	r22, 0x00	; 0
    17a8:	70 e0       	ldi	r23, 0x00	; 0
    17aa:	11 d0       	rcall	.+34     	; 0x17ce <memset>
    17ac:	ce 01       	movw	r24, r28
    17ae:	df 91       	pop	r29
    17b0:	cf 91       	pop	r28
    17b2:	1f 91       	pop	r17
    17b4:	0f 91       	pop	r16
    17b6:	08 95       	ret

000017b8 <strnlen_P>:
    17b8:	fc 01       	movw	r30, r24
    17ba:	05 90       	lpm	r0, Z+
    17bc:	61 50       	subi	r22, 0x01	; 1
    17be:	70 40       	sbci	r23, 0x00	; 0
    17c0:	01 10       	cpse	r0, r1
    17c2:	d8 f7       	brcc	.-10     	; 0x17ba <strnlen_P+0x2>
    17c4:	80 95       	com	r24
    17c6:	90 95       	com	r25
    17c8:	8e 0f       	add	r24, r30
    17ca:	9f 1f       	adc	r25, r31
    17cc:	08 95       	ret

000017ce <memset>:
    17ce:	dc 01       	movw	r26, r24
    17d0:	01 c0       	rjmp	.+2      	; 0x17d4 <memset+0x6>
    17d2:	6d 93       	st	X+, r22
    17d4:	41 50       	subi	r20, 0x01	; 1
    17d6:	50 40       	sbci	r21, 0x00	; 0
    17d8:	e0 f7       	brcc	.-8      	; 0x17d2 <memset+0x4>
    17da:	08 95       	ret

000017dc <strnlen>:
    17dc:	fc 01       	movw	r30, r24
    17de:	61 50       	subi	r22, 0x01	; 1
    17e0:	70 40       	sbci	r23, 0x00	; 0
    17e2:	01 90       	ld	r0, Z+
    17e4:	01 10       	cpse	r0, r1
    17e6:	d8 f7       	brcc	.-10     	; 0x17de <strnlen+0x2>
    17e8:	80 95       	com	r24
    17ea:	90 95       	com	r25
    17ec:	8e 0f       	add	r24, r30
    17ee:	9f 1f       	adc	r25, r31
    17f0:	08 95       	ret

000017f2 <fputc>:
    17f2:	0f 93       	push	r16
    17f4:	1f 93       	push	r17
    17f6:	cf 93       	push	r28
    17f8:	df 93       	push	r29
    17fa:	18 2f       	mov	r17, r24
    17fc:	09 2f       	mov	r16, r25
    17fe:	eb 01       	movw	r28, r22
    1800:	8b 81       	ldd	r24, Y+3	; 0x03
    1802:	81 fd       	sbrc	r24, 1
    1804:	03 c0       	rjmp	.+6      	; 0x180c <fputc+0x1a>
    1806:	8f ef       	ldi	r24, 0xFF	; 255
    1808:	9f ef       	ldi	r25, 0xFF	; 255
    180a:	20 c0       	rjmp	.+64     	; 0x184c <fputc+0x5a>
    180c:	82 ff       	sbrs	r24, 2
    180e:	10 c0       	rjmp	.+32     	; 0x1830 <fputc+0x3e>
    1810:	4e 81       	ldd	r20, Y+6	; 0x06
    1812:	5f 81       	ldd	r21, Y+7	; 0x07
    1814:	2c 81       	ldd	r18, Y+4	; 0x04
    1816:	3d 81       	ldd	r19, Y+5	; 0x05
    1818:	42 17       	cp	r20, r18
    181a:	53 07       	cpc	r21, r19
    181c:	7c f4       	brge	.+30     	; 0x183c <fputc+0x4a>
    181e:	e8 81       	ld	r30, Y
    1820:	f9 81       	ldd	r31, Y+1	; 0x01
    1822:	9f 01       	movw	r18, r30
    1824:	2f 5f       	subi	r18, 0xFF	; 255
    1826:	3f 4f       	sbci	r19, 0xFF	; 255
    1828:	39 83       	std	Y+1, r19	; 0x01
    182a:	28 83       	st	Y, r18
    182c:	10 83       	st	Z, r17
    182e:	06 c0       	rjmp	.+12     	; 0x183c <fputc+0x4a>
    1830:	e8 85       	ldd	r30, Y+8	; 0x08
    1832:	f9 85       	ldd	r31, Y+9	; 0x09
    1834:	81 2f       	mov	r24, r17
    1836:	19 95       	eicall
    1838:	89 2b       	or	r24, r25
    183a:	29 f7       	brne	.-54     	; 0x1806 <fputc+0x14>
    183c:	2e 81       	ldd	r18, Y+6	; 0x06
    183e:	3f 81       	ldd	r19, Y+7	; 0x07
    1840:	2f 5f       	subi	r18, 0xFF	; 255
    1842:	3f 4f       	sbci	r19, 0xFF	; 255
    1844:	3f 83       	std	Y+7, r19	; 0x07
    1846:	2e 83       	std	Y+6, r18	; 0x06
    1848:	81 2f       	mov	r24, r17
    184a:	90 2f       	mov	r25, r16
    184c:	df 91       	pop	r29
    184e:	cf 91       	pop	r28
    1850:	1f 91       	pop	r17
    1852:	0f 91       	pop	r16
    1854:	08 95       	ret

00001856 <__ultoa_invert>:
    1856:	fa 01       	movw	r30, r20
    1858:	aa 27       	eor	r26, r26
    185a:	28 30       	cpi	r18, 0x08	; 8
    185c:	51 f1       	breq	.+84     	; 0x18b2 <__ultoa_invert+0x5c>
    185e:	20 31       	cpi	r18, 0x10	; 16
    1860:	81 f1       	breq	.+96     	; 0x18c2 <__ultoa_invert+0x6c>
    1862:	e8 94       	clt
    1864:	6f 93       	push	r22
    1866:	6e 7f       	andi	r22, 0xFE	; 254
    1868:	6e 5f       	subi	r22, 0xFE	; 254
    186a:	7f 4f       	sbci	r23, 0xFF	; 255
    186c:	8f 4f       	sbci	r24, 0xFF	; 255
    186e:	9f 4f       	sbci	r25, 0xFF	; 255
    1870:	af 4f       	sbci	r26, 0xFF	; 255
    1872:	b1 e0       	ldi	r27, 0x01	; 1
    1874:	3e d0       	rcall	.+124    	; 0x18f2 <__ultoa_invert+0x9c>
    1876:	b4 e0       	ldi	r27, 0x04	; 4
    1878:	3c d0       	rcall	.+120    	; 0x18f2 <__ultoa_invert+0x9c>
    187a:	67 0f       	add	r22, r23
    187c:	78 1f       	adc	r23, r24
    187e:	89 1f       	adc	r24, r25
    1880:	9a 1f       	adc	r25, r26
    1882:	a1 1d       	adc	r26, r1
    1884:	68 0f       	add	r22, r24
    1886:	79 1f       	adc	r23, r25
    1888:	8a 1f       	adc	r24, r26
    188a:	91 1d       	adc	r25, r1
    188c:	a1 1d       	adc	r26, r1
    188e:	6a 0f       	add	r22, r26
    1890:	71 1d       	adc	r23, r1
    1892:	81 1d       	adc	r24, r1
    1894:	91 1d       	adc	r25, r1
    1896:	a1 1d       	adc	r26, r1
    1898:	20 d0       	rcall	.+64     	; 0x18da <__ultoa_invert+0x84>
    189a:	09 f4       	brne	.+2      	; 0x189e <__ultoa_invert+0x48>
    189c:	68 94       	set
    189e:	3f 91       	pop	r19
    18a0:	2a e0       	ldi	r18, 0x0A	; 10
    18a2:	26 9f       	mul	r18, r22
    18a4:	11 24       	eor	r1, r1
    18a6:	30 19       	sub	r19, r0
    18a8:	30 5d       	subi	r19, 0xD0	; 208
    18aa:	31 93       	st	Z+, r19
    18ac:	de f6       	brtc	.-74     	; 0x1864 <__ultoa_invert+0xe>
    18ae:	cf 01       	movw	r24, r30
    18b0:	08 95       	ret
    18b2:	46 2f       	mov	r20, r22
    18b4:	47 70       	andi	r20, 0x07	; 7
    18b6:	40 5d       	subi	r20, 0xD0	; 208
    18b8:	41 93       	st	Z+, r20
    18ba:	b3 e0       	ldi	r27, 0x03	; 3
    18bc:	0f d0       	rcall	.+30     	; 0x18dc <__ultoa_invert+0x86>
    18be:	c9 f7       	brne	.-14     	; 0x18b2 <__ultoa_invert+0x5c>
    18c0:	f6 cf       	rjmp	.-20     	; 0x18ae <__ultoa_invert+0x58>
    18c2:	46 2f       	mov	r20, r22
    18c4:	4f 70       	andi	r20, 0x0F	; 15
    18c6:	40 5d       	subi	r20, 0xD0	; 208
    18c8:	4a 33       	cpi	r20, 0x3A	; 58
    18ca:	18 f0       	brcs	.+6      	; 0x18d2 <__ultoa_invert+0x7c>
    18cc:	49 5d       	subi	r20, 0xD9	; 217
    18ce:	31 fd       	sbrc	r19, 1
    18d0:	40 52       	subi	r20, 0x20	; 32
    18d2:	41 93       	st	Z+, r20
    18d4:	02 d0       	rcall	.+4      	; 0x18da <__ultoa_invert+0x84>
    18d6:	a9 f7       	brne	.-22     	; 0x18c2 <__ultoa_invert+0x6c>
    18d8:	ea cf       	rjmp	.-44     	; 0x18ae <__ultoa_invert+0x58>
    18da:	b4 e0       	ldi	r27, 0x04	; 4
    18dc:	a6 95       	lsr	r26
    18de:	97 95       	ror	r25
    18e0:	87 95       	ror	r24
    18e2:	77 95       	ror	r23
    18e4:	67 95       	ror	r22
    18e6:	ba 95       	dec	r27
    18e8:	c9 f7       	brne	.-14     	; 0x18dc <__ultoa_invert+0x86>
    18ea:	00 97       	sbiw	r24, 0x00	; 0
    18ec:	61 05       	cpc	r22, r1
    18ee:	71 05       	cpc	r23, r1
    18f0:	08 95       	ret
    18f2:	9b 01       	movw	r18, r22
    18f4:	ac 01       	movw	r20, r24
    18f6:	0a 2e       	mov	r0, r26
    18f8:	06 94       	lsr	r0
    18fa:	57 95       	ror	r21
    18fc:	47 95       	ror	r20
    18fe:	37 95       	ror	r19
    1900:	27 95       	ror	r18
    1902:	ba 95       	dec	r27
    1904:	c9 f7       	brne	.-14     	; 0x18f8 <__ultoa_invert+0xa2>
    1906:	62 0f       	add	r22, r18
    1908:	73 1f       	adc	r23, r19
    190a:	84 1f       	adc	r24, r20
    190c:	95 1f       	adc	r25, r21
    190e:	a0 1d       	adc	r26, r0
    1910:	08 95       	ret

00001912 <_exit>:
    1912:	f8 94       	cli

00001914 <__stop_program>:
    1914:	ff cf       	rjmp	.-2      	; 0x1914 <__stop_program>
