Branch Behavior of a Commercial OLTP Workload on Intel IA32 Processors, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.242, September 16-18, 2002
Alper Buyuktosunoglu , Tejas Karkhanis , David H. Albonesi , Pradip Bose, Energy efficient co-adaptive instruction fetch and issue, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859636]
Calder, B., Grunwald, D., and Zorn, B. 1994. Quantifying behavioral differences between C and C++ programs. Journal of Programming Languages 2, 4, 313--351.
Desmet, V., Sazeides, Y., Kourouyiannis, C., and De Bosschere, K. 2005. Correct alignment of a return-address-stack after call and return mispredictions. In Workshop on Duplicating, Deconstructing and Debunking. 25--33.
Karel Driesen , Urs Hölzle, The cascaded predictor: economical and adaptive branch target prediction, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.249-258, November 1998, Dallas, Texas, USA
Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, Proceedings of the 25th annual international symposium on Computer architecture, p.122-131, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279376]
Gwennap, L. 1996. Digital 21264 sets new standard. Microprocessor Report 10, 14 (Oct.), 1--6.
S. Hily , A. Seznec, Branch Prediction and Simultaneous Multithreading, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.169, October 20-23, 1996
Erik Jacobsen , Eric Rotenberg , J. E. Smith, Assigning confidence to conditional branch predictions, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.142-152, December 02-04, 1996, Paris, France
Daniel A. Jimenez, Piecewise Linear Branch Prediction, Proceedings of the 32nd annual international symposium on Computer Architecture, p.382-393, June 04-08, 2005[doi>10.1109/ISCA.2005.40]
Stephan Jourdan , Tse-Hao Hsing , Jared Stark , Yale N. Patt, The Effects of Mispredicted-Path Execution on Branch Prediction Structures, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.58, October 20-23, 1996
David R. Kaeli , Philip G. Emma, Branch history table prediction of moving target branches due to subroutine returns, Proceedings of the 18th annual international symposium on Computer architecture, p.34-42, May 27-30, 1991, Toronto, Ontario, Canada[doi>10.1145/115952.115957]
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Kun Luo , Manoj Franklin , Shubhendu S. Mukherjee , André Seznec, Boosting SMT Performance by Speculation Control, Proceedings of the 15th International Parallel & Distributed Processing Symposium, p.2, April 23-27, 2001
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
McGregor, J., Karig, D., Shi, Z., and Lee, R. 2003. A processor architecture defense against buffer overflow attacks. In Proceedings of the International Conference on Information Technology: Research and Education. 243--250.
Cameron McNairy , Don Soltis, Itanium 2 Processor Microarchitecture, IEEE Micro, v.23 n.2, p.44-55, March 2003[doi>10.1109/MM.2003.1196114]
Andre Seznec, Analysis of the O-GEometric History Length Branch Predictor, Proceedings of the 32nd annual international symposium on Computer Architecture, p.394-405, June 04-08, 2005[doi>10.1109/ISCA.2005.13]
André Seznec , Stephen Felix , Venkata Krishnan , Yiannakis Sazeides, Design tradeoffs for the Alpha EV8 conditional branch predictor, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Seznec, A. and Michaud, P. 2006. A case for (partially) TAgged GEometric history length branch prediction. Journal of Instruction-Level Parallelism 8, 1 (Feb.), 1--23.
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Kevin Skadron , Pritpal S. Ahuja , Margaret Martonosi , Douglas W. Clark, Improving prediction for procedure returns with return-address-stack repair mechanisms, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.259-271, November 1998, Dallas, Texas, USA
Song, P. 1997. UltraSPARC-3 aims at MP servers. Microprocessor Report.
Dean M. Tullsen , Susan J. Eggers , Joel S. Emer , Henry M. Levy , Jack L. Lo , Rebecca L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, Proceedings of the 23rd annual international symposium on Computer architecture, p.191-202, May 22-24, 1996, Philadelphia, Pennsylvania, USA[doi>10.1145/232973.232993]
Webb, C. F. 1988. Subroutine call/return stack. IBM Tech. Disc. Bulletin 30, 11 (Apr.), 221--225.
Xu, J., Kalbarczyk, Z., Patel, S., and Iyer, R. 2002. Architecture support for defending against buffer overflow attacks. In Proceedings of the 5th Workshop on Evaluating and Architecting System Dependability.
Dong Ye , David Kaeli, A reliable return address stack: microarchitectural features to defeat stack smashing, ACM SIGARCH Computer Architecture News, v.33 n.1, March 2005[doi>10.1145/1055626.1055637]
