<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › microblaze › pci › xilinx_pci.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>xilinx_pci.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PCI support for Xilinx plbv46_pci soft-core which can be used on</span>
<span class="cm"> * Xilinx Virtex ML410 / ML510 boards.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009 Roderick Colenbrander</span>
<span class="cm"> * Copyright 2009 Secret Lab Technologies Ltd.</span>
<span class="cm"> *</span>
<span class="cm"> * The pci bridge fixup code was copied from ppc4xx_pci.c and was written</span>
<span class="cm"> * by Benjamin Herrenschmidt.</span>
<span class="cm"> * Copyright 2007 Ben. Herrenschmidt &lt;benh@kernel.crashing.org&gt;, IBM Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public License</span>
<span class="cm"> * version 2. This program is licensed &quot;as is&quot; without any warranty of any</span>
<span class="cm"> * kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define XPLB_PCI_ADDR 0x10c</span>
<span class="cp">#define XPLB_PCI_DATA 0x110</span>
<span class="cp">#define XPLB_PCI_BUS  0x114</span>

<span class="cp">#define PCI_HOST_ENABLE_CMD (PCI_COMMAND_SERR | PCI_COMMAND_PARITY | \</span>
<span class="cp">				PCI_COMMAND_MASTER | PCI_COMMAND_MEMORY)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">xilinx_pci_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;xlnx,plbv46-pci-1.03.a&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * xilinx_pci_fixup_bridge - Block Xilinx PHB configuration.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xilinx_pci_fixup_bridge</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">devfn</span> <span class="o">||</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">self</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">hose</span> <span class="o">=</span> <span class="n">pci_bus_to_host</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">of_match_node</span><span class="p">(</span><span class="n">xilinx_pci_match</span><span class="p">,</span> <span class="n">hose</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Hide the PCI host BARs from the kernel as their content doesn&#39;t</span>
<span class="cm">	 * fit well in the resource management</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DEVICE_COUNT_RESOURCE</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">start</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">end</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">resource</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Hiding Xilinx plb-pci host bridge resources %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">pci_name</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">DECLARE_PCI_FIXUP_HEADER</span><span class="p">(</span><span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">PCI_ANY_ID</span><span class="p">,</span> <span class="n">xilinx_pci_fixup_bridge</span><span class="p">);</span>

<span class="cp">#ifdef DEBUG</span>
<span class="cm">/**</span>
<span class="cm"> * xilinx_pci_exclude_device - Don&#39;t do config access for non-root bus</span>
<span class="cm"> *</span>
<span class="cm"> * This is a hack.  Config access to any bus other than bus 0 does not</span>
<span class="cm"> * currently work on the ML510 so we prevent it here.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">xilinx_pci_exclude_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">,</span> <span class="n">u_char</span> <span class="n">bus</span><span class="p">,</span> <span class="n">u8</span> <span class="n">devfn</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">bus</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xilinx_early_pci_scan - List pci config space for available devices</span>
<span class="cm"> *</span>
<span class="cm"> * List pci devices in very early phase.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">xilinx_early_pci_scan</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">bus</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* Currently we have only 2 device connected - up-to 32 devices */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">dev</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">dev</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">dev</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* List only first function number - up-to 8 functions */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">func</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">func</span> <span class="o">&lt;</span> <span class="mi">1</span><span class="p">;</span> <span class="n">func</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%02x:%02x:%02x&quot;</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="n">func</span><span class="p">);</span>
			<span class="cm">/* read the first 64 standardized bytes */</span>
			<span class="cm">/* Up-to 192 bytes can be list of capabilities */</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">offset</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">offset</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">early_read_config_dword</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">bus</span><span class="p">,</span>
					<span class="n">PCI_DEVFN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">func</span><span class="p">),</span> <span class="n">offset</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">offset</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">val</span> <span class="o">==</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">ABSENT&quot;</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mh">0x10</span><span class="p">))</span>
					<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">%04x:    &quot;</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>

				<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CONT</span> <span class="s">&quot;%08x  &quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">xilinx_early_pci_scan</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/**</span>
<span class="cm"> * xilinx_pci_init - Find and register a Xilinx PCI host bridge</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">xilinx_pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_controller</span> <span class="o">*</span><span class="n">hose</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci_reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">pci_node</span><span class="p">;</span>

	<span class="n">pci_node</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">xilinx_pci_match</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pci_node</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">pci_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">r</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;xilinx-pci: cannot resolve base address</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hose</span> <span class="o">=</span> <span class="n">pcibios_alloc_controller</span><span class="p">(</span><span class="n">pci_node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hose</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;xilinx-pci: pcibios_alloc_controller() failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup config space */</span>
	<span class="n">setup_indirect_pci</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">r</span><span class="p">.</span><span class="n">start</span> <span class="o">+</span> <span class="n">XPLB_PCI_ADDR</span><span class="p">,</span>
			   <span class="n">r</span><span class="p">.</span><span class="n">start</span> <span class="o">+</span> <span class="n">XPLB_PCI_DATA</span><span class="p">,</span>
			   <span class="n">INDIRECT_TYPE_SET_CFG_TYPE</span><span class="p">);</span>

	<span class="cm">/* According to the xilinx plbv46_pci documentation the soft-core starts</span>
<span class="cm">	 * a self-init when the bus master enable bit is set. Without this bit</span>
<span class="cm">	 * set the pci bus can&#39;t be scanned.</span>
<span class="cm">	 */</span>
	<span class="n">early_write_config_word</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_COMMAND</span><span class="p">,</span> <span class="n">PCI_HOST_ENABLE_CMD</span><span class="p">);</span>

	<span class="cm">/* Set the max latency timer to 255 */</span>
	<span class="n">early_write_config_byte</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>

	<span class="cm">/* Set the max bus number to 255, and bus/subbus no&#39;s to 0 */</span>
	<span class="n">pci_reg</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">pci_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">pci_reg</span> <span class="o">+</span> <span class="n">XPLB_PCI_BUS</span><span class="p">,</span> <span class="mh">0x000000ff</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">pci_reg</span><span class="p">);</span>

	<span class="cm">/* Register the host bridge with the linux kernel! */</span>
	<span class="n">pci_process_bridge_OF_ranges</span><span class="p">(</span><span class="n">hose</span><span class="p">,</span> <span class="n">pci_node</span><span class="p">,</span>
					<span class="n">INDIRECT_TYPE_SET_CFG_TYPE</span><span class="p">);</span>

	<span class="n">pr_info</span><span class="p">(</span><span class="s">&quot;xilinx-pci: Registered PCI host bridge</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">xilinx_early_pci_scan</span><span class="p">(</span><span class="n">hose</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
