// Seed: 3917570513
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input id_7,
    output id_8,
    input id_9
);
  always id_4 <= !~id_3;
  logic id_10;
  assign id_5 = id_2;
  type_16 id_11 (
      id_0,
      1 / 1
  );
endmodule
`define pp_10 0
