{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736627785831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736627785832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 12 03:36:25 2025 " "Processing started: Sun Jan 12 03:36:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736627785832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627785832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_UART -c TOP_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627785832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736627786411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736627786411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverseinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverseinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverseinput-rtl " "Found design unit 1: reverseinput-rtl" {  } { { "../reverseinput.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverseinput.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794487 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverseinput " "Found entity 1: reverseinput" {  } { { "../reverseinput.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverseinput.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX-RTL " "Found design unit 1: UART_TX-RTL" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_TX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794491 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_RX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794495 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "../UART_RX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/top_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/top_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_UART-rtl " "Found design unit 1: TOP_UART-rtl" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794499 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_UART " "Found entity 1: TOP_UART" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror5_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror5_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror5_32bit-behavior " "Found design unit 1: ror5_32bit-behavior" {  } { { "../ror5_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror5_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794502 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror5_32bit " "Found entity 1: ror5_32bit" {  } { { "../ror5_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror5_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror3_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/ror3_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror3_32bit-behavior " "Found design unit 1: ror3_32bit-behavior" {  } { { "../ror3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror3_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794505 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror3_32bit " "Found entity 1: ror3_32bit" {  } { { "../ror3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/ror3_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol11_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol11_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol11_32bit-behavior " "Found design unit 1: rol11_32bit-behavior" {  } { { "../rol11_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol11_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794509 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol11_32bit " "Found entity 1: rol11_32bit" {  } { { "../rol11_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol11_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol9_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol9_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol9_32bit-behavior " "Found design unit 1: rol9_32bit-behavior" {  } { { "../rol9_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol9_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794512 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol9_32bit " "Found entity 1: rol9_32bit" {  } { { "../rol9_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol9_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol6_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol6_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol6_32bit-behavior " "Found design unit 1: rol6_32bit-behavior" {  } { { "../rol6_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol6_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794515 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol6_32bit " "Found entity 1: rol6_32bit" {  } { { "../rol6_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol6_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol3_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol3_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol3_32bit-behavior " "Found design unit 1: rol3_32bit-behavior" {  } { { "../rol3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol3_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794518 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol3_32bit " "Found entity 1: rol3_32bit" {  } { { "../rol3_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol3_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol2_32bit-behavior " "Found design unit 1: rol2_32bit-behavior" {  } { { "../rol2_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol2_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794521 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol2_32bit " "Found entity 1: rol2_32bit" {  } { { "../rol2_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol2_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/rol1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol1_32bit-behavior " "Found design unit 1: rol1_32bit-behavior" {  } { { "../rol1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol1_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794524 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol1_32bit " "Found entity 1: rol1_32bit" {  } { { "../rol1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/rol1_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverse_32bit_for_lea_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/reverse_32bit_for_lea_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reverse_32bit_for_LEA_input-rtl " "Found design unit 1: reverse_32bit_for_LEA_input-rtl" {  } { { "../reverse_32bit_for_LEA_input.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverse_32bit_for_LEA_input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794527 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_32bit_for_LEA_input " "Found entity 1: reverse_32bit_for_LEA_input" {  } { { "../reverse_32bit_for_LEA_input.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/reverse_32bit_for_LEA_input.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_128bit-behavior " "Found design unit 1: register_128bit-behavior" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794530 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_128bit " "Found entity 1: register_128bit" {  } { { "../register_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_128bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/register_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32bit-behavior " "Found design unit 1: register_32bit-behavior" {  } { { "../register_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794547 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32bit " "Found entity 1: register_32bit" {  } { { "../register_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/register_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_128bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_128bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_128bit-rtl " "Found design unit 1: mux2to1_128bit-rtl" {  } { { "../mux2to1_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_128bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794551 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_128bit " "Found entity 1: mux2to1_128bit" {  } { { "../mux2to1_128bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_128bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/mux2to1_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_32bit-rtl " "Found design unit 1: mux2to1_32bit-rtl" {  } { { "../mux2to1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794554 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32bit " "Found entity 1: mux2to1_32bit" {  } { { "../mux2to1_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/mux2to1_32bit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/modular_addition_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/modular_addition_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modular_addition_32bit-rtl " "Found design unit 1: modular_addition_32bit-rtl" {  } { { "../modular_addition_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/modular_addition_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794557 ""} { "Info" "ISGN_ENTITY_NAME" "1 modular_addition_32bit " "Found entity 1: modular_addition_32bit" {  } { { "../modular_addition_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/modular_addition_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/lea_encrypt_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/lea_encrypt_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lea_encrypt_fsm-behavior " "Found design unit 1: lea_encrypt_fsm-behavior" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794559 ""} { "Info" "ISGN_ENTITY_NAME" "1 lea_encrypt_fsm " "Found entity 1: lea_encrypt_fsm" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cypher_block_tb-bench " "Found design unit 1: cypher_block_tb-bench" {  } { { "../cypher_block_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794562 ""} { "Info" "ISGN_ENTITY_NAME" "1 cypher_block_tb " "Found entity 1: cypher_block_tb" {  } { { "../cypher_block_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cypher_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cypher_block-rtl " "Found design unit 1: cypher_block-rtl" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794566 ""} { "Info" "ISGN_ENTITY_NAME" "1 cypher_block " "Found entity 1: cypher_block" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/counter_24_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/counter_24_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_24_32bit-rtl " "Found design unit 1: counter_24_32bit-rtl" {  } { { "../counter_24_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/counter_24_32bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794569 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_24_32bit " "Found entity 1: counter_24_32bit" {  } { { "../counter_24_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/counter_24_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB_tb-bench " "Found design unit 1: CFB_tb-bench" {  } { { "../CFB_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794577 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB_tb " "Found entity 1: CFB_tb" {  } { { "../CFB_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/cfb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CFB-rtl " "Found design unit 1: CFB-rtl" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794582 ""} { "Info" "ISGN_ENTITY_NAME" "1 CFB " "Found entity 1: CFB" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/teknikelektro/sistemdigital/priv_tubes_sisdig/src/bitwise_xor_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /teknikelektro/sistemdigital/priv_tubes_sisdig/src/bitwise_xor_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwise_xor_32bit-behavior " "Found design unit 1: bitwise_xor_32bit-behavior" {  } { { "../bitwise_xor_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/bitwise_xor_32bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794587 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitwise_xor_32bit " "Found entity 1: bitwise_xor_32bit" {  } { { "../bitwise_xor_32bit.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/bitwise_xor_32bit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736627794587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_UART " "Elaborating entity \"TOP_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736627794652 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_DV TOP_UART.vhd(27) " "Verilog HDL or VHDL warning at TOP_UART.vhd(27): object \"s_RX_DV\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736627794653 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_RX_Byte TOP_UART.vhd(29) " "Verilog HDL or VHDL warning at TOP_UART.vhd(29): object \"s_RX_Byte\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736627794654 "|TOP_UART"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_TX_Active TOP_UART.vhd(50) " "Verilog HDL or VHDL warning at TOP_UART.vhd(50): object \"s_TX_Active\" assigned a value but never read" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736627794654 "|TOP_UART"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_reset TOP_UART.vhd(227) " "VHDL Process Statement warning at TOP_UART.vhd(227): signal \"s_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../TOP_UART.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1736627794663 "|TOP_UART"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_RX_inst " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_RX_inst\"" {  } { { "../TOP_UART.vhd" "UART_RX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_TX_inst " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_TX_inst\"" {  } { { "../TOP_UART.vhd" "UART_TX_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_TX_Done UART_TX.vhd(34) " "Verilog HDL or VHDL warning at UART_TX.vhd(34): object \"r_TX_Done\" assigned a value but never read" {  } { { "../UART_TX.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/UART_TX.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736627794770 "|TOP_UART|UART_TX:UART_TX_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CFB CFB:CFB_inst " "Elaborating entity \"CFB\" for hierarchy \"CFB:CFB_inst\"" {  } { { "../TOP_UART.vhd" "CFB_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794812 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "STOP_LEA CFB.vhd(50) " "VHDL Signal Declaration warning at CFB.vhd(50): used explicit default value for signal \"STOP_LEA\" because signal was never assigned a value" {  } { { "../CFB.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 50 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736627794833 "|TOP_UART|CFB:CFB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_128bit CFB:CFB_inst\|register_128bit:Key " "Elaborating entity \"register_128bit\" for hierarchy \"CFB:CFB_inst\|register_128bit:Key\"" {  } { { "../CFB.vhd" "Key" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_128bit CFB:CFB_inst\|mux2to1_128bit:IVMUX " "Elaborating entity \"mux2to1_128bit\" for hierarchy \"CFB:CFB_inst\|mux2to1_128bit:IVMUX\"" {  } { { "../CFB.vhd" "IVMUX" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cypher_block CFB:CFB_inst\|cypher_block:cypher_block_inst " "Elaborating entity \"cypher_block\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\"" {  } { { "../CFB.vhd" "cypher_block_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/CFB.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794844 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_0 cypher_block.vhd(141) " "VHDL Signal Declaration warning at cypher_block.vhd(141): used explicit default value for signal \"delta_0\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736627794850 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_1 cypher_block.vhd(142) " "VHDL Signal Declaration warning at cypher_block.vhd(142): used explicit default value for signal \"delta_1\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736627794850 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_2 cypher_block.vhd(143) " "VHDL Signal Declaration warning at cypher_block.vhd(143): used explicit default value for signal \"delta_2\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 143 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736627794850 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "delta_3 cypher_block.vhd(144) " "VHDL Signal Declaration warning at cypher_block.vhd(144): used explicit default value for signal \"delta_3\" because signal was never assigned a value" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 144 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1736627794850 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count_not_used_signal cypher_block.vhd(239) " "Verilog HDL or VHDL warning at cypher_block.vhd(239): object \"count_not_used_signal\" assigned a value but never read" {  } { { "../cypher_block.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736627794850 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_32bit_for_LEA_input CFB:CFB_inst\|cypher_block:cypher_block_inst\|reverse_32bit_for_LEA_input:K_0 " "Elaborating entity \"reverse_32bit_for_LEA_input\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|reverse_32bit_for_LEA_input:K_0\"" {  } { { "../cypher_block.vhd" "K_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lea_encrypt_fsm CFB:CFB_inst\|cypher_block:cypher_block_inst\|lea_encrypt_fsm:CONTROL_CIRCUIT " "Elaborating entity \"lea_encrypt_fsm\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|lea_encrypt_fsm:CONTROL_CIRCUIT\"" {  } { { "../cypher_block.vhd" "CONTROL_CIRCUIT" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794867 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "P_MUX lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"P_MUX\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794868 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "K_MUX lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"K_MUX\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794868 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C_MUX lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"C_MUX\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794868 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "En_Reg_All lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"En_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "En_Counter lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"En_Counter\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Res_Counter lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"Res_Counter\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Res_Reg_All lea_encrypt_fsm.vhd(61) " "VHDL Process Statement warning at lea_encrypt_fsm.vhd(61): inferring latch(es) for signal or variable \"Res_Reg_All\", which holds its previous value in one or more paths through the process" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res_Reg_All lea_encrypt_fsm.vhd(61) " "Inferred latch for \"Res_Reg_All\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res_Counter lea_encrypt_fsm.vhd(61) " "Inferred latch for \"Res_Counter\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En_Counter lea_encrypt_fsm.vhd(61) " "Inferred latch for \"En_Counter\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "En_Reg_All lea_encrypt_fsm.vhd(61) " "Inferred latch for \"En_Reg_All\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C_MUX lea_encrypt_fsm.vhd(61) " "Inferred latch for \"C_MUX\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "K_MUX lea_encrypt_fsm.vhd(61) " "Inferred latch for \"K_MUX\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "P_MUX lea_encrypt_fsm.vhd(61) " "Inferred latch for \"P_MUX\" at lea_encrypt_fsm.vhd(61)" {  } { { "../lea_encrypt_fsm.vhd" "" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/lea_encrypt_fsm.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627794869 "|TOP_UART|CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_24_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|counter_24_32bit:counter_24_32bit_inst " "Elaborating entity \"counter_24_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|counter_24_32bit:counter_24_32bit_inst\"" {  } { { "../cypher_block.vhd" "counter_24_32bit_inst" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|register_32bit:REG_C0 " "Elaborating entity \"register_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|register_32bit:REG_C0\"" {  } { { "../cypher_block.vhd" "REG_C0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|mux2to1_32bit:C_MUX0 " "Elaborating entity \"mux2to1_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|mux2to1_32bit:C_MUX0\"" {  } { { "../cypher_block.vhd" "C_MUX0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol1_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol1_32bit:ROL1_CMUX_0 " "Elaborating entity \"rol1_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol1_32bit:ROL1_CMUX_0\"" {  } { { "../cypher_block.vhd" "ROL1_CMUX_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol2_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol2_32bit:ROL2_T2 " "Elaborating entity \"rol2_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol2_32bit:ROL2_T2\"" {  } { { "../cypher_block.vhd" "ROL2_T2" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol3_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol3_32bit:ROL3_T3 " "Elaborating entity \"rol3_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol3_32bit:ROL3_T3\"" {  } { { "../cypher_block.vhd" "ROL3_T3" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modular_addition_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|modular_addition_32bit:MOD_ADDITION_T0 " "Elaborating entity \"modular_addition_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|modular_addition_32bit:MOD_ADDITION_T0\"" {  } { { "../cypher_block.vhd" "MOD_ADDITION_T0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol6_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol6_32bit:ROL6_MOD_ADDITION_T2 " "Elaborating entity \"rol6_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol6_32bit:ROL6_MOD_ADDITION_T2\"" {  } { { "../cypher_block.vhd" "ROL6_MOD_ADDITION_T2" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol11_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol11_32bit:ROL11_MOD_ADDITION_T3 " "Elaborating entity \"rol11_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol11_32bit:ROL11_MOD_ADDITION_T3\"" {  } { { "../cypher_block.vhd" "ROL11_MOD_ADDITION_T3" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwise_xor_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|bitwise_xor_32bit:XOR_X0_RK_0 " "Elaborating entity \"bitwise_xor_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|bitwise_xor_32bit:XOR_X0_RK_0\"" {  } { { "../cypher_block.vhd" "XOR_X0_RK_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol9_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol9_32bit:ROL9_TO_PMUX_0 " "Elaborating entity \"rol9_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|rol9_32bit:ROL9_TO_PMUX_0\"" {  } { { "../cypher_block.vhd" "ROL9_TO_PMUX_0" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror5_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror5_32bit:ROR5_TO_PMUX_1 " "Elaborating entity \"ror5_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror5_32bit:ROR5_TO_PMUX_1\"" {  } { { "../cypher_block.vhd" "ROR5_TO_PMUX_1" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror3_32bit CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror3_32bit:ROR3_TO_PMUX_2 " "Elaborating entity \"ror3_32bit\" for hierarchy \"CFB:CFB_inst\|cypher_block:cypher_block_inst\|ror3_32bit:ROR3_TO_PMUX_2\"" {  } { { "../cypher_block.vhd" "ROR3_TO_PMUX_2" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/cypher_block.vhd" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverseinput reverseinput:RX_BLOCK_REVERSE " "Elaborating entity \"reverseinput\" for hierarchy \"reverseinput:RX_BLOCK_REVERSE\"" {  } { { "../TOP_UART.vhd" "RX_BLOCK_REVERSE" { Text "D:/teknikelektro/SistemDigital/Priv_TUBES_SISDIG/src/TOP_UART.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627794936 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736627796580 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736627797450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736627797450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1993 " "Implemented 1993 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736627797616 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736627797616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1985 " "Implemented 1985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736627797616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736627797616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736627797644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 12 03:36:37 2025 " "Processing ended: Sun Jan 12 03:36:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736627797644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736627797644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736627797644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736627797644 ""}
