INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 06:29:13 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 oehb0/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb2/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 0.915ns (20.039%)  route 3.651ns (79.961%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1411, unset)         0.537     0.537    oehb0/clk
                         FDCE                                         r  oehb0/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  oehb0/data_reg_reg[0]/Q
                         net (fo=13, unplaced)        0.466     1.178    oehb0/Q[0]
                         LUT4 (Prop_lut4_I1_O)        0.123     1.301 f  oehb0/data_reg[3]_i_3/O
                         net (fo=1, unplaced)         0.270     1.571    tehb2/data_reg_reg[3]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     1.614 f  tehb2/data_reg[3]_i_2__2/O
                         net (fo=4, unplaced)         0.294     1.908    cmpi2/addi14_dataOutArray_0[1]
                         LUT3 (Prop_lut3_I1_O)        0.051     1.959 r  cmpi2/Memory_reg[2][0]_srl3_i_3/O
                         net (fo=1, unplaced)         0.000     1.959    cmpi2/Memory_reg[2][0]_srl3_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.265     2.224 f  cmpi2/Memory_reg[2][0]_srl3_i_1/CO[3]
                         net (fo=11, unplaced)        0.674     2.898    tehb2/dataOutArray[0][0]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.941 f  tehb2/data_reg[0]_i_2__0/O
                         net (fo=5, unplaced)         0.298     3.239    control_merge5/oehb1/data_reg_reg[0]_5
                         LUT6 (Prop_lut6_I4_O)        0.043     3.282 r  control_merge5/oehb1/Memory_reg[2][0]_srl3_i_1/O
                         net (fo=14, unplaced)        0.321     3.603    control_merge5/fork_C1/generateBlocks[1].regblock/data_reg_reg[2]_0
                         LUT5 (Prop_lut5_I3_O)        0.043     3.646 r  control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_i_3__7/O
                         net (fo=3, unplaced)         0.288     3.934    fork13/generateBlocks[0].regblock/reg_value_reg_5
                         LUT4 (Prop_lut4_I2_O)        0.043     3.977 r  fork13/generateBlocks[0].regblock/reg_value_i_2__17/O
                         net (fo=3, unplaced)         0.425     4.402    fork13/generateBlocks[0].regblock/reg_value_i_2__17_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.445 r  fork13/generateBlocks[0].regblock/reg_value_i_3/O
                         net (fo=9, unplaced)         0.311     4.756    fork3/generateBlocks[4].regblock/reg_value_reg_2
                         LUT6 (Prop_lut6_I3_O)        0.043     4.799 r  fork3/generateBlocks[4].regblock/data_reg[5]_i_1__10/O
                         net (fo=6, unplaced)         0.304     5.103    tehb2/E[0]
                         FDCE                                         r  tehb2/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1411, unset)         0.510     6.510    tehb2/clk
                         FDCE                                         r  tehb2/data_reg_reg[0]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     6.230    tehb2/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.230    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  1.127    




report_timing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.289 ; gain = 325.090 ; free physical = 204911 ; free virtual = 247767
