<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/x86/include/x86_uart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_9e461ebd9532e8d73200c614b68c26fe.html">x86</a></li><li class="navelem"><a class="el" href="dir_e491a0e905f992d3363c11966e61a552.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">x86_uart.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="x86__uart_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2014  Ren√© Kijewski  &lt;rene.kijewski@fu-berlin.de&gt;</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This library is free software; you can redistribute it and/or</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * modify it under the terms of the GNU Lesser General Public</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * License as published by the Free Software Foundation; either</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * version 2.1 of the License, or (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This library is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Lesser General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU Lesser General Public</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * License along with this library; if not, write to the Free Software</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef CPU__X86__UART__H__</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define CPU__X86__UART__H__</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__pic_8h.html">x86_pic.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="stdio_8h.html">stdio.h</a>&gt;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="stdlib_8h.html">stdlib.h</a>&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;unistd.h&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="keywordtype">void</span> <a class="code" href="x86__uart_8h.html#a6b1859c8c289711c347845761a997cbf">x86_early_init_uart</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keywordtype">void</span> <a class="code" href="x86__uart_8h.html#a1c8a80ab65d4e420e12328aa70e1cd7a">x86_init_uart</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<a class="code" href="cpu_2atmega__common_2include_2sys_2types_8h.html#af02a2e09430a9ed80bedb598467ce8d1">ssize_t</a> <a class="code" href="x86__uart_8h.html#a626b37823b47fb19849a3f84dab8c753">x86_uart_write</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *buf, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<a class="code" href="cpu_2atmega__common_2include_2sys_2types_8h.html#af02a2e09430a9ed80bedb598467ce8d1">ssize_t</a> <a class="code" href="x86__uart_8h.html#a02869187e43b157cb5cd27f69f9af106">x86_uart_read</a>(<span class="keywordtype">char</span> *buf, <span class="keywordtype">size_t</span> <a class="code" href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a8982f081d8608e775b0739cde65373d5">   78</a></span>&#160;<span class="preprocessor">#define COM1_PORT (0x03F8)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a88373c3e34a242356333ec08389eae54">   79</a></span>&#160;<span class="preprocessor">#define COM2_PORT (0x02F8)</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a7925c6aeb208ee101019bd2fab72bbdd">   80</a></span>&#160;<span class="preprocessor">#define COM3_PORT (0x03E8)</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6a073ab3980be7e830e801e76df9a1d0">   81</a></span>&#160;<span class="preprocessor">#define COM4_PORT (0x02E8)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3685c78b9bd6dd0fa3861807e24a4e1b">   83</a></span>&#160;<span class="preprocessor">#define COM1_IRQ (PIC_NUM_RS232_1_3)</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab02d84052a299a0c207a8ea4c1a5636d">   84</a></span>&#160;<span class="preprocessor">#define COM2_IRQ (PIC_NUM_RS232_2_4)</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#abc1c37f87d21b68b2422581980df451e">   85</a></span>&#160;<span class="preprocessor">#define COM3_IRQ (PIC_NUM_RS232_1_3)</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a85ab22225c413ca85987282bcfa2aa12">   86</a></span>&#160;<span class="preprocessor">#define COM4_IRQ (PIC_NUM_RS232_2_4)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">/* 115200 baud */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ae7bc0e5eca2e9899e6f5941d72cd43dc">   89</a></span>&#160;<span class="preprocessor">#define BAUD_LL (0x01)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a2790ba272dce0d8c1c033d3ed7f52c67">   90</a></span>&#160;<span class="preprocessor">#define BAUD_HL (0x00)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251c">   92</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251c">uart_port_offs_t</a> {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">/*          DLAB RW */</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cad481a610bd2db6b97d40ddcd9abbd04a">   94</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cad481a610bd2db6b97d40ddcd9abbd04a">THR</a> = 0, <span class="comment">/*   0   W  Transmitter Holding Buffer */</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7ddac28db8b43ff987ad92ba8fd41316">   95</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7ddac28db8b43ff987ad92ba8fd41316">RBR</a> = 0, <span class="comment">/*   0  R   Receiver Buffer */</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5c5afc4143e21b9aea12d6971f40e3fb">   96</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5c5afc4143e21b9aea12d6971f40e3fb">DLL</a> = 0, <span class="comment">/*   1  RW  Divisor Latch Low Byte */</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">   97</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a> = 1, <span class="comment">/*   0  RW  Interrupt Enable Register */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca1205e7ea02469844c4e412722ea962db">   98</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca1205e7ea02469844c4e412722ea962db">DLH</a> = 1, <span class="comment">/*   1  RW  Divisor Latch High Byte */</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cabfd7826b9f1b726ce8d381892a2edfcc">   99</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cabfd7826b9f1b726ce8d381892a2edfcc">IIR</a> = 2, <span class="comment">/*   -  R   Interrupt Identification Register */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018">  100</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018">FCR</a> = 2, <span class="comment">/*   -  RW  FIFO Control Register */</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cafc1f71df845b9b130a1c6200f27c53de">  101</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cafc1f71df845b9b130a1c6200f27c53de">LCR</a> = 3, <span class="comment">/*   -  RW  Line Control Register */</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">  102</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a> = 4, <span class="comment">/*   -  RW  Modem Control Register */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca298da67ff8599a09829a91ad0ad3069b">  103</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca298da67ff8599a09829a91ad0ad3069b">LSR</a> = 5, <span class="comment">/*   -  R   Line Status Register */</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">  104</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">MSR</a> = 6, <span class="comment">/*   -  R   Modem Status Register */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">  105</a></span>&#160;    <a class="code" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>  = 7, <span class="comment">/*   -  RW  Scratch Register */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;};</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8">  108</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8">ier_t</a> {</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a63d7e522e18b81b61c6c3b1478da0c10">  109</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a63d7e522e18b81b61c6c3b1478da0c10">IER_RECV</a>  = 1 &lt;&lt; 0, <span class="comment">/* Enable Received Data Available Interrupt */</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8ad483b8d8bcf719ca7156c9fa50a4297c">  110</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8ad483b8d8bcf719ca7156c9fa50a4297c">IER_SEND</a>  = 1 &lt;&lt; 1, <span class="comment">/* Enable Transmitter Holding Register Empty Interrupt */</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a7a440fcfd12c36e60469fc8fec28e958">  111</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a7a440fcfd12c36e60469fc8fec28e958">IER_LS</a>    = 1 &lt;&lt; 2, <span class="comment">/* Enable Receiver Line Status Interrupt */</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a72aa66eb6253c20c7fad9db87ce5f114">  112</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a72aa66eb6253c20c7fad9db87ce5f114">IER_MS</a>    = 1 &lt;&lt; 3, <span class="comment">/* Enable Modem Status Interrupt */</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a2c446311c078a6feb38ad47d1af8bc1f">  113</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a2c446311c078a6feb38ad47d1af8bc1f">IER_SLEEP</a> = 1 &lt;&lt; 4, <span class="comment">/* Enables Sleep Mode (16750) */</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8adb9eac52d721a2295caa91ced99d4dff">  114</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8adb9eac52d721a2295caa91ced99d4dff">IER_LPM</a>   = 1 &lt;&lt; 5, <span class="comment">/* Enables Low Power Mode (16750) */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;};</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9a">  117</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9a">fcr_t</a> {</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa7b1cdfd01e22f33c84b56ca5317b6c30">  118</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa7b1cdfd01e22f33c84b56ca5317b6c30">FCR_ENABLE</a>     = 1 &lt;&lt; 0, <span class="comment">/* Enable FIFOs */</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa27bd78f4a96452ff0146c340bd03cb1f">  119</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa27bd78f4a96452ff0146c340bd03cb1f">FCR_CLR_RECV</a>   = 1 &lt;&lt; 1, <span class="comment">/* Clear Receive FIFO */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa23a4654392cebe4788d2839dc85689a6">  120</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa23a4654392cebe4788d2839dc85689a6">FCR_CLR_SEND</a>   = 1 &lt;&lt; 2, <span class="comment">/* Clear Transmit FIFO */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa4d7d64c14f74975a1cb7e56f96a018ef">  121</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa4d7d64c14f74975a1cb7e56f96a018ef">FCR_MDA</a>        = 1 &lt;&lt; 3, <span class="comment">/* DMA Mode Select */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aacddea39b49bb1637916f5101419c7d9b">  122</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aacddea39b49bb1637916f5101419c7d9b">FCR_64BYTE</a>     = 1 &lt;&lt; 5, <span class="comment">/* Enable 64 Byte FIFO (16750) */</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aae74971283fa17381251f0df6e92c2296">  124</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aae74971283fa17381251f0df6e92c2296">FCR_TRIGGER_1</a>  = 0 &lt;&lt; 6, <span class="comment">/* 1 byte */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa4e7ac743b7cc6653cf29c4dfc256ceba">  125</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa4e7ac743b7cc6653cf29c4dfc256ceba">FCR_TRIGGER_16</a> = 1 &lt;&lt; 6, <span class="comment">/* 16 bytes */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aaf39b53848c7f9fd5f094a7bccb962c85">  126</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aaf39b53848c7f9fd5f094a7bccb962c85">FCR_TRIGGER_32</a> = 2 &lt;&lt; 6, <span class="comment">/* 32 bytes */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa3d8c98d8e1bc2588e469e1f5134b017f">  127</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa3d8c98d8e1bc2588e469e1f5134b017f">FCR_TRIGGER_56</a> = 3 &lt;&lt; 6, <span class="comment">/* 56 bytes */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;};</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4ba">  130</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4ba">lcr_t</a> {</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa958dcc748102e6f82104607d13469abd">  131</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa958dcc748102e6f82104607d13469abd">LCR_WORD_BITS_5</a> = (0) &lt;&lt; 0, <span class="comment">/* Word length: 5 bits */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8bbc33a8b64e8ccb28c1efcded29bd23">  132</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8bbc33a8b64e8ccb28c1efcded29bd23">LCR_WORD_BITS_6</a> = (1) &lt;&lt; 0, <span class="comment">/* Word length: 6 bits */</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa56fd555798264faff7e3a68aba3ae429">  133</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa56fd555798264faff7e3a68aba3ae429">LCR_WORD_BITS_7</a> = (2) &lt;&lt; 0, <span class="comment">/* Word length: 7 bits */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8bb1a1a9c2d19286c6af77d20d292b10">  134</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8bb1a1a9c2d19286c6af77d20d292b10">LCR_WORD_BITS_8</a> = (3) &lt;&lt; 0, <span class="comment">/* Word length: 8 bits */</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa996e2eb0fc821744fdef4a83f77b0d0e">  136</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa996e2eb0fc821744fdef4a83f77b0d0e">LCR_STOP_BITS_1</a> = (0) &lt;&lt; 2, <span class="comment">/* Stop bits: 1 */</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae7251d9100f7d9e360dfa9fd3cdbc307">  137</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae7251d9100f7d9e360dfa9fd3cdbc307">LCR_STOP_BITS_2</a> = (1) &lt;&lt; 2, <span class="comment">/* Stop bits: 1.5 or 2 */</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baaf7319908c8e4b1424e13e04f033eeabc">  139</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baaf7319908c8e4b1424e13e04f033eeabc">LCR_PAR_NONE</a>    = (0) &lt;&lt; 3, <span class="comment">/* no parity */</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baaaa832abf775cc9ef05215e0b0658395f">  140</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baaaa832abf775cc9ef05215e0b0658395f">LCR_PAR_ODD</a>     = (1) &lt;&lt; 3, <span class="comment">/* odd parity */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae050f484e6228578e57f12d98883ec41">  141</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae050f484e6228578e57f12d98883ec41">LCR_PAR_EVEN</a>    = (3) &lt;&lt; 3, <span class="comment">/* even parity */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa1625da6bd60148ffad8d1fb89ef75dd0">  142</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa1625da6bd60148ffad8d1fb89ef75dd0">LCR_PAR_MARK</a>    = (5) &lt;&lt; 3, <span class="comment">/* mark (?) */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae3e9ebe134b3eb42715c71cce6b8fd07">  143</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae3e9ebe134b3eb42715c71cce6b8fd07">LCR_PAR_SPACE</a>   = (7) &lt;&lt; 3, <span class="comment">/* space (?) */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa16766a4a895b97a7c45162793a600a32">  145</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa16766a4a895b97a7c45162793a600a32">LCR_SET_BREAK</a>   = (1) &lt;&lt; 6, <span class="comment">/* set break enabled */</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8c920057f980f60d86524f767e92c58e">  147</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8c920057f980f60d86524f767e92c58e">LCR_DLAB</a>        = (1) &lt;&lt; 7, <span class="comment">/* divisor latch access bit */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;};</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9">  150</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9">mcr_t</a> {</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9acbf338d8c679d1c3436d55bc49def8ba">  151</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9acbf338d8c679d1c3436d55bc49def8ba">MCR_DSR</a>      = 1 &lt;&lt; 0, <span class="comment">/* Data Terminal Ready */</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a99288e91282b727d5b1a66332751e4d6">  152</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a99288e91282b727d5b1a66332751e4d6">MCR_RTS</a>      = 1 &lt;&lt; 1, <span class="comment">/* Request To Send */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a48aa63b874bf5a500c949f30e5fc3a34">  153</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a48aa63b874bf5a500c949f30e5fc3a34">MCR_AUX1</a>     = 1 &lt;&lt; 2, <span class="comment">/* Auxiliary Output 1 */</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6ca333865034f5fa19e873388c3b00a3">  154</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6ca333865034f5fa19e873388c3b00a3">MCR_AUX2</a>     = 1 &lt;&lt; 3, <span class="comment">/* Auxiliary Output 2 */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a292f993affc7342a45939449b699b601">  155</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a292f993affc7342a45939449b699b601">MCR_LOOPBACK</a> = 1 &lt;&lt; 4, <span class="comment">/* Loopback Mode */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6075b3b6ffccf6f1ce542c2da5acc7cd">  156</a></span>&#160;    <a class="code" href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6075b3b6ffccf6f1ce542c2da5acc7cd">MCR_AUTOFLOW</a> = 1 &lt;&lt; 5, <span class="comment">/* Autoflow Control Enabled (16750) */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;};</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62">  159</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62">iir_t</a> {</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a25b2f9e70f0761463c85e17e33af61d7">  160</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a25b2f9e70f0761463c85e17e33af61d7">IIR_IPF</a>          = 1 &lt;&lt; 0, <span class="comment">/* interrupt pending flag */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a338ed48d506f687d5a8189481b36ea5e">  162</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a338ed48d506f687d5a8189481b36ea5e">IIR_INT_MASK</a>     = 3 &lt;&lt; 1,</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62af05e0dc6eeae341479d33bd232fcf718">  163</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62af05e0dc6eeae341479d33bd232fcf718">IIR_INT_MS</a>       = 0 &lt;&lt; 1, <span class="comment">/* modem status interrupt (reset: read MSR) */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62acc0cac06e350e2fa0dc02f791bc47722">  164</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62acc0cac06e350e2fa0dc02f791bc47722">IIR_INT_TH</a>       = 1 &lt;&lt; 1, <span class="comment">/* THR empty interrupt (reset: read IIR or write to THR) */</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a926461e0b4ffbb6c8feb858f29ed573f">  165</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a926461e0b4ffbb6c8feb858f29ed573f">IIR_INT_BR</a>       = 2 &lt;&lt; 1, <span class="comment">/* recv data available interrupt (reset: read RBR) */</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62aa93dbd2a9bd103f07a6f8c92adb4e05d">  166</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62aa93dbd2a9bd103f07a6f8c92adb4e05d">IIR_INT_LS</a>       = 3 &lt;&lt; 1, <span class="comment">/* line status changed (reset: read LSR) */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62af23384431ea5b73140becf29a32dc535">  167</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62af23384431ea5b73140becf29a32dc535">IIR_INT_TO</a>       = 6 &lt;&lt; 1, <span class="comment">/* timeout interrupt pending (reset: read RBR) */</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a672e946caad9f23ca7e1229624cfb8b5">  169</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a672e946caad9f23ca7e1229624cfb8b5">IIR_FIFO64</a>       = 1 &lt;&lt; 5, <span class="comment">/* 64 byte FIFO enabled */</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a4122a8a089a8a92d6384649ef2b872b0">  171</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a4122a8a089a8a92d6384649ef2b872b0">IIR_FIFO_MASK</a>    = 3 &lt;&lt; 6,</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a4e9a7c161f13b5fe3d0920a86614471b">  172</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a4e9a7c161f13b5fe3d0920a86614471b">IIR_FIFO_NONE</a>    = 0 &lt;&lt; 6, <span class="comment">/* no FIFO available */</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a74c1367045abe6784b7338fa51eedd2d">  173</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a74c1367045abe6784b7338fa51eedd2d">IIR_FIFO_RES</a>     = 1 &lt;&lt; 6, <span class="comment">/* reserved condition */</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a51feaad32da1af7765c4c9e8040c6e96">  174</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a51feaad32da1af7765c4c9e8040c6e96">IIR_FIFO_MAL</a>     = 2 &lt;&lt; 6, <span class="comment">/* FIFO enabled, not working */</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62aea6ec7fca487658b443fc61ea35f6c5b">  175</a></span>&#160;    <a class="code" href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62aea6ec7fca487658b443fc61ea35f6c5b">IIR_FIFO_ENABLED</a> = 3 &lt;&lt; 6, <span class="comment">/* FIFO enabled */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;};</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aa27bd78f4a96452ff0146c340bd03cb1f"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa27bd78f4a96452ff0146c340bd03cb1f">FCR_CLR_RECV</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00119">x86_uart.h:119</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8ad483b8d8bcf719ca7156c9fa50a4297c"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8ad483b8d8bcf719ca7156c9fa50a4297c">IER_SEND</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00110">x86_uart.h:110</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aa4e7ac743b7cc6653cf29c4dfc256ceba"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa4e7ac743b7cc6653cf29c4dfc256ceba">FCR_TRIGGER_16</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00125">x86_uart.h:125</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a926461e0b4ffbb6c8feb858f29ed573f"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a926461e0b4ffbb6c8feb858f29ed573f">IIR_INT_BR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00165">x86_uart.h:165</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8">ier_t</a></div><div class="ttdeci">ier_t</div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00108">x86_uart.h:108</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9a99288e91282b727d5b1a66332751e4d6"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a99288e91282b727d5b1a66332751e4d6">MCR_RTS</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00152">x86_uart.h:152</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cab11810deb50e765a9fc2189cc8dedee0">MSR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00104">x86_uart.h:104</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62acc0cac06e350e2fa0dc02f791bc47722"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62acc0cac06e350e2fa0dc02f791bc47722">IIR_INT_TH</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00164">x86_uart.h:164</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aa3d8c98d8e1bc2588e469e1f5134b017f"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa3d8c98d8e1bc2588e469e1f5134b017f">FCR_TRIGGER_56</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00127">x86_uart.h:127</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa8c920057f980f60d86524f767e92c58e"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8c920057f980f60d86524f767e92c58e">LCR_DLAB</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00147">x86_uart.h:147</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aa7b1cdfd01e22f33c84b56ca5317b6c30"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa7b1cdfd01e22f33c84b56ca5317b6c30">FCR_ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00118">x86_uart.h:118</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9a48aa63b874bf5a500c949f30e5fc3a34"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a48aa63b874bf5a500c949f30e5fc3a34">MCR_AUX1</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00153">x86_uart.h:153</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a4e9a7c161f13b5fe3d0920a86614471b"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a4e9a7c161f13b5fe3d0920a86614471b">IIR_FIFO_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00172">x86_uart.h:172</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9acbf338d8c679d1c3436d55bc49def8ba"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9acbf338d8c679d1c3436d55bc49def8ba">MCR_DSR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00151">x86_uart.h:151</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6ca333865034f5fa19e873388c3b00a3"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6ca333865034f5fa19e873388c3b00a3">MCR_AUX2</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00154">x86_uart.h:154</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aa23a4654392cebe4788d2839dc85689a6"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa23a4654392cebe4788d2839dc85689a6">FCR_CLR_SEND</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00120">x86_uart.h:120</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baaf7319908c8e4b1424e13e04f033eeabc"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baaf7319908c8e4b1424e13e04f033eeabc">LCR_PAR_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00139">x86_uart.h:139</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca5c5afc4143e21b9aea12d6971f40e3fb"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5c5afc4143e21b9aea12d6971f40e3fb">DLL</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00096">x86_uart.h:96</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b1859c8c289711c347845761a997cbf"><div class="ttname"><a href="x86__uart_8h.html#a6b1859c8c289711c347845761a997cbf">x86_early_init_uart</a></div><div class="ttdeci">void x86_early_init_uart(void)</div><div class="ttdoc">Early initialization of the UART system, before there are interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8c_source.html#l00041">x86_uart.c:41</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a02869187e43b157cb5cd27f69f9af106"><div class="ttname"><a href="x86__uart_8h.html#a02869187e43b157cb5cd27f69f9af106">x86_uart_read</a></div><div class="ttdeci">ssize_t x86_uart_read(char *buf, size_t len)</div><div class="ttdoc">Read in characters to the UART. </div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8c_source.html#l00083">x86_uart.c:83</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a25b2f9e70f0761463c85e17e33af61d7"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a25b2f9e70f0761463c85e17e33af61d7">IIR_IPF</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00160">x86_uart.h:160</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa8bbc33a8b64e8ccb28c1efcded29bd23"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8bbc33a8b64e8ccb28c1efcded29bd23">LCR_WORD_BITS_6</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00132">x86_uart.h:132</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a4122a8a089a8a92d6384649ef2b872b0"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a4122a8a089a8a92d6384649ef2b872b0">IIR_FIFO_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00171">x86_uart.h:171</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7ddac28db8b43ff987ad92ba8fd41316"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7ddac28db8b43ff987ad92ba8fd41316">RBR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00095">x86_uart.h:95</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca1205e7ea02469844c4e412722ea962db"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca1205e7ea02469844c4e412722ea962db">DLH</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00098">x86_uart.h:98</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aacddea39b49bb1637916f5101419c7d9b"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aacddea39b49bb1637916f5101419c7d9b">FCR_64BYTE</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00122">x86_uart.h:122</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aa4d7d64c14f74975a1cb7e56f96a018ef"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aa4d7d64c14f74975a1cb7e56f96a018ef">FCR_MDA</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00121">x86_uart.h:121</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62">iir_t</a></div><div class="ttdeci">iir_t</div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00159">x86_uart.h:159</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00102">x86_uart.h:102</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa996e2eb0fc821744fdef4a83f77b0d0e"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa996e2eb0fc821744fdef4a83f77b0d0e">LCR_STOP_BITS_1</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00136">x86_uart.h:136</a></div></div>
<div class="ttc" id="cpu_2atmega__common_2include_2sys_2types_8h_html_af02a2e09430a9ed80bedb598467ce8d1"><div class="ttname"><a href="cpu_2atmega__common_2include_2sys_2types_8h.html#af02a2e09430a9ed80bedb598467ce8d1">ssize_t</a></div><div class="ttdeci">signed int ssize_t</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2atmega__common_2include_2sys_2types_8h_source.html#l00021">types.h:21</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4ba"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4ba">lcr_t</a></div><div class="ttdeci">lcr_t</div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00130">x86_uart.h:130</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baaaa832abf775cc9ef05215e0b0658395f"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baaaa832abf775cc9ef05215e0b0658395f">LCR_PAR_ODD</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00140">x86_uart.h:140</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9">mcr_t</a></div><div class="ttdeci">mcr_t</div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00150">x86_uart.h:150</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a672e946caad9f23ca7e1229624cfb8b5"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a672e946caad9f23ca7e1229624cfb8b5">IIR_FIFO64</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00169">x86_uart.h:169</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8adb9eac52d721a2295caa91ced99d4dff"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8adb9eac52d721a2295caa91ced99d4dff">IER_LPM</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00114">x86_uart.h:114</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa56fd555798264faff7e3a68aba3ae429"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa56fd555798264faff7e3a68aba3ae429">LCR_WORD_BITS_7</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00133">x86_uart.h:133</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62af05e0dc6eeae341479d33bd232fcf718"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62af05e0dc6eeae341479d33bd232fcf718">IIR_INT_MS</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00163">x86_uart.h:163</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa16766a4a895b97a7c45162793a600a32"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa16766a4a895b97a7c45162793a600a32">LCR_SET_BREAK</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00145">x86_uart.h:145</a></div></div>
<div class="ttc" id="x86__pic_8h_html"><div class="ttname"><a href="x86__pic_8h.html">x86_pic.h</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a338ed48d506f687d5a8189481b36ea5e"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a338ed48d506f687d5a8189481b36ea5e">IIR_INT_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00162">x86_uart.h:162</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00105">x86_uart.h:105</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa958dcc748102e6f82104607d13469abd"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa958dcc748102e6f82104607d13469abd">LCR_WORD_BITS_5</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00131">x86_uart.h:131</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251c"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251c">uart_port_offs_t</a></div><div class="ttdeci">uart_port_offs_t</div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00092">x86_uart.h:92</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62aea6ec7fca487658b443fc61ea35f6c5b"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62aea6ec7fca487658b443fc61ea35f6c5b">IIR_FIFO_ENABLED</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00175">x86_uart.h:175</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aae74971283fa17381251f0df6e92c2296"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aae74971283fa17381251f0df6e92c2296">FCR_TRIGGER_1</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00124">x86_uart.h:124</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a51feaad32da1af7765c4c9e8040c6e96"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a51feaad32da1af7765c4c9e8040c6e96">IIR_FIFO_MAL</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00174">x86_uart.h:174</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251cabfd7826b9f1b726ce8d381892a2edfcc"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cabfd7826b9f1b726ce8d381892a2edfcc">IIR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00099">x86_uart.h:99</a></div></div>
<div class="ttc" id="multiboot_8h_html_a6de3a6d27a7e07942958b912d39792e6"><div class="ttname"><a href="multiboot_8h.html#a6de3a6d27a7e07942958b912d39792e6">len</a></div><div class="ttdeci">multiboot_uint64_t len</div><div class="ttdef"><b>Definition:</b> <a href="multiboot_8h_source.html#l00117">multiboot.h:117</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251cad481a610bd2db6b97d40ddcd9abbd04a"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cad481a610bd2db6b97d40ddcd9abbd04a">THR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00094">x86_uart.h:94</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8a2c446311c078a6feb38ad47d1af8bc1f"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a2c446311c078a6feb38ad47d1af8bc1f">IER_SLEEP</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00113">x86_uart.h:113</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa8bb1a1a9c2d19286c6af77d20d292b10"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa8bb1a1a9c2d19286c6af77d20d292b10">LCR_WORD_BITS_8</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00134">x86_uart.h:134</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9a"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9a">fcr_t</a></div><div class="ttdeci">fcr_t</div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00117">x86_uart.h:117</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6075b3b6ffccf6f1ce542c2da5acc7cd"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a6075b3b6ffccf6f1ce542c2da5acc7cd">MCR_AUTOFLOW</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00156">x86_uart.h:156</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ad13e7c7dc92d7ea4a8dcaf797c54bfc9a292f993affc7342a45939449b699b601"><div class="ttname"><a href="x86__uart_8h.html#ad13e7c7dc92d7ea4a8dcaf797c54bfc9a292f993affc7342a45939449b699b601">MCR_LOOPBACK</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00155">x86_uart.h:155</a></div></div>
<div class="ttc" id="stdio_8h_html"><div class="ttname"><a href="stdio_8h.html">stdio.h</a></div><div class="ttdoc">stdio.h wrapper for MSP430 </div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caa4fe81a2a70fb56b8e15785301bc7eb2">IER</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00097">x86_uart.h:97</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8a7a440fcfd12c36e60469fc8fec28e958"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a7a440fcfd12c36e60469fc8fec28e958">IER_LS</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00111">x86_uart.h:111</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baae3e9ebe134b3eb42715c71cce6b8fd07"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae3e9ebe134b3eb42715c71cce6b8fd07">LCR_PAR_SPACE</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00143">x86_uart.h:143</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baae050f484e6228578e57f12d98883ec41"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae050f484e6228578e57f12d98883ec41">LCR_PAR_EVEN</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00141">x86_uart.h:141</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8a63d7e522e18b81b61c6c3b1478da0c10"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a63d7e522e18b81b61c6c3b1478da0c10">IER_RECV</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00109">x86_uart.h:109</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca298da67ff8599a09829a91ad0ad3069b"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca298da67ff8599a09829a91ad0ad3069b">LSR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00103">x86_uart.h:103</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62af23384431ea5b73140becf29a32dc535"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62af23384431ea5b73140becf29a32dc535">IIR_INT_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00167">x86_uart.h:167</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a1c8a80ab65d4e420e12328aa70e1cd7a"><div class="ttname"><a href="x86__uart_8h.html#a1c8a80ab65d4e420e12328aa70e1cd7a">x86_init_uart</a></div><div class="ttdeci">void x86_init_uart(void)</div><div class="ttdoc">Full initialization of the Universal Asynchronous Receiver Transmitter. </div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8c_source.html#l00100">x86_uart.c:100</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baa1625da6bd60148ffad8d1fb89ef75dd0"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baa1625da6bd60148ffad8d1fb89ef75dd0">LCR_PAR_MARK</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00142">x86_uart.h:142</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62aa93dbd2a9bd103f07a6f8c92adb4e05d"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62aa93dbd2a9bd103f07a6f8c92adb4e05d">IIR_INT_LS</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00166">x86_uart.h:166</a></div></div>
<div class="ttc" id="stdlib_8h_html"><div class="ttname"><a href="stdlib_8h.html">stdlib.h</a></div><div class="ttdoc">stdlib.h wrapper for MSP430 </div></div>
<div class="ttc" id="x86__uart_8h_html_a3af6de24b4d2dc39c9088aa5bda2bc62a74c1367045abe6784b7338fa51eedd2d"><div class="ttname"><a href="x86__uart_8h.html#a3af6de24b4d2dc39c9088aa5bda2bc62a74c1367045abe6784b7338fa51eedd2d">IIR_FIFO_RES</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00173">x86_uart.h:173</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a6b3763f3df149d122dae69861ce07f9aaf39b53848c7f9fd5f094a7bccb962c85"><div class="ttname"><a href="x86__uart_8h.html#a6b3763f3df149d122dae69861ce07f9aaf39b53848c7f9fd5f094a7bccb962c85">FCR_TRIGGER_32</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00126">x86_uart.h:126</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca5a580c96ceeff01db54303c9129d2018">FCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00100">x86_uart.h:100</a></div></div>
<div class="ttc" id="x86__uart_8h_html_af21fe5aa2d6c5a994df71f908dc9251cafc1f71df845b9b130a1c6200f27c53de"><div class="ttname"><a href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251cafc1f71df845b9b130a1c6200f27c53de">LCR</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00101">x86_uart.h:101</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a626b37823b47fb19849a3f84dab8c753"><div class="ttname"><a href="x86__uart_8h.html#a626b37823b47fb19849a3f84dab8c753">x86_uart_write</a></div><div class="ttdeci">ssize_t x86_uart_write(const char *buf, size_t len)</div><div class="ttdoc">Write out characters to the UART. </div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8c_source.html#l00065">x86_uart.c:65</a></div></div>
<div class="ttc" id="x86__uart_8h_html_ab3de599ff203ed9cbee7484661db57d8a72aa66eb6253c20c7fad9db87ce5f114"><div class="ttname"><a href="x86__uart_8h.html#ab3de599ff203ed9cbee7484661db57d8a72aa66eb6253c20c7fad9db87ce5f114">IER_MS</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00112">x86_uart.h:112</a></div></div>
<div class="ttc" id="x86__uart_8h_html_a161290edbada25ca967fdc8f9228d4baae7251d9100f7d9e360dfa9fd3cdbc307"><div class="ttname"><a href="x86__uart_8h.html#a161290edbada25ca967fdc8f9228d4baae7251d9100f7d9e360dfa9fd3cdbc307">LCR_STOP_BITS_2</a></div><div class="ttdef"><b>Definition:</b> <a href="x86__uart_8h_source.html#l00137">x86_uart.h:137</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:05 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
