# Cache-Simulator
Designing Parameterized cache simulator with complete hierarchy of cache memory in single core processor and then extending to multi core processors using Block Ram as cache on FPGA.
