
`timescale 1 ns / 1 ps

	module myip_slave_lite_v1_0_S00_AXI #
	(
		// Users to add parameters here

		// User parameters ends
		// Do not modify the parameters beyond this line

		// Width of S_AXI data bus
		parameter integer C_S_AXI_DATA_WIDTH	= 32,
		// Width of S_AXI address bus
		parameter integer C_S_AXI_ADDR_WIDTH	= 4
	)
	(
		// Users to add ports here

		output wire led_out,

		// User ports ends
		// Do not modify the ports beyond this line

		// Global Clock Signal
		input wire  S_AXI_ACLK,
		// Global Reset Signal. This Signal is Active LOW
		input wire  S_AXI_ARESETN,
		// Write address (issued by master, acceped by Slave)
		input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
		// Write channel Protection type. This signal indicates the
    		// privilege and security level of the transaction, and whether
    		// the transaction is a data access or an instruction access.
		input wire [2 : 0] S_AXI_AWPROT,
		// Write address valid. This signal indicates that the master signaling
    		// valid write address and control information.
		input wire  S_AXI_AWVALID,
		// Write address ready. This signal indicates that the slave is ready
    		// to accept an address and associated control signals.
		output wire  S_AXI_AWREADY,
		// Write data (issued by master, acceped by Slave) 
		input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
		// Write strobes. This signal indicates which byte lanes hold
    		// valid data. There is one write strobe bit for each eight
    		// bits of the write data bus.    
		input wire [(C_S_AXI_DATA_WIDTH/8)-1 : 0] S_AXI_WSTRB,
		// Write valid. This signal indicates that valid write
    		// data and strobes are available.
		input wire  S_AXI_WVALID,
		// Write ready. This signal indicates that the slave
    		// can accept the write data.
		output wire  S_AXI_WREADY,
		// Write response. This signal indicates the status
    		// of the write transaction.
		output wire [1 : 0] S_AXI_BRESP,
		// Write response valid. This signal indicates that the channel
    		// is signaling a valid write response.
		output wire  S_AXI_BVALID,
		// Response ready. This signal indicates that the master
    		// can accept a write response.
		input wire  S_AXI_BREADY,
		// Read address (issued by master, acceped by Slave)
		input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
		// Protection type. This signal indicates the privilege
    		// and security level of the transaction, and whether the
    		// transaction is a data access or an instruction access.
		input wire [2 : 0] S_AXI_ARPROT,
		// Read address valid. This signal indicates that the channel
    		// is signaling valid read address and control information.
		input wire  S_AXI_ARVALID,
		// Read address ready. This signal indicates that the slave is
    		// ready to accept an address and associated control signals.
		output wire  S_AXI_ARREADY,
		// Read data (issued by slave)
		output wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
		// Read response. This signal indicates the status of the
    		// read transfer.
		output wire [1 : 0] S_AXI_RRESP,
		// Read valid. This signal indicates that the channel is
    		// signaling the required read data.
		output wire  S_AXI_RVALID,
		// Read ready. This signal indicates that the master can
    		// accept the read data and response information.
		input wire  S_AXI_RREADY
	);

	// AXI4LITE signals
	reg [C_S_AXI_ADDR_WIDTH-1 : 0] 	axi_awaddr;
	reg  	axi_awready;
	reg  	axi_wready;
	reg [1 : 0] 	axi_bresp;
	reg  	axi_bvalid;
	reg [C_S_AXI_ADDR_WIDTH-1 : 0] 	axi_araddr;
	reg  	axi_arready;
	reg [1 : 0] 	axi_rresp;
	reg  	axi_rvalid;

	// Example-specific design signals
	// local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
	// ADDR_LSB is used for addressing 32/64 bit registers/memories
	// ADDR_LSB = 2 for 32 bits (n downto 2)
	// ADDR_LSB = 3 for 64 bits (n downto 3)
	localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
	localparam integer OPT_MEM_ADDR_BITS = 1;
	//----------------------------------------------
	//-- Signals for user logic register space example
	//------------------------------------------------
	//-- Number of Slave Registers 4
	reg [C_S_AXI_DATA_WIDTH-1:0]	slv_reg0;
	reg [C_S_AXI_DATA_WIDTH-1:0]	slv_reg1;
	reg [C_S_AXI_DATA_WIDTH-1:0]	slv_reg2;
	reg [C_S_AXI_DATA_WIDTH-1:0]	slv_reg3;
	integer	 byte_index;


	// User port: LED output driven by reg0[0]
	assign led_out = slv_reg0[0];

	// ----------------------------
	// User logic (Day 1 + Day 2)
	// ----------------------------
	// Day 1: free-running counter mirrored to slv_reg1 (read-only)
	reg [31:0] user_counter;

	// Day 2: 1-deep event mailbox using only 4 AXI-Lite registers
	// REG2 = DATA (write 32-bit word to staging[idx], read selected stat)
	// REG3 = CTRL/STATUS (write controls idx/stat_sel/push/clear, read status)
	reg [31:0] evt_w0, evt_w1, evt_w2, evt_w3, evt_w4, evt_w5, evt_w6, evt_w7;
	reg [7:0]  evt_mask;

	reg [31:0] events_in_cnt;
	reg [31:0] drops_cnt;
	reg [31:0] checksum32;
	reg [31:0] last_seq;
	reg        event_valid;

	wire [2:0] evt_idx  = slv_reg3[2:0];
	wire [1:0] stat_sel = slv_reg3[11:10];

	wire [31:0] status_word = { event_valid, 7'd0, evt_mask, 4'd0, stat_sel, 7'd0, evt_idx };

	wire [31:0] stat_data_out =
		(stat_sel == 2'b00) ? events_in_cnt :
		(stat_sel == 2'b01) ? drops_cnt     :
		(stat_sel == 2'b10) ? checksum32    :
		(stat_sel == 2'b11) ? last_seq      :
		32'd0;


	// I/O Connections assignments

	assign S_AXI_AWREADY	= axi_awready;
	assign S_AXI_WREADY	= axi_wready;
	assign S_AXI_BRESP	= axi_bresp;
	assign S_AXI_BVALID	= axi_bvalid;
	assign S_AXI_ARREADY	= axi_arready;
	assign S_AXI_RRESP	= axi_rresp;
	assign S_AXI_RVALID	= axi_rvalid;
	 //state machine varibles 
	 reg [1:0] state_write;
	 reg [1:0] state_read;
	 //State machine local parameters
	 localparam Idle = 2'b00,Raddr = 2'b10,Rdata = 2'b11 ,Waddr = 2'b10,Wdata = 2'b11;
	// Implement Write state machine
	// Outstanding write transactions are not supported by the slave i.e., master should assert bready to receive response on or before it starts sending the new transaction
	always @(posedge S_AXI_ACLK)                                 
	  begin                                 
	     if (S_AXI_ARESETN == 1'b0)                                 
	       begin                                 
	         axi_awready <= 0;                                 
	         axi_wready <= 0;                                 
	         axi_bvalid <= 0;                                 
	         axi_bresp <= 0;                                 
	         axi_awaddr <= 0;                                 
	         state_write <= Idle;                                 
	       end                                 
	     else                                  
	       begin                                 
	         case(state_write)                                 
	           Idle:                                      
	             begin                                 
	               if(S_AXI_ARESETN == 1'b1)                                  
	                 begin                                 
	                   axi_awready <= 1'b1;                                 
	                   axi_wready <= 1'b1;                                 
	                   state_write <= Waddr;                                 
	                 end                                 
	               else state_write <= state_write;                                 
	             end                                 
	           Waddr:        //At this state, slave is ready to receive address along with corresponding control signals and first data packet. Response valid is also handled at this state                                 
	             begin                                 
	               if (S_AXI_AWVALID && S_AXI_AWREADY)                                 
	                  begin                                 
	                    axi_awaddr <= S_AXI_AWADDR;                                 
	                    if(S_AXI_WVALID)                                  
	                      begin                                   
	                        axi_awready <= 1'b1;                                 
	                        state_write <= Waddr;                                 
	                        axi_bvalid <= 1'b1;                                 
	                      end                                 
	                    else                                  
	                      begin                                 
	                        axi_awready <= 1'b0;                                 
	                        state_write <= Wdata;                                 
	                        if (S_AXI_BREADY && axi_bvalid) axi_bvalid <= 1'b0;                                 
	                      end                                 
	                  end                                 
	               else                                  
	                  begin                                 
	                    state_write <= state_write;                                 
	                    if (S_AXI_BREADY && axi_bvalid) axi_bvalid <= 1'b0;                                 
	                   end                                 
	             end                                 
	          Wdata:        //At this state, slave is ready to receive the data packets until the number of transfers is equal to burst length                                 
	             begin                                 
	               if (S_AXI_WVALID)                                 
	                 begin                                 
	                   state_write <= Waddr;                                 
	                   axi_bvalid <= 1'b1;                                 
	                   axi_awready <= 1'b1;                                 
	                 end                                 
	                else                                  
	                 begin                                 
	                   state_write <= state_write;                                 
	                   if (S_AXI_BREADY && axi_bvalid) axi_bvalid <= 1'b0;                                 
	                 end                                              
	             end                                 
	          endcase                                 
	        end                                 
	      end                                 

	// Implement memory mapped register select and write logic generation
	// The write data is accepted and written to memory mapped registers when
	// axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
	// select byte enables of slave registers while writing.
	// These registers are cleared when reset (active low) is applied.
	// Slave register write enable is asserted when valid address and data are available
	// and the slave is ready to accept the write address and write data.
	 


		always @( posedge S_AXI_ACLK )
		begin
		  if ( S_AXI_ARESETN == 1'b0 )
		    begin
		      slv_reg0 <= 32'd0;
		      slv_reg2 <= 32'd0;
		      slv_reg3 <= 32'd0;

		      // Day 2 mailbox state
		      evt_w0 <= 32'd0; evt_w1 <= 32'd0; evt_w2 <= 32'd0; evt_w3 <= 32'd0;
		      evt_w4 <= 32'd0; evt_w5 <= 32'd0; evt_w6 <= 32'd0; evt_w7 <= 32'd0;
		      evt_mask <= 8'd0;

		      events_in_cnt <= 32'd0;
		      drops_cnt     <= 32'd0;
		      checksum32    <= 32'd0;
		      last_seq      <= 32'd0;
		      event_valid   <= 1'b0;
		    end
		  else begin
		    if (S_AXI_WVALID)
		      begin
		        case ( (S_AXI_AWVALID) ? S_AXI_AWADDR[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] : axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
		          2'h0:
		            for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
		              if ( S_AXI_WSTRB[byte_index] == 1 ) begin
		                // REG0: LED control (RW)
		                slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
		              end

		          2'h1: begin
		            // REG1: read-only counter mirror (handled in separate always block)
		          end

		          2'h2: begin
		            // REG2: DATA write => store one 32-bit word into staging[idx]
		            slv_reg2 <= S_AXI_WDATA;

		            case (evt_idx)
		              3'd0: evt_w0 <= S_AXI_WDATA;
		              3'd1: evt_w1 <= S_AXI_WDATA;
		              3'd2: evt_w2 <= S_AXI_WDATA;
		              3'd3: evt_w3 <= S_AXI_WDATA;
		              3'd4: evt_w4 <= S_AXI_WDATA;
		              3'd5: evt_w5 <= S_AXI_WDATA;
		              3'd6: evt_w6 <= S_AXI_WDATA;
		              3'd7: evt_w7 <= S_AXI_WDATA;
		            endcase

		            evt_mask[evt_idx] <= 1'b1;
		          end

		          2'h3: begin
		            // REG3: CTRL write (also stores idx/stat_sel)
		            slv_reg3 <= S_AXI_WDATA;

		            // CLEAR (bit9): clear event_valid and staging mask
		            if (S_AXI_WDATA[9]) begin
		              event_valid <= 1'b0;
		              evt_mask    <= 8'd0;
		            end

		            // PUSH (bit8): commit one event if not busy and staging complete + magic ok
		            if (S_AXI_WDATA[8]) begin
		              if (event_valid) begin
		                drops_cnt <= drops_cnt + 32'd1; // busy/backpressure
		              end else if (evt_mask != 8'hFF) begin
		                drops_cnt <= drops_cnt + 32'd1; // incomplete event
		              end else if (evt_w0 != 32'h30545645) begin
		                drops_cnt <= drops_cnt + 32'd1; // bad magic
		              end else begin
		                event_valid   <= 1'b1;
		                events_in_cnt <= events_in_cnt + 32'd1;
		                last_seq      <= evt_w1;
		                checksum32    <= checksum32 ^ evt_w0 ^ evt_w1 ^ evt_w2 ^ evt_w3 ^ evt_w4 ^ evt_w5 ^ evt_w6 ^ evt_w7;
		                evt_mask      <= 8'd0; // ready for next event
		              end
		            end
		          end

		          default : begin
		            // no-op
		          end
		        endcase
		      end
		  end
		end


	// Day 1: slv_reg1 is read-only and mirrors a free-running counter
	always @(posedge S_AXI_ACLK) begin
	  if (S_AXI_ARESETN == 1'b0) begin
	    user_counter <= 32'd0;
	    slv_reg1     <= 32'd0;
	  end else begin
	    user_counter <= user_counter + 32'd1;
	    slv_reg1     <= user_counter + 32'd1;
	  end
	end

	// Implement read state machine
	  always @(posedge S_AXI_ACLK)                                       
	    begin                                       
	      if (S_AXI_ARESETN == 1'b0)                                       
	        begin                                       
	         //asserting initial values to all 0's during reset                                       
	         axi_arready <= 1'b0;                                       
	         axi_rvalid <= 1'b0;                                       
	         axi_rresp <= 1'b0;                                       
	         state_read <= Idle;                                       
	        end                                       
	      else                                       
	        begin                                       
	          case(state_read)                                       
	            Idle:     //Initial state inidicating reset is done and ready to receive read/write transactions                                       
	              begin                                                
	                if (S_AXI_ARESETN == 1'b1)                                        
	                  begin                                       
	                    state_read <= Raddr;                                       
	                    axi_arready <= 1'b1;                                       
	                  end                                       
	                else state_read <= state_read;                                       
	              end                                       
	            Raddr:        //At this state, slave is ready to receive address along with corresponding control signals                                       
	              begin                                       
	                if (S_AXI_ARVALID && S_AXI_ARREADY)                                       
	                  begin                                       
	                    state_read <= Rdata;                                       
	                    axi_araddr <= S_AXI_ARADDR;                                       
	                    axi_rvalid <= 1'b1;                                       
	                    axi_arready <= 1'b0;                                       
	                  end                                       
	                else state_read <= state_read;                                       
	              end                                       
	            Rdata:        //At this state, slave is ready to send the data packets until the number of transfers is equal to burst length                                       
	              begin                                           
	                if (S_AXI_RVALID && S_AXI_RREADY)                                       
	                  begin                                       
	                    axi_rvalid <= 1'b0;                                       
	                    axi_arready <= 1'b1;                                       
	                    state_read <= Raddr;                                       
	                  end                                       
	                else state_read <= state_read;                                       
	              end                                       
	           endcase                                       
	          end                                       
	        end                                         
	// Implement memory mapped register select and read logic generation
	  assign S_AXI_RDATA = (axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 2'h0) ? slv_reg0 :
					 (axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 2'h1) ? slv_reg1 :
					 (axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 2'h2) ? stat_data_out :
					 (axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] == 2'h3) ? status_word : 0; 
	// Add user logic here

	// User logic ends

	endmodule