`timescale 1ns / 1ps

module top(
input wire clk,
output wire led
    );
endmodule
