
BRICK6_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000118c8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000488  08011b68  08011b68  00012b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08011ff0  08011ff0  00012ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08011ff8  08011ff8  00012ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08011ffc  08011ffc  00012ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000014c  24000000  08012000  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00009318  2400014c  0801214c  0001314c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24009464  0801214c  00013464  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0001314c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00025f5c  00000000  00000000  0001317a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000538b  00000000  00000000  000390d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001a30  00000000  00000000  0003e468  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000141f  00000000  00000000  0003fe98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003be8a  00000000  00000000  000412b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00027ebf  00000000  00000000  0007d141  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00160950  00000000  00000000  000a5000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  00205950  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000712c  00000000  00000000  00205994  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000070  00000000  00000000  0020cac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	2400014c 	.word	0x2400014c
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08011b50 	.word	0x08011b50

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000150 	.word	0x24000150
 80002dc:	08011b50 	.word	0x08011b50

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006c2:	2003      	movs	r0, #3
 80006c4:	f000 f98c 	bl	80009e0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80006c8:	f006 f8ac 	bl	8006824 <HAL_RCC_GetSysClockFreq>
 80006cc:	4602      	mov	r2, r0
 80006ce:	4b15      	ldr	r3, [pc, #84]	@ (8000724 <HAL_Init+0x68>)
 80006d0:	699b      	ldr	r3, [r3, #24]
 80006d2:	0a1b      	lsrs	r3, r3, #8
 80006d4:	f003 030f 	and.w	r3, r3, #15
 80006d8:	4913      	ldr	r1, [pc, #76]	@ (8000728 <HAL_Init+0x6c>)
 80006da:	5ccb      	ldrb	r3, [r1, r3]
 80006dc:	f003 031f 	and.w	r3, r3, #31
 80006e0:	fa22 f303 	lsr.w	r3, r2, r3
 80006e4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80006e6:	4b0f      	ldr	r3, [pc, #60]	@ (8000724 <HAL_Init+0x68>)
 80006e8:	699b      	ldr	r3, [r3, #24]
 80006ea:	f003 030f 	and.w	r3, r3, #15
 80006ee:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <HAL_Init+0x6c>)
 80006f0:	5cd3      	ldrb	r3, [r2, r3]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	687a      	ldr	r2, [r7, #4]
 80006f8:	fa22 f303 	lsr.w	r3, r2, r3
 80006fc:	4a0b      	ldr	r2, [pc, #44]	@ (800072c <HAL_Init+0x70>)
 80006fe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000700:	4a0b      	ldr	r2, [pc, #44]	@ (8000730 <HAL_Init+0x74>)
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000706:	200f      	movs	r0, #15
 8000708:	f000 f814 	bl	8000734 <HAL_InitTick>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000712:	2301      	movs	r3, #1
 8000714:	e002      	b.n	800071c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000716:	f00f fec3 	bl	80104a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071a:	2300      	movs	r3, #0
}
 800071c:	4618      	mov	r0, r3
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58024400 	.word	0x58024400
 8000728:	08011fac 	.word	0x08011fac
 800072c:	240000a4 	.word	0x240000a4
 8000730:	240000a0 	.word	0x240000a0

08000734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <HAL_InitTick+0x60>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b00      	cmp	r3, #0
 8000742:	d101      	bne.n	8000748 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000744:	2301      	movs	r3, #1
 8000746:	e021      	b.n	800078c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <HAL_InitTick+0x64>)
 800074a:	681a      	ldr	r2, [r3, #0]
 800074c:	4b11      	ldr	r3, [pc, #68]	@ (8000794 <HAL_InitTick+0x60>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	4619      	mov	r1, r3
 8000752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000756:	fbb3 f3f1 	udiv	r3, r3, r1
 800075a:	fbb2 f3f3 	udiv	r3, r2, r3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 f971 	bl	8000a46 <HAL_SYSTICK_Config>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
 800076c:	e00e      	b.n	800078c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b0f      	cmp	r3, #15
 8000772:	d80a      	bhi.n	800078a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000774:	2200      	movs	r2, #0
 8000776:	6879      	ldr	r1, [r7, #4]
 8000778:	f04f 30ff 	mov.w	r0, #4294967295
 800077c:	f000 f93b 	bl	80009f6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000780:	4a06      	ldr	r2, [pc, #24]	@ (800079c <HAL_InitTick+0x68>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	e000      	b.n	800078c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	24000004 	.word	0x24000004
 8000798:	240000a0 	.word	0x240000a0
 800079c:	24000000 	.word	0x24000000

080007a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <HAL_IncTick+0x20>)
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	461a      	mov	r2, r3
 80007aa:	4b06      	ldr	r3, [pc, #24]	@ (80007c4 <HAL_IncTick+0x24>)
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4413      	add	r3, r2
 80007b0:	4a04      	ldr	r2, [pc, #16]	@ (80007c4 <HAL_IncTick+0x24>)
 80007b2:	6013      	str	r3, [r2, #0]
}
 80007b4:	bf00      	nop
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	24000004 	.word	0x24000004
 80007c4:	24000168 	.word	0x24000168

080007c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  return uwTick;
 80007cc:	4b03      	ldr	r3, [pc, #12]	@ (80007dc <HAL_GetTick+0x14>)
 80007ce:	681b      	ldr	r3, [r3, #0]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	24000168 	.word	0x24000168

080007e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b084      	sub	sp, #16
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80007e8:	f7ff ffee 	bl	80007c8 <HAL_GetTick>
 80007ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80007f8:	d005      	beq.n	8000806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80007fa:	4b0a      	ldr	r3, [pc, #40]	@ (8000824 <HAL_Delay+0x44>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	461a      	mov	r2, r3
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	4413      	add	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000806:	bf00      	nop
 8000808:	f7ff ffde 	bl	80007c8 <HAL_GetTick>
 800080c:	4602      	mov	r2, r0
 800080e:	68bb      	ldr	r3, [r7, #8]
 8000810:	1ad3      	subs	r3, r2, r3
 8000812:	68fa      	ldr	r2, [r7, #12]
 8000814:	429a      	cmp	r2, r3
 8000816:	d8f7      	bhi.n	8000808 <HAL_Delay+0x28>
  {
  }
}
 8000818:	bf00      	nop
 800081a:	bf00      	nop
 800081c:	3710      	adds	r7, #16
 800081e:	46bd      	mov	sp, r7
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	24000004 	.word	0x24000004

08000828 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800082c:	4b03      	ldr	r3, [pc, #12]	@ (800083c <HAL_GetREVID+0x14>)
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	0c1b      	lsrs	r3, r3, #16
}
 8000832:	4618      	mov	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr
 800083c:	5c001000 	.word	0x5c001000

08000840 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	f003 0307 	and.w	r3, r3, #7
 800084e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000850:	4b0b      	ldr	r3, [pc, #44]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000852:	68db      	ldr	r3, [r3, #12]
 8000854:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000856:	68ba      	ldr	r2, [r7, #8]
 8000858:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000864:	68bb      	ldr	r3, [r7, #8]
 8000866:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000868:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <__NVIC_SetPriorityGrouping+0x44>)
 800086a:	4313      	orrs	r3, r2
 800086c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800086e:	4a04      	ldr	r2, [pc, #16]	@ (8000880 <__NVIC_SetPriorityGrouping+0x40>)
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	60d3      	str	r3, [r2, #12]
}
 8000874:	bf00      	nop
 8000876:	3714      	adds	r7, #20
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	e000ed00 	.word	0xe000ed00
 8000884:	05fa0000 	.word	0x05fa0000

08000888 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800088c:	4b04      	ldr	r3, [pc, #16]	@ (80008a0 <__NVIC_GetPriorityGrouping+0x18>)
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	f003 0307 	and.w	r3, r3, #7
}
 8000896:	4618      	mov	r0, r3
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	4603      	mov	r3, r0
 80008ac:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ae:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	db0b      	blt.n	80008ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008b6:	88fb      	ldrh	r3, [r7, #6]
 80008b8:	f003 021f 	and.w	r2, r3, #31
 80008bc:	4907      	ldr	r1, [pc, #28]	@ (80008dc <__NVIC_EnableIRQ+0x38>)
 80008be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008c2:	095b      	lsrs	r3, r3, #5
 80008c4:	2001      	movs	r0, #1
 80008c6:	fa00 f202 	lsl.w	r2, r0, r2
 80008ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop
 80008dc:	e000e100 	.word	0xe000e100

080008e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	4603      	mov	r3, r0
 80008e8:	6039      	str	r1, [r7, #0]
 80008ea:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008ec:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	db0a      	blt.n	800090a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	490c      	ldr	r1, [pc, #48]	@ (800092c <__NVIC_SetPriority+0x4c>)
 80008fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008fe:	0112      	lsls	r2, r2, #4
 8000900:	b2d2      	uxtb	r2, r2
 8000902:	440b      	add	r3, r1
 8000904:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000908:	e00a      	b.n	8000920 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800090a:	683b      	ldr	r3, [r7, #0]
 800090c:	b2da      	uxtb	r2, r3
 800090e:	4908      	ldr	r1, [pc, #32]	@ (8000930 <__NVIC_SetPriority+0x50>)
 8000910:	88fb      	ldrh	r3, [r7, #6]
 8000912:	f003 030f 	and.w	r3, r3, #15
 8000916:	3b04      	subs	r3, #4
 8000918:	0112      	lsls	r2, r2, #4
 800091a:	b2d2      	uxtb	r2, r2
 800091c:	440b      	add	r3, r1
 800091e:	761a      	strb	r2, [r3, #24]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr
 800092c:	e000e100 	.word	0xe000e100
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000934:	b480      	push	{r7}
 8000936:	b089      	sub	sp, #36	@ 0x24
 8000938:	af00      	add	r7, sp, #0
 800093a:	60f8      	str	r0, [r7, #12]
 800093c:	60b9      	str	r1, [r7, #8]
 800093e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000940:	68fb      	ldr	r3, [r7, #12]
 8000942:	f003 0307 	and.w	r3, r3, #7
 8000946:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000948:	69fb      	ldr	r3, [r7, #28]
 800094a:	f1c3 0307 	rsb	r3, r3, #7
 800094e:	2b04      	cmp	r3, #4
 8000950:	bf28      	it	cs
 8000952:	2304      	movcs	r3, #4
 8000954:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000956:	69fb      	ldr	r3, [r7, #28]
 8000958:	3304      	adds	r3, #4
 800095a:	2b06      	cmp	r3, #6
 800095c:	d902      	bls.n	8000964 <NVIC_EncodePriority+0x30>
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	3b03      	subs	r3, #3
 8000962:	e000      	b.n	8000966 <NVIC_EncodePriority+0x32>
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000968:	f04f 32ff 	mov.w	r2, #4294967295
 800096c:	69bb      	ldr	r3, [r7, #24]
 800096e:	fa02 f303 	lsl.w	r3, r2, r3
 8000972:	43da      	mvns	r2, r3
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	401a      	ands	r2, r3
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800097c:	f04f 31ff 	mov.w	r1, #4294967295
 8000980:	697b      	ldr	r3, [r7, #20]
 8000982:	fa01 f303 	lsl.w	r3, r1, r3
 8000986:	43d9      	mvns	r1, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098c:	4313      	orrs	r3, r2
         );
}
 800098e:	4618      	mov	r0, r3
 8000990:	3724      	adds	r7, #36	@ 0x24
 8000992:	46bd      	mov	sp, r7
 8000994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000998:	4770      	bx	lr
	...

0800099c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80009ac:	d301      	bcc.n	80009b2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ae:	2301      	movs	r3, #1
 80009b0:	e00f      	b.n	80009d2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009b2:	4a0a      	ldr	r2, [pc, #40]	@ (80009dc <SysTick_Config+0x40>)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3b01      	subs	r3, #1
 80009b8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009ba:	210f      	movs	r1, #15
 80009bc:	f04f 30ff 	mov.w	r0, #4294967295
 80009c0:	f7ff ff8e 	bl	80008e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <SysTick_Config+0x40>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009ca:	4b04      	ldr	r3, [pc, #16]	@ (80009dc <SysTick_Config+0x40>)
 80009cc:	2207      	movs	r2, #7
 80009ce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009d0:	2300      	movs	r3, #0
}
 80009d2:	4618      	mov	r0, r3
 80009d4:	3708      	adds	r7, #8
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ff29 	bl	8000840 <__NVIC_SetPriorityGrouping>
}
 80009ee:	bf00      	nop
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}

080009f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f6:	b580      	push	{r7, lr}
 80009f8:	b086      	sub	sp, #24
 80009fa:	af00      	add	r7, sp, #0
 80009fc:	4603      	mov	r3, r0
 80009fe:	60b9      	str	r1, [r7, #8]
 8000a00:	607a      	str	r2, [r7, #4]
 8000a02:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a04:	f7ff ff40 	bl	8000888 <__NVIC_GetPriorityGrouping>
 8000a08:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	68b9      	ldr	r1, [r7, #8]
 8000a0e:	6978      	ldr	r0, [r7, #20]
 8000a10:	f7ff ff90 	bl	8000934 <NVIC_EncodePriority>
 8000a14:	4602      	mov	r2, r0
 8000a16:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff5f 	bl	80008e0 <__NVIC_SetPriority>
}
 8000a22:	bf00      	nop
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b082      	sub	sp, #8
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a34:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f7ff ff33 	bl	80008a4 <__NVIC_EnableIRQ>
}
 8000a3e:	bf00      	nop
 8000a40:	3708      	adds	r7, #8
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	b082      	sub	sp, #8
 8000a4a:	af00      	add	r7, sp, #0
 8000a4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffa4 	bl	800099c <SysTick_Config>
 8000a54:	4603      	mov	r3, r0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8000a68:	f7ff feae 	bl	80007c8 <HAL_GetTick>
 8000a6c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d101      	bne.n	8000a78 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8000a74:	2301      	movs	r3, #1
 8000a76:	e316      	b.n	80010a6 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	4a66      	ldr	r2, [pc, #408]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d04a      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a65      	ldr	r2, [pc, #404]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d045      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	4a63      	ldr	r2, [pc, #396]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d040      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	4a62      	ldr	r2, [pc, #392]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d03b      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a60      	ldr	r2, [pc, #384]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d036      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	4a5f      	ldr	r2, [pc, #380]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000ab0:	4293      	cmp	r3, r2
 8000ab2:	d031      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a5d      	ldr	r2, [pc, #372]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d02c      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4a5c      	ldr	r2, [pc, #368]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000ac4:	4293      	cmp	r3, r2
 8000ac6:	d027      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a5a      	ldr	r2, [pc, #360]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d022      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	4a59      	ldr	r2, [pc, #356]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d01d      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a57      	ldr	r2, [pc, #348]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d018      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a56      	ldr	r2, [pc, #344]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d013      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a54      	ldr	r2, [pc, #336]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d00e      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a53      	ldr	r2, [pc, #332]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d009      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a51      	ldr	r2, [pc, #324]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d004      	beq.n	8000b18 <HAL_DMA_Init+0xb8>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4a50      	ldr	r2, [pc, #320]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d101      	bne.n	8000b1c <HAL_DMA_Init+0xbc>
 8000b18:	2301      	movs	r3, #1
 8000b1a:	e000      	b.n	8000b1e <HAL_DMA_Init+0xbe>
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	f000 813b 	beq.w	8000d9a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2202      	movs	r2, #2
 8000b28:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	4a37      	ldr	r2, [pc, #220]	@ (8000c18 <HAL_DMA_Init+0x1b8>)
 8000b3a:	4293      	cmp	r3, r2
 8000b3c:	d04a      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a36      	ldr	r2, [pc, #216]	@ (8000c1c <HAL_DMA_Init+0x1bc>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d045      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a34      	ldr	r2, [pc, #208]	@ (8000c20 <HAL_DMA_Init+0x1c0>)
 8000b4e:	4293      	cmp	r3, r2
 8000b50:	d040      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a33      	ldr	r2, [pc, #204]	@ (8000c24 <HAL_DMA_Init+0x1c4>)
 8000b58:	4293      	cmp	r3, r2
 8000b5a:	d03b      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a31      	ldr	r2, [pc, #196]	@ (8000c28 <HAL_DMA_Init+0x1c8>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d036      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	4a30      	ldr	r2, [pc, #192]	@ (8000c2c <HAL_DMA_Init+0x1cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d031      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a2e      	ldr	r2, [pc, #184]	@ (8000c30 <HAL_DMA_Init+0x1d0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d02c      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8000c34 <HAL_DMA_Init+0x1d4>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d027      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a2b      	ldr	r2, [pc, #172]	@ (8000c38 <HAL_DMA_Init+0x1d8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d022      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	4a2a      	ldr	r2, [pc, #168]	@ (8000c3c <HAL_DMA_Init+0x1dc>)
 8000b94:	4293      	cmp	r3, r2
 8000b96:	d01d      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a28      	ldr	r2, [pc, #160]	@ (8000c40 <HAL_DMA_Init+0x1e0>)
 8000b9e:	4293      	cmp	r3, r2
 8000ba0:	d018      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a27      	ldr	r2, [pc, #156]	@ (8000c44 <HAL_DMA_Init+0x1e4>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d013      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a25      	ldr	r2, [pc, #148]	@ (8000c48 <HAL_DMA_Init+0x1e8>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00e      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a24      	ldr	r2, [pc, #144]	@ (8000c4c <HAL_DMA_Init+0x1ec>)
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d009      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a22      	ldr	r2, [pc, #136]	@ (8000c50 <HAL_DMA_Init+0x1f0>)
 8000bc6:	4293      	cmp	r3, r2
 8000bc8:	d004      	beq.n	8000bd4 <HAL_DMA_Init+0x174>
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	4a21      	ldr	r2, [pc, #132]	@ (8000c54 <HAL_DMA_Init+0x1f4>)
 8000bd0:	4293      	cmp	r3, r2
 8000bd2:	d108      	bne.n	8000be6 <HAL_DMA_Init+0x186>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	681a      	ldr	r2, [r3, #0]
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	f022 0201 	bic.w	r2, r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	e007      	b.n	8000bf6 <HAL_DMA_Init+0x196>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 0201 	bic.w	r2, r2, #1
 8000bf4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000bf6:	e02f      	b.n	8000c58 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000bf8:	f7ff fde6 	bl	80007c8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	693b      	ldr	r3, [r7, #16]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	d928      	bls.n	8000c58 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2220      	movs	r2, #32
 8000c0a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2203      	movs	r2, #3
 8000c10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8000c14:	2301      	movs	r3, #1
 8000c16:	e246      	b.n	80010a6 <HAL_DMA_Init+0x646>
 8000c18:	40020010 	.word	0x40020010
 8000c1c:	40020028 	.word	0x40020028
 8000c20:	40020040 	.word	0x40020040
 8000c24:	40020058 	.word	0x40020058
 8000c28:	40020070 	.word	0x40020070
 8000c2c:	40020088 	.word	0x40020088
 8000c30:	400200a0 	.word	0x400200a0
 8000c34:	400200b8 	.word	0x400200b8
 8000c38:	40020410 	.word	0x40020410
 8000c3c:	40020428 	.word	0x40020428
 8000c40:	40020440 	.word	0x40020440
 8000c44:	40020458 	.word	0x40020458
 8000c48:	40020470 	.word	0x40020470
 8000c4c:	40020488 	.word	0x40020488
 8000c50:	400204a0 	.word	0x400204a0
 8000c54:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d1c8      	bne.n	8000bf8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000c6e:	697a      	ldr	r2, [r7, #20]
 8000c70:	4b83      	ldr	r3, [pc, #524]	@ (8000e80 <HAL_DMA_Init+0x420>)
 8000c72:	4013      	ands	r3, r2
 8000c74:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8000c7e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	691b      	ldr	r3, [r3, #16]
 8000c84:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000c8a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	699b      	ldr	r3, [r3, #24]
 8000c90:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000c96:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6a1b      	ldr	r3, [r3, #32]
 8000c9c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8000c9e:	697a      	ldr	r2, [r7, #20]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca8:	2b04      	cmp	r3, #4
 8000caa:	d107      	bne.n	8000cbc <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8000cbc:	4b71      	ldr	r3, [pc, #452]	@ (8000e84 <HAL_DMA_Init+0x424>)
 8000cbe:	681a      	ldr	r2, [r3, #0]
 8000cc0:	4b71      	ldr	r3, [pc, #452]	@ (8000e88 <HAL_DMA_Init+0x428>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000cc8:	d328      	bcc.n	8000d1c <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	2b28      	cmp	r3, #40	@ 0x28
 8000cd0:	d903      	bls.n	8000cda <HAL_DMA_Init+0x27a>
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	685b      	ldr	r3, [r3, #4]
 8000cd6:	2b2e      	cmp	r3, #46	@ 0x2e
 8000cd8:	d917      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8000ce0:	d903      	bls.n	8000cea <HAL_DMA_Init+0x28a>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	2b42      	cmp	r3, #66	@ 0x42
 8000ce8:	d90f      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	2b46      	cmp	r3, #70	@ 0x46
 8000cf0:	d903      	bls.n	8000cfa <HAL_DMA_Init+0x29a>
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	2b48      	cmp	r3, #72	@ 0x48
 8000cf8:	d907      	bls.n	8000d0a <HAL_DMA_Init+0x2aa>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	2b4e      	cmp	r3, #78	@ 0x4e
 8000d00:	d905      	bls.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	685b      	ldr	r3, [r3, #4]
 8000d06:	2b52      	cmp	r3, #82	@ 0x52
 8000d08:	d801      	bhi.n	8000d0e <HAL_DMA_Init+0x2ae>
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	e000      	b.n	8000d10 <HAL_DMA_Init+0x2b0>
 8000d0e:	2300      	movs	r3, #0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d003      	beq.n	8000d1c <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d1a:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	697a      	ldr	r2, [r7, #20]
 8000d22:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	695b      	ldr	r3, [r3, #20]
 8000d2a:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	f023 0307 	bic.w	r3, r3, #7
 8000d32:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d38:	697a      	ldr	r2, [r7, #20]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d42:	2b04      	cmp	r3, #4
 8000d44:	d117      	bne.n	8000d76 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d4a:	697a      	ldr	r2, [r7, #20]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d00e      	beq.n	8000d76 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000d58:	6878      	ldr	r0, [r7, #4]
 8000d5a:	f002 fb3f 	bl	80033dc <DMA_CheckFifoParam>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d008      	beq.n	8000d76 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	2240      	movs	r2, #64	@ 0x40
 8000d68:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8000d72:	2301      	movs	r3, #1
 8000d74:	e197      	b.n	80010a6 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	697a      	ldr	r2, [r7, #20]
 8000d7c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000d7e:	6878      	ldr	r0, [r7, #4]
 8000d80:	f002 fa7a 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000d84:	4603      	mov	r3, r0
 8000d86:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d8c:	f003 031f 	and.w	r3, r3, #31
 8000d90:	223f      	movs	r2, #63	@ 0x3f
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68bb      	ldr	r3, [r7, #8]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	e0cd      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a3b      	ldr	r2, [pc, #236]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000da0:	4293      	cmp	r3, r2
 8000da2:	d022      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a39      	ldr	r2, [pc, #228]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d01d      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4a38      	ldr	r2, [pc, #224]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d018      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a36      	ldr	r2, [pc, #216]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d013      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a35      	ldr	r2, [pc, #212]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d00e      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a33      	ldr	r2, [pc, #204]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d009      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a32      	ldr	r2, [pc, #200]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d004      	beq.n	8000dea <HAL_DMA_Init+0x38a>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a30      	ldr	r2, [pc, #192]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d101      	bne.n	8000dee <HAL_DMA_Init+0x38e>
 8000dea:	2301      	movs	r3, #1
 8000dec:	e000      	b.n	8000df0 <HAL_DMA_Init+0x390>
 8000dee:	2300      	movs	r3, #0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	f000 8097 	beq.w	8000f24 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a24      	ldr	r2, [pc, #144]	@ (8000e8c <HAL_DMA_Init+0x42c>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d021      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a22      	ldr	r2, [pc, #136]	@ (8000e90 <HAL_DMA_Init+0x430>)
 8000e06:	4293      	cmp	r3, r2
 8000e08:	d01c      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a21      	ldr	r2, [pc, #132]	@ (8000e94 <HAL_DMA_Init+0x434>)
 8000e10:	4293      	cmp	r3, r2
 8000e12:	d017      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1f      	ldr	r2, [pc, #124]	@ (8000e98 <HAL_DMA_Init+0x438>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d012      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_DMA_Init+0x43c>)
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d00d      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a1c      	ldr	r2, [pc, #112]	@ (8000ea0 <HAL_DMA_Init+0x440>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d008      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <HAL_DMA_Init+0x444>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d003      	beq.n	8000e44 <HAL_DMA_Init+0x3e4>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a19      	ldr	r2, [pc, #100]	@ (8000ea8 <HAL_DMA_Init+0x448>)
 8000e42:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2202      	movs	r2, #2
 8000e48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8000e5c:	697a      	ldr	r2, [r7, #20]
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <HAL_DMA_Init+0x44c>)
 8000e60:	4013      	ands	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	689b      	ldr	r3, [r3, #8]
 8000e68:	2b40      	cmp	r3, #64	@ 0x40
 8000e6a:	d021      	beq.n	8000eb0 <HAL_DMA_Init+0x450>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	2b80      	cmp	r3, #128	@ 0x80
 8000e72:	d102      	bne.n	8000e7a <HAL_DMA_Init+0x41a>
 8000e74:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000e78:	e01b      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e019      	b.n	8000eb2 <HAL_DMA_Init+0x452>
 8000e7e:	bf00      	nop
 8000e80:	fe10803f 	.word	0xfe10803f
 8000e84:	5c001000 	.word	0x5c001000
 8000e88:	ffff0000 	.word	0xffff0000
 8000e8c:	58025408 	.word	0x58025408
 8000e90:	5802541c 	.word	0x5802541c
 8000e94:	58025430 	.word	0x58025430
 8000e98:	58025444 	.word	0x58025444
 8000e9c:	58025458 	.word	0x58025458
 8000ea0:	5802546c 	.word	0x5802546c
 8000ea4:	58025480 	.word	0x58025480
 8000ea8:	58025494 	.word	0x58025494
 8000eac:	fffe000f 	.word	0xfffe000f
 8000eb0:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	68d2      	ldr	r2, [r2, #12]
 8000eb6:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000eb8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	691b      	ldr	r3, [r3, #16]
 8000ebe:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8000ec0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8000ec8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	699b      	ldr	r3, [r3, #24]
 8000ece:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8000ed0:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	69db      	ldr	r3, [r3, #28]
 8000ed6:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8000ed8:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1b      	ldr	r3, [r3, #32]
 8000ede:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8000ee0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8000ee2:	697a      	ldr	r2, [r7, #20]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	697a      	ldr	r2, [r7, #20]
 8000eee:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	461a      	mov	r2, r3
 8000ef6:	4b6e      	ldr	r3, [pc, #440]	@ (80010b0 <HAL_DMA_Init+0x650>)
 8000ef8:	4413      	add	r3, r2
 8000efa:	4a6e      	ldr	r2, [pc, #440]	@ (80010b4 <HAL_DMA_Init+0x654>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	091b      	lsrs	r3, r3, #4
 8000f02:	009a      	lsls	r2, r3, #2
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f002 f9b5 	bl	8003278 <DMA_CalcBaseAndBitshift>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f16:	f003 031f 	and.w	r3, r3, #31
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	409a      	lsls	r2, r3
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	e008      	b.n	8000f36 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2240      	movs	r2, #64	@ 0x40
 8000f28:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2203      	movs	r2, #3
 8000f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8000f32:	2301      	movs	r3, #1
 8000f34:	e0b7      	b.n	80010a6 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a5f      	ldr	r2, [pc, #380]	@ (80010b8 <HAL_DMA_Init+0x658>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d072      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a5d      	ldr	r2, [pc, #372]	@ (80010bc <HAL_DMA_Init+0x65c>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d06d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a5c      	ldr	r2, [pc, #368]	@ (80010c0 <HAL_DMA_Init+0x660>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d068      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a5a      	ldr	r2, [pc, #360]	@ (80010c4 <HAL_DMA_Init+0x664>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d063      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a59      	ldr	r2, [pc, #356]	@ (80010c8 <HAL_DMA_Init+0x668>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d05e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a57      	ldr	r2, [pc, #348]	@ (80010cc <HAL_DMA_Init+0x66c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d059      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a56      	ldr	r2, [pc, #344]	@ (80010d0 <HAL_DMA_Init+0x670>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d054      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a54      	ldr	r2, [pc, #336]	@ (80010d4 <HAL_DMA_Init+0x674>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d04f      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a53      	ldr	r2, [pc, #332]	@ (80010d8 <HAL_DMA_Init+0x678>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d04a      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a51      	ldr	r2, [pc, #324]	@ (80010dc <HAL_DMA_Init+0x67c>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d045      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	4a50      	ldr	r2, [pc, #320]	@ (80010e0 <HAL_DMA_Init+0x680>)
 8000fa0:	4293      	cmp	r3, r2
 8000fa2:	d040      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a4e      	ldr	r2, [pc, #312]	@ (80010e4 <HAL_DMA_Init+0x684>)
 8000faa:	4293      	cmp	r3, r2
 8000fac:	d03b      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	4a4d      	ldr	r2, [pc, #308]	@ (80010e8 <HAL_DMA_Init+0x688>)
 8000fb4:	4293      	cmp	r3, r2
 8000fb6:	d036      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a4b      	ldr	r2, [pc, #300]	@ (80010ec <HAL_DMA_Init+0x68c>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d031      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a4a      	ldr	r2, [pc, #296]	@ (80010f0 <HAL_DMA_Init+0x690>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d02c      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a48      	ldr	r2, [pc, #288]	@ (80010f4 <HAL_DMA_Init+0x694>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d027      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a47      	ldr	r2, [pc, #284]	@ (80010f8 <HAL_DMA_Init+0x698>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d022      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a45      	ldr	r2, [pc, #276]	@ (80010fc <HAL_DMA_Init+0x69c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01d      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a44      	ldr	r2, [pc, #272]	@ (8001100 <HAL_DMA_Init+0x6a0>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d018      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a42      	ldr	r2, [pc, #264]	@ (8001104 <HAL_DMA_Init+0x6a4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	4a41      	ldr	r2, [pc, #260]	@ (8001108 <HAL_DMA_Init+0x6a8>)
 8001004:	4293      	cmp	r3, r2
 8001006:	d00e      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a3f      	ldr	r2, [pc, #252]	@ (800110c <HAL_DMA_Init+0x6ac>)
 800100e:	4293      	cmp	r3, r2
 8001010:	d009      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a3e      	ldr	r2, [pc, #248]	@ (8001110 <HAL_DMA_Init+0x6b0>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d004      	beq.n	8001026 <HAL_DMA_Init+0x5c6>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a3c      	ldr	r2, [pc, #240]	@ (8001114 <HAL_DMA_Init+0x6b4>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d101      	bne.n	800102a <HAL_DMA_Init+0x5ca>
 8001026:	2301      	movs	r3, #1
 8001028:	e000      	b.n	800102c <HAL_DMA_Init+0x5cc>
 800102a:	2300      	movs	r3, #0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d032      	beq.n	8001096 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f002 fa4f 	bl	80034d4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	689b      	ldr	r3, [r3, #8]
 800103a:	2b80      	cmp	r3, #128	@ 0x80
 800103c:	d102      	bne.n	8001044 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	685a      	ldr	r2, [r3, #4]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800104c:	b2d2      	uxtb	r2, r2
 800104e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001054:	687a      	ldr	r2, [r7, #4]
 8001056:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001058:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d010      	beq.n	8001084 <HAL_DMA_Init+0x624>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b08      	cmp	r3, #8
 8001068:	d80c      	bhi.n	8001084 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800106a:	6878      	ldr	r0, [r7, #4]
 800106c:	f002 facc 	bl	8003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	e008      	b.n	8001096 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2200      	movs	r2, #0
 8001094:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2200      	movs	r2, #0
 800109a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80010a4:	2300      	movs	r3, #0
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	a7fdabf8 	.word	0xa7fdabf8
 80010b4:	cccccccd 	.word	0xcccccccd
 80010b8:	40020010 	.word	0x40020010
 80010bc:	40020028 	.word	0x40020028
 80010c0:	40020040 	.word	0x40020040
 80010c4:	40020058 	.word	0x40020058
 80010c8:	40020070 	.word	0x40020070
 80010cc:	40020088 	.word	0x40020088
 80010d0:	400200a0 	.word	0x400200a0
 80010d4:	400200b8 	.word	0x400200b8
 80010d8:	40020410 	.word	0x40020410
 80010dc:	40020428 	.word	0x40020428
 80010e0:	40020440 	.word	0x40020440
 80010e4:	40020458 	.word	0x40020458
 80010e8:	40020470 	.word	0x40020470
 80010ec:	40020488 	.word	0x40020488
 80010f0:	400204a0 	.word	0x400204a0
 80010f4:	400204b8 	.word	0x400204b8
 80010f8:	58025408 	.word	0x58025408
 80010fc:	5802541c 	.word	0x5802541c
 8001100:	58025430 	.word	0x58025430
 8001104:	58025444 	.word	0x58025444
 8001108:	58025458 	.word	0x58025458
 800110c:	5802546c 	.word	0x5802546c
 8001110:	58025480 	.word	0x58025480
 8001114:	58025494 	.word	0x58025494

08001118 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	60f8      	str	r0, [r7, #12]
 8001120:	60b9      	str	r1, [r7, #8]
 8001122:	607a      	str	r2, [r7, #4]
 8001124:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001126:	2300      	movs	r3, #0
 8001128:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d101      	bne.n	8001134 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e226      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_DMA_Start_IT+0x2a>
 800113e:	2302      	movs	r3, #2
 8001140:	e21f      	b.n	8001582 <HAL_DMA_Start_IT+0x46a>
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b01      	cmp	r3, #1
 8001154:	f040 820a 	bne.w	800156c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	2202      	movs	r2, #2
 800115c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	2200      	movs	r2, #0
 8001164:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a68      	ldr	r2, [pc, #416]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800116c:	4293      	cmp	r3, r2
 800116e:	d04a      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a66      	ldr	r2, [pc, #408]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d045      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a65      	ldr	r2, [pc, #404]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d040      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a63      	ldr	r2, [pc, #396]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d03b      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a62      	ldr	r2, [pc, #392]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d036      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a60      	ldr	r2, [pc, #384]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d031      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d02c      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a5d      	ldr	r2, [pc, #372]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d027      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	4a5c      	ldr	r2, [pc, #368]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d022      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a5a      	ldr	r2, [pc, #360]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d01d      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	4a59      	ldr	r2, [pc, #356]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d018      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a57      	ldr	r2, [pc, #348]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	4a56      	ldr	r2, [pc, #344]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80011e4:	4293      	cmp	r3, r2
 80011e6:	d00e      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a54      	ldr	r2, [pc, #336]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d009      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a53      	ldr	r2, [pc, #332]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	d004      	beq.n	8001206 <HAL_DMA_Start_IT+0xee>
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a51      	ldr	r2, [pc, #324]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d108      	bne.n	8001218 <HAL_DMA_Start_IT+0x100>
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0201 	bic.w	r2, r2, #1
 8001214:	601a      	str	r2, [r3, #0]
 8001216:	e007      	b.n	8001228 <HAL_DMA_Start_IT+0x110>
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f022 0201 	bic.w	r2, r2, #1
 8001226:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	68b9      	ldr	r1, [r7, #8]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f001 fe76 	bl	8002f20 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a34      	ldr	r2, [pc, #208]	@ (800130c <HAL_DMA_Start_IT+0x1f4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d04a      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a33      	ldr	r2, [pc, #204]	@ (8001310 <HAL_DMA_Start_IT+0x1f8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d045      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a31      	ldr	r2, [pc, #196]	@ (8001314 <HAL_DMA_Start_IT+0x1fc>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d040      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a30      	ldr	r2, [pc, #192]	@ (8001318 <HAL_DMA_Start_IT+0x200>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d03b      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	4a2e      	ldr	r2, [pc, #184]	@ (800131c <HAL_DMA_Start_IT+0x204>)
 8001262:	4293      	cmp	r3, r2
 8001264:	d036      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a2d      	ldr	r2, [pc, #180]	@ (8001320 <HAL_DMA_Start_IT+0x208>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d031      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a2b      	ldr	r2, [pc, #172]	@ (8001324 <HAL_DMA_Start_IT+0x20c>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d02c      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a2a      	ldr	r2, [pc, #168]	@ (8001328 <HAL_DMA_Start_IT+0x210>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d027      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a28      	ldr	r2, [pc, #160]	@ (800132c <HAL_DMA_Start_IT+0x214>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d022      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <HAL_DMA_Start_IT+0x218>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d01d      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a25      	ldr	r2, [pc, #148]	@ (8001334 <HAL_DMA_Start_IT+0x21c>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d018      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a24      	ldr	r2, [pc, #144]	@ (8001338 <HAL_DMA_Start_IT+0x220>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d013      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a22      	ldr	r2, [pc, #136]	@ (800133c <HAL_DMA_Start_IT+0x224>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d00e      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a21      	ldr	r2, [pc, #132]	@ (8001340 <HAL_DMA_Start_IT+0x228>)
 80012bc:	4293      	cmp	r3, r2
 80012be:	d009      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a1f      	ldr	r2, [pc, #124]	@ (8001344 <HAL_DMA_Start_IT+0x22c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d004      	beq.n	80012d4 <HAL_DMA_Start_IT+0x1bc>
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001348 <HAL_DMA_Start_IT+0x230>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d101      	bne.n	80012d8 <HAL_DMA_Start_IT+0x1c0>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <HAL_DMA_Start_IT+0x1c2>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d036      	beq.n	800134c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f023 021e 	bic.w	r2, r3, #30
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f042 0216 	orr.w	r2, r2, #22
 80012f0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d03e      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f042 0208 	orr.w	r2, r2, #8
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e035      	b.n	8001378 <HAL_DMA_Start_IT+0x260>
 800130c:	40020010 	.word	0x40020010
 8001310:	40020028 	.word	0x40020028
 8001314:	40020040 	.word	0x40020040
 8001318:	40020058 	.word	0x40020058
 800131c:	40020070 	.word	0x40020070
 8001320:	40020088 	.word	0x40020088
 8001324:	400200a0 	.word	0x400200a0
 8001328:	400200b8 	.word	0x400200b8
 800132c:	40020410 	.word	0x40020410
 8001330:	40020428 	.word	0x40020428
 8001334:	40020440 	.word	0x40020440
 8001338:	40020458 	.word	0x40020458
 800133c:	40020470 	.word	0x40020470
 8001340:	40020488 	.word	0x40020488
 8001344:	400204a0 	.word	0x400204a0
 8001348:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f023 020e 	bic.w	r2, r3, #14
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f042 020a 	orr.w	r2, r2, #10
 800135e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001364:	2b00      	cmp	r3, #0
 8001366:	d007      	beq.n	8001378 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f042 0204 	orr.w	r2, r2, #4
 8001376:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a83      	ldr	r2, [pc, #524]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d072      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a82      	ldr	r2, [pc, #520]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d06d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a80      	ldr	r2, [pc, #512]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d068      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a7f      	ldr	r2, [pc, #508]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d063      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a7d      	ldr	r2, [pc, #500]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d05e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a7c      	ldr	r2, [pc, #496]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d059      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a7a      	ldr	r2, [pc, #488]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d054      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a79      	ldr	r2, [pc, #484]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d04f      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a77      	ldr	r2, [pc, #476]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d04a      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4a76      	ldr	r2, [pc, #472]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d045      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a74      	ldr	r2, [pc, #464]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 80013e2:	4293      	cmp	r3, r2
 80013e4:	d040      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4a73      	ldr	r2, [pc, #460]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	d03b      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a71      	ldr	r2, [pc, #452]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 80013f6:	4293      	cmp	r3, r2
 80013f8:	d036      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a70      	ldr	r2, [pc, #448]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d031      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4a6e      	ldr	r2, [pc, #440]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800140a:	4293      	cmp	r3, r2
 800140c:	d02c      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a6d      	ldr	r2, [pc, #436]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d027      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a6b      	ldr	r2, [pc, #428]	@ (80015cc <HAL_DMA_Start_IT+0x4b4>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d022      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a6a      	ldr	r2, [pc, #424]	@ (80015d0 <HAL_DMA_Start_IT+0x4b8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d01d      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a68      	ldr	r2, [pc, #416]	@ (80015d4 <HAL_DMA_Start_IT+0x4bc>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d018      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a67      	ldr	r2, [pc, #412]	@ (80015d8 <HAL_DMA_Start_IT+0x4c0>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d013      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a65      	ldr	r2, [pc, #404]	@ (80015dc <HAL_DMA_Start_IT+0x4c4>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d00e      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a64      	ldr	r2, [pc, #400]	@ (80015e0 <HAL_DMA_Start_IT+0x4c8>)
 8001450:	4293      	cmp	r3, r2
 8001452:	d009      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4a62      	ldr	r2, [pc, #392]	@ (80015e4 <HAL_DMA_Start_IT+0x4cc>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d004      	beq.n	8001468 <HAL_DMA_Start_IT+0x350>
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a61      	ldr	r2, [pc, #388]	@ (80015e8 <HAL_DMA_Start_IT+0x4d0>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d101      	bne.n	800146c <HAL_DMA_Start_IT+0x354>
 8001468:	2301      	movs	r3, #1
 800146a:	e000      	b.n	800146e <HAL_DMA_Start_IT+0x356>
 800146c:	2300      	movs	r3, #0
 800146e:	2b00      	cmp	r3, #0
 8001470:	d01a      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800147c:	2b00      	cmp	r3, #0
 800147e:	d007      	beq.n	8001490 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800148a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800148e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001494:	2b00      	cmp	r3, #0
 8001496:	d007      	beq.n	80014a8 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80014a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014a6:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	4a37      	ldr	r2, [pc, #220]	@ (800158c <HAL_DMA_Start_IT+0x474>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d04a      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a36      	ldr	r2, [pc, #216]	@ (8001590 <HAL_DMA_Start_IT+0x478>)
 80014b8:	4293      	cmp	r3, r2
 80014ba:	d045      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a34      	ldr	r2, [pc, #208]	@ (8001594 <HAL_DMA_Start_IT+0x47c>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d040      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4a33      	ldr	r2, [pc, #204]	@ (8001598 <HAL_DMA_Start_IT+0x480>)
 80014cc:	4293      	cmp	r3, r2
 80014ce:	d03b      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a31      	ldr	r2, [pc, #196]	@ (800159c <HAL_DMA_Start_IT+0x484>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	d036      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a30      	ldr	r2, [pc, #192]	@ (80015a0 <HAL_DMA_Start_IT+0x488>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d031      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4a2e      	ldr	r2, [pc, #184]	@ (80015a4 <HAL_DMA_Start_IT+0x48c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d02c      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a2d      	ldr	r2, [pc, #180]	@ (80015a8 <HAL_DMA_Start_IT+0x490>)
 80014f4:	4293      	cmp	r3, r2
 80014f6:	d027      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_DMA_Start_IT+0x494>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d022      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a2a      	ldr	r2, [pc, #168]	@ (80015b0 <HAL_DMA_Start_IT+0x498>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d01d      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4a28      	ldr	r2, [pc, #160]	@ (80015b4 <HAL_DMA_Start_IT+0x49c>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d018      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4a27      	ldr	r2, [pc, #156]	@ (80015b8 <HAL_DMA_Start_IT+0x4a0>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d013      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a25      	ldr	r2, [pc, #148]	@ (80015bc <HAL_DMA_Start_IT+0x4a4>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00e      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	4a24      	ldr	r2, [pc, #144]	@ (80015c0 <HAL_DMA_Start_IT+0x4a8>)
 8001530:	4293      	cmp	r3, r2
 8001532:	d009      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a22      	ldr	r2, [pc, #136]	@ (80015c4 <HAL_DMA_Start_IT+0x4ac>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d004      	beq.n	8001548 <HAL_DMA_Start_IT+0x430>
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	4a21      	ldr	r2, [pc, #132]	@ (80015c8 <HAL_DMA_Start_IT+0x4b0>)
 8001544:	4293      	cmp	r3, r2
 8001546:	d108      	bne.n	800155a <HAL_DMA_Start_IT+0x442>
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f042 0201 	orr.w	r2, r2, #1
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	e012      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f042 0201 	orr.w	r2, r2, #1
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	e009      	b.n	8001580 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001572:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	2200      	movs	r2, #0
 8001578:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001580:	7dfb      	ldrb	r3, [r7, #23]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3718      	adds	r7, #24
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	40020010 	.word	0x40020010
 8001590:	40020028 	.word	0x40020028
 8001594:	40020040 	.word	0x40020040
 8001598:	40020058 	.word	0x40020058
 800159c:	40020070 	.word	0x40020070
 80015a0:	40020088 	.word	0x40020088
 80015a4:	400200a0 	.word	0x400200a0
 80015a8:	400200b8 	.word	0x400200b8
 80015ac:	40020410 	.word	0x40020410
 80015b0:	40020428 	.word	0x40020428
 80015b4:	40020440 	.word	0x40020440
 80015b8:	40020458 	.word	0x40020458
 80015bc:	40020470 	.word	0x40020470
 80015c0:	40020488 	.word	0x40020488
 80015c4:	400204a0 	.word	0x400204a0
 80015c8:	400204b8 	.word	0x400204b8
 80015cc:	58025408 	.word	0x58025408
 80015d0:	5802541c 	.word	0x5802541c
 80015d4:	58025430 	.word	0x58025430
 80015d8:	58025444 	.word	0x58025444
 80015dc:	58025458 	.word	0x58025458
 80015e0:	5802546c 	.word	0x5802546c
 80015e4:	58025480 	.word	0x58025480
 80015e8:	58025494 	.word	0x58025494

080015ec <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80015f4:	f7ff f8e8 	bl	80007c8 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e2dc      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800160a:	b2db      	uxtb	r3, r3
 800160c:	2b02      	cmp	r3, #2
 800160e:	d008      	beq.n	8001622 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2280      	movs	r2, #128	@ 0x80
 8001614:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	e2cd      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a76      	ldr	r2, [pc, #472]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d04a      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a74      	ldr	r2, [pc, #464]	@ (8001804 <HAL_DMA_Abort+0x218>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d045      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a73      	ldr	r2, [pc, #460]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d040      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4a71      	ldr	r2, [pc, #452]	@ (800180c <HAL_DMA_Abort+0x220>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d03b      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a70      	ldr	r2, [pc, #448]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d036      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6e      	ldr	r2, [pc, #440]	@ (8001814 <HAL_DMA_Abort+0x228>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d031      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a6d      	ldr	r2, [pc, #436]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d02c      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a6b      	ldr	r2, [pc, #428]	@ (800181c <HAL_DMA_Abort+0x230>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d027      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a6a      	ldr	r2, [pc, #424]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d022      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a68      	ldr	r2, [pc, #416]	@ (8001824 <HAL_DMA_Abort+0x238>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d01d      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a67      	ldr	r2, [pc, #412]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d018      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a65      	ldr	r2, [pc, #404]	@ (800182c <HAL_DMA_Abort+0x240>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d013      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a64      	ldr	r2, [pc, #400]	@ (8001830 <HAL_DMA_Abort+0x244>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d00e      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4a62      	ldr	r2, [pc, #392]	@ (8001834 <HAL_DMA_Abort+0x248>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d009      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	4a61      	ldr	r2, [pc, #388]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d004      	beq.n	80016c2 <HAL_DMA_Abort+0xd6>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a5f      	ldr	r2, [pc, #380]	@ (800183c <HAL_DMA_Abort+0x250>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d101      	bne.n	80016c6 <HAL_DMA_Abort+0xda>
 80016c2:	2301      	movs	r3, #1
 80016c4:	e000      	b.n	80016c8 <HAL_DMA_Abort+0xdc>
 80016c6:	2300      	movs	r3, #0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 021e 	bic.w	r2, r2, #30
 80016da:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	695a      	ldr	r2, [r3, #20]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80016ea:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	617b      	str	r3, [r7, #20]
 80016f2:	e00a      	b.n	800170a <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f022 020e 	bic.w	r2, r2, #14
 8001702:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4a3c      	ldr	r2, [pc, #240]	@ (8001800 <HAL_DMA_Abort+0x214>)
 8001710:	4293      	cmp	r3, r2
 8001712:	d072      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a3a      	ldr	r2, [pc, #232]	@ (8001804 <HAL_DMA_Abort+0x218>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d06d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a39      	ldr	r2, [pc, #228]	@ (8001808 <HAL_DMA_Abort+0x21c>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d068      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a37      	ldr	r2, [pc, #220]	@ (800180c <HAL_DMA_Abort+0x220>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d063      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a36      	ldr	r2, [pc, #216]	@ (8001810 <HAL_DMA_Abort+0x224>)
 8001738:	4293      	cmp	r3, r2
 800173a:	d05e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a34      	ldr	r2, [pc, #208]	@ (8001814 <HAL_DMA_Abort+0x228>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d059      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a33      	ldr	r2, [pc, #204]	@ (8001818 <HAL_DMA_Abort+0x22c>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d054      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a31      	ldr	r2, [pc, #196]	@ (800181c <HAL_DMA_Abort+0x230>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d04f      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	4a30      	ldr	r2, [pc, #192]	@ (8001820 <HAL_DMA_Abort+0x234>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d04a      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2e      	ldr	r2, [pc, #184]	@ (8001824 <HAL_DMA_Abort+0x238>)
 800176a:	4293      	cmp	r3, r2
 800176c:	d045      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <HAL_DMA_Abort+0x23c>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d040      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a2b      	ldr	r2, [pc, #172]	@ (800182c <HAL_DMA_Abort+0x240>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d03b      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a2a      	ldr	r2, [pc, #168]	@ (8001830 <HAL_DMA_Abort+0x244>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d036      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a28      	ldr	r2, [pc, #160]	@ (8001834 <HAL_DMA_Abort+0x248>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d031      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a27      	ldr	r2, [pc, #156]	@ (8001838 <HAL_DMA_Abort+0x24c>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d02c      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a25      	ldr	r2, [pc, #148]	@ (800183c <HAL_DMA_Abort+0x250>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d027      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a24      	ldr	r2, [pc, #144]	@ (8001840 <HAL_DMA_Abort+0x254>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d022      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a22      	ldr	r2, [pc, #136]	@ (8001844 <HAL_DMA_Abort+0x258>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01d      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a21      	ldr	r2, [pc, #132]	@ (8001848 <HAL_DMA_Abort+0x25c>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d018      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a1f      	ldr	r2, [pc, #124]	@ (800184c <HAL_DMA_Abort+0x260>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d013      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001850 <HAL_DMA_Abort+0x264>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d00e      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001854 <HAL_DMA_Abort+0x268>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d009      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a1b      	ldr	r2, [pc, #108]	@ (8001858 <HAL_DMA_Abort+0x26c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d004      	beq.n	80017fa <HAL_DMA_Abort+0x20e>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a19      	ldr	r2, [pc, #100]	@ (800185c <HAL_DMA_Abort+0x270>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d132      	bne.n	8001860 <HAL_DMA_Abort+0x274>
 80017fa:	2301      	movs	r3, #1
 80017fc:	e031      	b.n	8001862 <HAL_DMA_Abort+0x276>
 80017fe:	bf00      	nop
 8001800:	40020010 	.word	0x40020010
 8001804:	40020028 	.word	0x40020028
 8001808:	40020040 	.word	0x40020040
 800180c:	40020058 	.word	0x40020058
 8001810:	40020070 	.word	0x40020070
 8001814:	40020088 	.word	0x40020088
 8001818:	400200a0 	.word	0x400200a0
 800181c:	400200b8 	.word	0x400200b8
 8001820:	40020410 	.word	0x40020410
 8001824:	40020428 	.word	0x40020428
 8001828:	40020440 	.word	0x40020440
 800182c:	40020458 	.word	0x40020458
 8001830:	40020470 	.word	0x40020470
 8001834:	40020488 	.word	0x40020488
 8001838:	400204a0 	.word	0x400204a0
 800183c:	400204b8 	.word	0x400204b8
 8001840:	58025408 	.word	0x58025408
 8001844:	5802541c 	.word	0x5802541c
 8001848:	58025430 	.word	0x58025430
 800184c:	58025444 	.word	0x58025444
 8001850:	58025458 	.word	0x58025458
 8001854:	5802546c 	.word	0x5802546c
 8001858:	58025480 	.word	0x58025480
 800185c:	58025494 	.word	0x58025494
 8001860:	2300      	movs	r3, #0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d007      	beq.n	8001876 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001870:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001874:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4a6d      	ldr	r2, [pc, #436]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d04a      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a6b      	ldr	r2, [pc, #428]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d045      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a6a      	ldr	r2, [pc, #424]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d040      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a68      	ldr	r2, [pc, #416]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d03b      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4a67      	ldr	r2, [pc, #412]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d036      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a65      	ldr	r2, [pc, #404]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d031      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a64      	ldr	r2, [pc, #400]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d02c      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a62      	ldr	r2, [pc, #392]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d027      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a61      	ldr	r2, [pc, #388]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d022      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a5f      	ldr	r2, [pc, #380]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d01d      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a5e      	ldr	r2, [pc, #376]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d018      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4a5c      	ldr	r2, [pc, #368]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80018ea:	4293      	cmp	r3, r2
 80018ec:	d013      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	4a5b      	ldr	r2, [pc, #364]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80018f4:	4293      	cmp	r3, r2
 80018f6:	d00e      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4a59      	ldr	r2, [pc, #356]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80018fe:	4293      	cmp	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a58      	ldr	r2, [pc, #352]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001908:	4293      	cmp	r3, r2
 800190a:	d004      	beq.n	8001916 <HAL_DMA_Abort+0x32a>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a56      	ldr	r2, [pc, #344]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001912:	4293      	cmp	r3, r2
 8001914:	d108      	bne.n	8001928 <HAL_DMA_Abort+0x33c>
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 0201 	bic.w	r2, r2, #1
 8001924:	601a      	str	r2, [r3, #0]
 8001926:	e007      	b.n	8001938 <HAL_DMA_Abort+0x34c>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f022 0201 	bic.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001938:	e013      	b.n	8001962 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800193a:	f7fe ff45 	bl	80007c8 <HAL_GetTick>
 800193e:	4602      	mov	r2, r0
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	1ad3      	subs	r3, r2, r3
 8001944:	2b05      	cmp	r3, #5
 8001946:	d90c      	bls.n	8001962 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	2220      	movs	r2, #32
 800194c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	2203      	movs	r2, #3
 8001952:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e12d      	b.n	8001bbe <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d1e5      	bne.n	800193a <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a2f      	ldr	r2, [pc, #188]	@ (8001a30 <HAL_DMA_Abort+0x444>)
 8001974:	4293      	cmp	r3, r2
 8001976:	d04a      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a2d      	ldr	r2, [pc, #180]	@ (8001a34 <HAL_DMA_Abort+0x448>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d045      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a2c      	ldr	r2, [pc, #176]	@ (8001a38 <HAL_DMA_Abort+0x44c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	d040      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a2a      	ldr	r2, [pc, #168]	@ (8001a3c <HAL_DMA_Abort+0x450>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d03b      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4a29      	ldr	r2, [pc, #164]	@ (8001a40 <HAL_DMA_Abort+0x454>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d036      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a27      	ldr	r2, [pc, #156]	@ (8001a44 <HAL_DMA_Abort+0x458>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d031      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a26      	ldr	r2, [pc, #152]	@ (8001a48 <HAL_DMA_Abort+0x45c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d02c      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a24      	ldr	r2, [pc, #144]	@ (8001a4c <HAL_DMA_Abort+0x460>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d027      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4a23      	ldr	r2, [pc, #140]	@ (8001a50 <HAL_DMA_Abort+0x464>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d022      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_DMA_Abort+0x468>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d01d      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a20      	ldr	r2, [pc, #128]	@ (8001a58 <HAL_DMA_Abort+0x46c>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d018      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a1e      	ldr	r2, [pc, #120]	@ (8001a5c <HAL_DMA_Abort+0x470>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d013      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001a60 <HAL_DMA_Abort+0x474>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d00e      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a64 <HAL_DMA_Abort+0x478>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d009      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001a68 <HAL_DMA_Abort+0x47c>)
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d004      	beq.n	8001a0e <HAL_DMA_Abort+0x422>
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a18      	ldr	r2, [pc, #96]	@ (8001a6c <HAL_DMA_Abort+0x480>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d101      	bne.n	8001a12 <HAL_DMA_Abort+0x426>
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e000      	b.n	8001a14 <HAL_DMA_Abort+0x428>
 8001a12:	2300      	movs	r3, #0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d02b      	beq.n	8001a70 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1c:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	223f      	movs	r2, #63	@ 0x3f
 8001a28:	409a      	lsls	r2, r3
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	609a      	str	r2, [r3, #8]
 8001a2e:	e02a      	b.n	8001a86 <HAL_DMA_Abort+0x49a>
 8001a30:	40020010 	.word	0x40020010
 8001a34:	40020028 	.word	0x40020028
 8001a38:	40020040 	.word	0x40020040
 8001a3c:	40020058 	.word	0x40020058
 8001a40:	40020070 	.word	0x40020070
 8001a44:	40020088 	.word	0x40020088
 8001a48:	400200a0 	.word	0x400200a0
 8001a4c:	400200b8 	.word	0x400200b8
 8001a50:	40020410 	.word	0x40020410
 8001a54:	40020428 	.word	0x40020428
 8001a58:	40020440 	.word	0x40020440
 8001a5c:	40020458 	.word	0x40020458
 8001a60:	40020470 	.word	0x40020470
 8001a64:	40020488 	.word	0x40020488
 8001a68:	400204a0 	.word	0x400204a0
 8001a6c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a74:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a7a:	f003 031f 	and.w	r3, r3, #31
 8001a7e:	2201      	movs	r2, #1
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a4f      	ldr	r2, [pc, #316]	@ (8001bc8 <HAL_DMA_Abort+0x5dc>)
 8001a8c:	4293      	cmp	r3, r2
 8001a8e:	d072      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a4d      	ldr	r2, [pc, #308]	@ (8001bcc <HAL_DMA_Abort+0x5e0>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d06d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a4c      	ldr	r2, [pc, #304]	@ (8001bd0 <HAL_DMA_Abort+0x5e4>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d068      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd4 <HAL_DMA_Abort+0x5e8>)
 8001aaa:	4293      	cmp	r3, r2
 8001aac:	d063      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a49      	ldr	r2, [pc, #292]	@ (8001bd8 <HAL_DMA_Abort+0x5ec>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d05e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a47      	ldr	r2, [pc, #284]	@ (8001bdc <HAL_DMA_Abort+0x5f0>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d059      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a46      	ldr	r2, [pc, #280]	@ (8001be0 <HAL_DMA_Abort+0x5f4>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d054      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4a44      	ldr	r2, [pc, #272]	@ (8001be4 <HAL_DMA_Abort+0x5f8>)
 8001ad2:	4293      	cmp	r3, r2
 8001ad4:	d04f      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4a43      	ldr	r2, [pc, #268]	@ (8001be8 <HAL_DMA_Abort+0x5fc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d04a      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a41      	ldr	r2, [pc, #260]	@ (8001bec <HAL_DMA_Abort+0x600>)
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d045      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	4a40      	ldr	r2, [pc, #256]	@ (8001bf0 <HAL_DMA_Abort+0x604>)
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d040      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a3e      	ldr	r2, [pc, #248]	@ (8001bf4 <HAL_DMA_Abort+0x608>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d03b      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a3d      	ldr	r2, [pc, #244]	@ (8001bf8 <HAL_DMA_Abort+0x60c>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	d036      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a3b      	ldr	r2, [pc, #236]	@ (8001bfc <HAL_DMA_Abort+0x610>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d031      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	4a3a      	ldr	r2, [pc, #232]	@ (8001c00 <HAL_DMA_Abort+0x614>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d02c      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a38      	ldr	r2, [pc, #224]	@ (8001c04 <HAL_DMA_Abort+0x618>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d027      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a37      	ldr	r2, [pc, #220]	@ (8001c08 <HAL_DMA_Abort+0x61c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d022      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a35      	ldr	r2, [pc, #212]	@ (8001c0c <HAL_DMA_Abort+0x620>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d01d      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4a34      	ldr	r2, [pc, #208]	@ (8001c10 <HAL_DMA_Abort+0x624>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d018      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a32      	ldr	r2, [pc, #200]	@ (8001c14 <HAL_DMA_Abort+0x628>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d013      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a31      	ldr	r2, [pc, #196]	@ (8001c18 <HAL_DMA_Abort+0x62c>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00e      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4a2f      	ldr	r2, [pc, #188]	@ (8001c1c <HAL_DMA_Abort+0x630>)
 8001b5e:	4293      	cmp	r3, r2
 8001b60:	d009      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4a2e      	ldr	r2, [pc, #184]	@ (8001c20 <HAL_DMA_Abort+0x634>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d004      	beq.n	8001b76 <HAL_DMA_Abort+0x58a>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <HAL_DMA_Abort+0x638>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d101      	bne.n	8001b7a <HAL_DMA_Abort+0x58e>
 8001b76:	2301      	movs	r3, #1
 8001b78:	e000      	b.n	8001b7c <HAL_DMA_Abort+0x590>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d015      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001b84:	687a      	ldr	r2, [r7, #4]
 8001b86:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001b88:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d00c      	beq.n	8001bac <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001b9c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ba6:	687a      	ldr	r2, [r7, #4]
 8001ba8:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8001baa:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3718      	adds	r7, #24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40020010 	.word	0x40020010
 8001bcc:	40020028 	.word	0x40020028
 8001bd0:	40020040 	.word	0x40020040
 8001bd4:	40020058 	.word	0x40020058
 8001bd8:	40020070 	.word	0x40020070
 8001bdc:	40020088 	.word	0x40020088
 8001be0:	400200a0 	.word	0x400200a0
 8001be4:	400200b8 	.word	0x400200b8
 8001be8:	40020410 	.word	0x40020410
 8001bec:	40020428 	.word	0x40020428
 8001bf0:	40020440 	.word	0x40020440
 8001bf4:	40020458 	.word	0x40020458
 8001bf8:	40020470 	.word	0x40020470
 8001bfc:	40020488 	.word	0x40020488
 8001c00:	400204a0 	.word	0x400204a0
 8001c04:	400204b8 	.word	0x400204b8
 8001c08:	58025408 	.word	0x58025408
 8001c0c:	5802541c 	.word	0x5802541c
 8001c10:	58025430 	.word	0x58025430
 8001c14:	58025444 	.word	0x58025444
 8001c18:	58025458 	.word	0x58025458
 8001c1c:	5802546c 	.word	0x5802546c
 8001c20:	58025480 	.word	0x58025480
 8001c24:	58025494 	.word	0x58025494

08001c28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b084      	sub	sp, #16
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8001c36:	2301      	movs	r3, #1
 8001c38:	e237      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c40:	b2db      	uxtb	r3, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d004      	beq.n	8001c50 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2280      	movs	r2, #128	@ 0x80
 8001c4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e22c      	b.n	80020aa <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a5c      	ldr	r2, [pc, #368]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d04a      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a5b      	ldr	r2, [pc, #364]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d045      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a59      	ldr	r2, [pc, #356]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d040      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4a58      	ldr	r2, [pc, #352]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d03b      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a56      	ldr	r2, [pc, #344]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d036      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4a55      	ldr	r2, [pc, #340]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001c88:	4293      	cmp	r3, r2
 8001c8a:	d031      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a53      	ldr	r2, [pc, #332]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d02c      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a52      	ldr	r2, [pc, #328]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d027      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a50      	ldr	r2, [pc, #320]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d022      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4a4f      	ldr	r2, [pc, #316]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d01d      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a4d      	ldr	r2, [pc, #308]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d018      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a4c      	ldr	r2, [pc, #304]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d013      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d00e      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4a49      	ldr	r2, [pc, #292]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d009      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a47      	ldr	r2, [pc, #284]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d004      	beq.n	8001cf0 <HAL_DMA_Abort_IT+0xc8>
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a46      	ldr	r2, [pc, #280]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d101      	bne.n	8001cf4 <HAL_DMA_Abort_IT+0xcc>
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e000      	b.n	8001cf6 <HAL_DMA_Abort_IT+0xce>
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8086 	beq.w	8001e08 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2204      	movs	r2, #4
 8001d00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc8 <HAL_DMA_Abort_IT+0x1a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d04a      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4a2e      	ldr	r2, [pc, #184]	@ (8001dcc <HAL_DMA_Abort_IT+0x1a4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d045      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4a2c      	ldr	r2, [pc, #176]	@ (8001dd0 <HAL_DMA_Abort_IT+0x1a8>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d040      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2b      	ldr	r2, [pc, #172]	@ (8001dd4 <HAL_DMA_Abort_IT+0x1ac>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d03b      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a29      	ldr	r2, [pc, #164]	@ (8001dd8 <HAL_DMA_Abort_IT+0x1b0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d036      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4a28      	ldr	r2, [pc, #160]	@ (8001ddc <HAL_DMA_Abort_IT+0x1b4>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d031      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a26      	ldr	r2, [pc, #152]	@ (8001de0 <HAL_DMA_Abort_IT+0x1b8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d02c      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_DMA_Abort_IT+0x1bc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d027      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a23      	ldr	r2, [pc, #140]	@ (8001de8 <HAL_DMA_Abort_IT+0x1c0>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d022      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a22      	ldr	r2, [pc, #136]	@ (8001dec <HAL_DMA_Abort_IT+0x1c4>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d01d      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a20      	ldr	r2, [pc, #128]	@ (8001df0 <HAL_DMA_Abort_IT+0x1c8>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d018      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1f      	ldr	r2, [pc, #124]	@ (8001df4 <HAL_DMA_Abort_IT+0x1cc>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d013      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a1d      	ldr	r2, [pc, #116]	@ (8001df8 <HAL_DMA_Abort_IT+0x1d0>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00e      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dfc <HAL_DMA_Abort_IT+0x1d4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d009      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4a1a      	ldr	r2, [pc, #104]	@ (8001e00 <HAL_DMA_Abort_IT+0x1d8>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d004      	beq.n	8001da4 <HAL_DMA_Abort_IT+0x17c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4a19      	ldr	r2, [pc, #100]	@ (8001e04 <HAL_DMA_Abort_IT+0x1dc>)
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d108      	bne.n	8001db6 <HAL_DMA_Abort_IT+0x18e>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f022 0201 	bic.w	r2, r2, #1
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e178      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f022 0201 	bic.w	r2, r2, #1
 8001dc4:	601a      	str	r2, [r3, #0]
 8001dc6:	e16f      	b.n	80020a8 <HAL_DMA_Abort_IT+0x480>
 8001dc8:	40020010 	.word	0x40020010
 8001dcc:	40020028 	.word	0x40020028
 8001dd0:	40020040 	.word	0x40020040
 8001dd4:	40020058 	.word	0x40020058
 8001dd8:	40020070 	.word	0x40020070
 8001ddc:	40020088 	.word	0x40020088
 8001de0:	400200a0 	.word	0x400200a0
 8001de4:	400200b8 	.word	0x400200b8
 8001de8:	40020410 	.word	0x40020410
 8001dec:	40020428 	.word	0x40020428
 8001df0:	40020440 	.word	0x40020440
 8001df4:	40020458 	.word	0x40020458
 8001df8:	40020470 	.word	0x40020470
 8001dfc:	40020488 	.word	0x40020488
 8001e00:	400204a0 	.word	0x400204a0
 8001e04:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	681a      	ldr	r2, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f022 020e 	bic.w	r2, r2, #14
 8001e16:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a6c      	ldr	r2, [pc, #432]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d04a      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	4a6b      	ldr	r2, [pc, #428]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d045      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4a69      	ldr	r2, [pc, #420]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d040      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a68      	ldr	r2, [pc, #416]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d03b      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a66      	ldr	r2, [pc, #408]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d036      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a65      	ldr	r2, [pc, #404]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d031      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a63      	ldr	r2, [pc, #396]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d02c      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	4a62      	ldr	r2, [pc, #392]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d027      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a60      	ldr	r2, [pc, #384]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d022      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4a5f      	ldr	r2, [pc, #380]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d01d      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d018      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a5c      	ldr	r2, [pc, #368]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a5a      	ldr	r2, [pc, #360]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d00e      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4a59      	ldr	r2, [pc, #356]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d009      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a57      	ldr	r2, [pc, #348]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d004      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x290>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a56      	ldr	r2, [pc, #344]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	d108      	bne.n	8001eca <HAL_DMA_Abort_IT+0x2a2>
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_DMA_Abort_IT+0x2b2>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f022 0201 	bic.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	@ (8001fd0 <HAL_DMA_Abort_IT+0x3a8>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d072      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8001fd4 <HAL_DMA_Abort_IT+0x3ac>)
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d06d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a39      	ldr	r2, [pc, #228]	@ (8001fd8 <HAL_DMA_Abort_IT+0x3b0>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d068      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a37      	ldr	r2, [pc, #220]	@ (8001fdc <HAL_DMA_Abort_IT+0x3b4>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d063      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a36      	ldr	r2, [pc, #216]	@ (8001fe0 <HAL_DMA_Abort_IT+0x3b8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d05e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a34      	ldr	r2, [pc, #208]	@ (8001fe4 <HAL_DMA_Abort_IT+0x3bc>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d059      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a33      	ldr	r2, [pc, #204]	@ (8001fe8 <HAL_DMA_Abort_IT+0x3c0>)
 8001f1c:	4293      	cmp	r3, r2
 8001f1e:	d054      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <HAL_DMA_Abort_IT+0x3c4>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d04f      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_DMA_Abort_IT+0x3c8>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d04a      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a2e      	ldr	r2, [pc, #184]	@ (8001ff4 <HAL_DMA_Abort_IT+0x3cc>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d045      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a2d      	ldr	r2, [pc, #180]	@ (8001ff8 <HAL_DMA_Abort_IT+0x3d0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d040      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a2b      	ldr	r2, [pc, #172]	@ (8001ffc <HAL_DMA_Abort_IT+0x3d4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d03b      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a2a      	ldr	r2, [pc, #168]	@ (8002000 <HAL_DMA_Abort_IT+0x3d8>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d036      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a28      	ldr	r2, [pc, #160]	@ (8002004 <HAL_DMA_Abort_IT+0x3dc>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d031      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a27      	ldr	r2, [pc, #156]	@ (8002008 <HAL_DMA_Abort_IT+0x3e0>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d02c      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a25      	ldr	r2, [pc, #148]	@ (800200c <HAL_DMA_Abort_IT+0x3e4>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d027      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a24      	ldr	r2, [pc, #144]	@ (8002010 <HAL_DMA_Abort_IT+0x3e8>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d022      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_DMA_Abort_IT+0x3ec>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_Abort_IT+0x3f0>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d018      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_DMA_Abort_IT+0x3f4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d013      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_Abort_IT+0x3f8>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00e      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_DMA_Abort_IT+0x3fc>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d009      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_Abort_IT+0x400>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d004      	beq.n	8001fca <HAL_DMA_Abort_IT+0x3a2>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a19      	ldr	r2, [pc, #100]	@ (800202c <HAL_DMA_Abort_IT+0x404>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d132      	bne.n	8002030 <HAL_DMA_Abort_IT+0x408>
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e031      	b.n	8002032 <HAL_DMA_Abort_IT+0x40a>
 8001fce:	bf00      	nop
 8001fd0:	40020010 	.word	0x40020010
 8001fd4:	40020028 	.word	0x40020028
 8001fd8:	40020040 	.word	0x40020040
 8001fdc:	40020058 	.word	0x40020058
 8001fe0:	40020070 	.word	0x40020070
 8001fe4:	40020088 	.word	0x40020088
 8001fe8:	400200a0 	.word	0x400200a0
 8001fec:	400200b8 	.word	0x400200b8
 8001ff0:	40020410 	.word	0x40020410
 8001ff4:	40020428 	.word	0x40020428
 8001ff8:	40020440 	.word	0x40020440
 8001ffc:	40020458 	.word	0x40020458
 8002000:	40020470 	.word	0x40020470
 8002004:	40020488 	.word	0x40020488
 8002008:	400204a0 	.word	0x400204a0
 800200c:	400204b8 	.word	0x400204b8
 8002010:	58025408 	.word	0x58025408
 8002014:	5802541c 	.word	0x5802541c
 8002018:	58025430 	.word	0x58025430
 800201c:	58025444 	.word	0x58025444
 8002020:	58025458 	.word	0x58025458
 8002024:	5802546c 	.word	0x5802546c
 8002028:	58025480 	.word	0x58025480
 800202c:	58025494 	.word	0x58025494
 8002030:	2300      	movs	r3, #0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d028      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002040:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002044:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002050:	f003 031f 	and.w	r3, r3, #31
 8002054:	2201      	movs	r2, #1
 8002056:	409a      	lsls	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002060:	687a      	ldr	r2, [r7, #4]
 8002062:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002064:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800206a:	2b00      	cmp	r3, #0
 800206c:	d00c      	beq.n	8002088 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002078:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800207c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002086:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800209c:	2b00      	cmp	r3, #0
 800209e:	d003      	beq.n	80020a8 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop

080020b4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b08a      	sub	sp, #40	@ 0x28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80020bc:	2300      	movs	r3, #0
 80020be:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80020c0:	4b67      	ldr	r3, [pc, #412]	@ (8002260 <HAL_DMA_IRQHandler+0x1ac>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a67      	ldr	r2, [pc, #412]	@ (8002264 <HAL_DMA_IRQHandler+0x1b0>)
 80020c6:	fba2 2303 	umull	r2, r3, r2, r3
 80020ca:	0a9b      	lsrs	r3, r3, #10
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d2:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020d8:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 80020da:	6a3b      	ldr	r3, [r7, #32]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80020e0:	69fb      	ldr	r3, [r7, #28]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4a5f      	ldr	r2, [pc, #380]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04a      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a5d      	ldr	r2, [pc, #372]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d045      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a5c      	ldr	r2, [pc, #368]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d040      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a5a      	ldr	r2, [pc, #360]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d03b      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a59      	ldr	r2, [pc, #356]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d036      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a57      	ldr	r2, [pc, #348]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d031      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a56      	ldr	r2, [pc, #344]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d02c      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a54      	ldr	r2, [pc, #336]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d027      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a53      	ldr	r2, [pc, #332]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d022      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a51      	ldr	r2, [pc, #324]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d01d      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a50      	ldr	r2, [pc, #320]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d018      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a4e      	ldr	r2, [pc, #312]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d013      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a4d      	ldr	r2, [pc, #308]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002164:	4293      	cmp	r3, r2
 8002166:	d00e      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a4b      	ldr	r2, [pc, #300]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d009      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a4a      	ldr	r2, [pc, #296]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d004      	beq.n	8002186 <HAL_DMA_IRQHandler+0xd2>
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a48      	ldr	r2, [pc, #288]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d101      	bne.n	800218a <HAL_DMA_IRQHandler+0xd6>
 8002186:	2301      	movs	r3, #1
 8002188:	e000      	b.n	800218c <HAL_DMA_IRQHandler+0xd8>
 800218a:	2300      	movs	r3, #0
 800218c:	2b00      	cmp	r3, #0
 800218e:	f000 842b 	beq.w	80029e8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002196:	f003 031f 	and.w	r3, r3, #31
 800219a:	2208      	movs	r2, #8
 800219c:	409a      	lsls	r2, r3
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	f000 80a2 	beq.w	80022ec <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a2e      	ldr	r2, [pc, #184]	@ (8002268 <HAL_DMA_IRQHandler+0x1b4>)
 80021ae:	4293      	cmp	r3, r2
 80021b0:	d04a      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4a2d      	ldr	r2, [pc, #180]	@ (800226c <HAL_DMA_IRQHandler+0x1b8>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d045      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a2b      	ldr	r2, [pc, #172]	@ (8002270 <HAL_DMA_IRQHandler+0x1bc>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d040      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a2a      	ldr	r2, [pc, #168]	@ (8002274 <HAL_DMA_IRQHandler+0x1c0>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d03b      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a28      	ldr	r2, [pc, #160]	@ (8002278 <HAL_DMA_IRQHandler+0x1c4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d036      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a27      	ldr	r2, [pc, #156]	@ (800227c <HAL_DMA_IRQHandler+0x1c8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d031      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a25      	ldr	r2, [pc, #148]	@ (8002280 <HAL_DMA_IRQHandler+0x1cc>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d02c      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a24      	ldr	r2, [pc, #144]	@ (8002284 <HAL_DMA_IRQHandler+0x1d0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d027      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a22      	ldr	r2, [pc, #136]	@ (8002288 <HAL_DMA_IRQHandler+0x1d4>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d022      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a21      	ldr	r2, [pc, #132]	@ (800228c <HAL_DMA_IRQHandler+0x1d8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d01d      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a1f      	ldr	r2, [pc, #124]	@ (8002290 <HAL_DMA_IRQHandler+0x1dc>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d018      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	4a1e      	ldr	r2, [pc, #120]	@ (8002294 <HAL_DMA_IRQHandler+0x1e0>)
 800221c:	4293      	cmp	r3, r2
 800221e:	d013      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a1c      	ldr	r2, [pc, #112]	@ (8002298 <HAL_DMA_IRQHandler+0x1e4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d00e      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	4a1b      	ldr	r2, [pc, #108]	@ (800229c <HAL_DMA_IRQHandler+0x1e8>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d009      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a19      	ldr	r2, [pc, #100]	@ (80022a0 <HAL_DMA_IRQHandler+0x1ec>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d004      	beq.n	8002248 <HAL_DMA_IRQHandler+0x194>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4a18      	ldr	r2, [pc, #96]	@ (80022a4 <HAL_DMA_IRQHandler+0x1f0>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d12f      	bne.n	80022a8 <HAL_DMA_IRQHandler+0x1f4>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	2b00      	cmp	r3, #0
 8002254:	bf14      	ite	ne
 8002256:	2301      	movne	r3, #1
 8002258:	2300      	moveq	r3, #0
 800225a:	b2db      	uxtb	r3, r3
 800225c:	e02e      	b.n	80022bc <HAL_DMA_IRQHandler+0x208>
 800225e:	bf00      	nop
 8002260:	240000a0 	.word	0x240000a0
 8002264:	1b4e81b5 	.word	0x1b4e81b5
 8002268:	40020010 	.word	0x40020010
 800226c:	40020028 	.word	0x40020028
 8002270:	40020040 	.word	0x40020040
 8002274:	40020058 	.word	0x40020058
 8002278:	40020070 	.word	0x40020070
 800227c:	40020088 	.word	0x40020088
 8002280:	400200a0 	.word	0x400200a0
 8002284:	400200b8 	.word	0x400200b8
 8002288:	40020410 	.word	0x40020410
 800228c:	40020428 	.word	0x40020428
 8002290:	40020440 	.word	0x40020440
 8002294:	40020458 	.word	0x40020458
 8002298:	40020470 	.word	0x40020470
 800229c:	40020488 	.word	0x40020488
 80022a0:	400204a0 	.word	0x400204a0
 80022a4:	400204b8 	.word	0x400204b8
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0308 	and.w	r3, r3, #8
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	bf14      	ite	ne
 80022b6:	2301      	movne	r3, #1
 80022b8:	2300      	moveq	r3, #0
 80022ba:	b2db      	uxtb	r3, r3
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d015      	beq.n	80022ec <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0204 	bic.w	r2, r2, #4
 80022ce:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	2208      	movs	r2, #8
 80022da:	409a      	lsls	r2, r3
 80022dc:	6a3b      	ldr	r3, [r7, #32]
 80022de:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e4:	f043 0201 	orr.w	r2, r3, #1
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f0:	f003 031f 	and.w	r3, r3, #31
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	fa22 f303 	lsr.w	r3, r2, r3
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d06e      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a69      	ldr	r2, [pc, #420]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d04a      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4a67      	ldr	r2, [pc, #412]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002312:	4293      	cmp	r3, r2
 8002314:	d045      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a66      	ldr	r2, [pc, #408]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d040      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a64      	ldr	r2, [pc, #400]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d03b      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a63      	ldr	r2, [pc, #396]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d036      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4a61      	ldr	r2, [pc, #388]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800233a:	4293      	cmp	r3, r2
 800233c:	d031      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a60      	ldr	r2, [pc, #384]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d02c      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a5e      	ldr	r2, [pc, #376]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d027      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	4a5d      	ldr	r2, [pc, #372]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 8002358:	4293      	cmp	r3, r2
 800235a:	d022      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a5b      	ldr	r2, [pc, #364]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d01d      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4a5a      	ldr	r2, [pc, #360]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d018      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a58      	ldr	r2, [pc, #352]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d013      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4a57      	ldr	r2, [pc, #348]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00e      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a55      	ldr	r2, [pc, #340]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d009      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a54      	ldr	r2, [pc, #336]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d004      	beq.n	80023a2 <HAL_DMA_IRQHandler+0x2ee>
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a52      	ldr	r2, [pc, #328]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10a      	bne.n	80023b8 <HAL_DMA_IRQHandler+0x304>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	695b      	ldr	r3, [r3, #20]
 80023a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	bf14      	ite	ne
 80023b0:	2301      	movne	r3, #1
 80023b2:	2300      	moveq	r3, #0
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	e003      	b.n	80023c0 <HAL_DMA_IRQHandler+0x30c>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	2300      	movs	r3, #0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	2201      	movs	r2, #1
 80023ce:	409a      	lsls	r2, r3
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023d8:	f043 0202 	orr.w	r2, r3, #2
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e4:	f003 031f 	and.w	r3, r3, #31
 80023e8:	2204      	movs	r2, #4
 80023ea:	409a      	lsls	r2, r3
 80023ec:	69bb      	ldr	r3, [r7, #24]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 808f 	beq.w	8002514 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a2c      	ldr	r2, [pc, #176]	@ (80024ac <HAL_DMA_IRQHandler+0x3f8>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d04a      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a2a      	ldr	r2, [pc, #168]	@ (80024b0 <HAL_DMA_IRQHandler+0x3fc>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d045      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a29      	ldr	r2, [pc, #164]	@ (80024b4 <HAL_DMA_IRQHandler+0x400>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d040      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a27      	ldr	r2, [pc, #156]	@ (80024b8 <HAL_DMA_IRQHandler+0x404>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d03b      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a26      	ldr	r2, [pc, #152]	@ (80024bc <HAL_DMA_IRQHandler+0x408>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d036      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a24      	ldr	r2, [pc, #144]	@ (80024c0 <HAL_DMA_IRQHandler+0x40c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d031      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a23      	ldr	r2, [pc, #140]	@ (80024c4 <HAL_DMA_IRQHandler+0x410>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d02c      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a21      	ldr	r2, [pc, #132]	@ (80024c8 <HAL_DMA_IRQHandler+0x414>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d027      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a20      	ldr	r2, [pc, #128]	@ (80024cc <HAL_DMA_IRQHandler+0x418>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d022      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a1e      	ldr	r2, [pc, #120]	@ (80024d0 <HAL_DMA_IRQHandler+0x41c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d01d      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a1d      	ldr	r2, [pc, #116]	@ (80024d4 <HAL_DMA_IRQHandler+0x420>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d018      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a1b      	ldr	r2, [pc, #108]	@ (80024d8 <HAL_DMA_IRQHandler+0x424>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d013      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a1a      	ldr	r2, [pc, #104]	@ (80024dc <HAL_DMA_IRQHandler+0x428>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d00e      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a18      	ldr	r2, [pc, #96]	@ (80024e0 <HAL_DMA_IRQHandler+0x42c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d009      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a17      	ldr	r2, [pc, #92]	@ (80024e4 <HAL_DMA_IRQHandler+0x430>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d004      	beq.n	8002496 <HAL_DMA_IRQHandler+0x3e2>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a15      	ldr	r2, [pc, #84]	@ (80024e8 <HAL_DMA_IRQHandler+0x434>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d12a      	bne.n	80024ec <HAL_DMA_IRQHandler+0x438>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	e023      	b.n	80024f4 <HAL_DMA_IRQHandler+0x440>
 80024ac:	40020010 	.word	0x40020010
 80024b0:	40020028 	.word	0x40020028
 80024b4:	40020040 	.word	0x40020040
 80024b8:	40020058 	.word	0x40020058
 80024bc:	40020070 	.word	0x40020070
 80024c0:	40020088 	.word	0x40020088
 80024c4:	400200a0 	.word	0x400200a0
 80024c8:	400200b8 	.word	0x400200b8
 80024cc:	40020410 	.word	0x40020410
 80024d0:	40020428 	.word	0x40020428
 80024d4:	40020440 	.word	0x40020440
 80024d8:	40020458 	.word	0x40020458
 80024dc:	40020470 	.word	0x40020470
 80024e0:	40020488 	.word	0x40020488
 80024e4:	400204a0 	.word	0x400204a0
 80024e8:	400204b8 	.word	0x400204b8
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2300      	movs	r3, #0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d00d      	beq.n	8002514 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fc:	f003 031f 	and.w	r3, r3, #31
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f003 031f 	and.w	r3, r3, #31
 800251c:	2210      	movs	r2, #16
 800251e:	409a      	lsls	r2, r3
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	f000 80a6 	beq.w	8002676 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a85      	ldr	r2, [pc, #532]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d04a      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a83      	ldr	r2, [pc, #524]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d045      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a82      	ldr	r2, [pc, #520]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d040      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a80      	ldr	r2, [pc, #512]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d03b      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a7f      	ldr	r2, [pc, #508]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d036      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a7d      	ldr	r2, [pc, #500]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d031      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a7c      	ldr	r2, [pc, #496]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d02c      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a7a      	ldr	r2, [pc, #488]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d027      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a79      	ldr	r2, [pc, #484]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d022      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a77      	ldr	r2, [pc, #476]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d01d      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a76      	ldr	r2, [pc, #472]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d018      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a74      	ldr	r2, [pc, #464]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d013      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a73      	ldr	r2, [pc, #460]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d00e      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a71      	ldr	r2, [pc, #452]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d009      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a70      	ldr	r2, [pc, #448]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d004      	beq.n	80025ca <HAL_DMA_IRQHandler+0x516>
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a6e      	ldr	r2, [pc, #440]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d10a      	bne.n	80025e0 <HAL_DMA_IRQHandler+0x52c>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf14      	ite	ne
 80025d8:	2301      	movne	r3, #1
 80025da:	2300      	moveq	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e009      	b.n	80025f4 <HAL_DMA_IRQHandler+0x540>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0304 	and.w	r3, r3, #4
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	bf14      	ite	ne
 80025ee:	2301      	movne	r3, #1
 80025f0:	2300      	moveq	r3, #0
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d03e      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2210      	movs	r2, #16
 8002602:	409a      	lsls	r2, r3
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d018      	beq.n	8002648 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d108      	bne.n	8002636 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002628:	2b00      	cmp	r3, #0
 800262a:	d024      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	4798      	blx	r3
 8002634:	e01f      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01b      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	4798      	blx	r3
 8002646:	e016      	b.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d107      	bne.n	8002666 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 0208 	bic.w	r2, r2, #8
 8002664:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	2b00      	cmp	r3, #0
 800266c:	d003      	beq.n	8002676 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800267a:	f003 031f 	and.w	r3, r3, #31
 800267e:	2220      	movs	r2, #32
 8002680:	409a      	lsls	r2, r3
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	4013      	ands	r3, r2
 8002686:	2b00      	cmp	r3, #0
 8002688:	f000 8110 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a2c      	ldr	r2, [pc, #176]	@ (8002744 <HAL_DMA_IRQHandler+0x690>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d04a      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a2b      	ldr	r2, [pc, #172]	@ (8002748 <HAL_DMA_IRQHandler+0x694>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d045      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a29      	ldr	r2, [pc, #164]	@ (800274c <HAL_DMA_IRQHandler+0x698>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d040      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a28      	ldr	r2, [pc, #160]	@ (8002750 <HAL_DMA_IRQHandler+0x69c>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d03b      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a26      	ldr	r2, [pc, #152]	@ (8002754 <HAL_DMA_IRQHandler+0x6a0>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d036      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a25      	ldr	r2, [pc, #148]	@ (8002758 <HAL_DMA_IRQHandler+0x6a4>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d031      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a23      	ldr	r2, [pc, #140]	@ (800275c <HAL_DMA_IRQHandler+0x6a8>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d02c      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a22      	ldr	r2, [pc, #136]	@ (8002760 <HAL_DMA_IRQHandler+0x6ac>)
 80026d8:	4293      	cmp	r3, r2
 80026da:	d027      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a20      	ldr	r2, [pc, #128]	@ (8002764 <HAL_DMA_IRQHandler+0x6b0>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	d022      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_DMA_IRQHandler+0x6b4>)
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d01d      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <HAL_DMA_IRQHandler+0x6b8>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d018      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002770 <HAL_DMA_IRQHandler+0x6bc>)
 8002700:	4293      	cmp	r3, r2
 8002702:	d013      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	4a1a      	ldr	r2, [pc, #104]	@ (8002774 <HAL_DMA_IRQHandler+0x6c0>)
 800270a:	4293      	cmp	r3, r2
 800270c:	d00e      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_DMA_IRQHandler+0x6c4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d009      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_DMA_IRQHandler+0x6c8>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d004      	beq.n	800272c <HAL_DMA_IRQHandler+0x678>
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	4a16      	ldr	r2, [pc, #88]	@ (8002780 <HAL_DMA_IRQHandler+0x6cc>)
 8002728:	4293      	cmp	r3, r2
 800272a:	d12b      	bne.n	8002784 <HAL_DMA_IRQHandler+0x6d0>
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0310 	and.w	r3, r3, #16
 8002736:	2b00      	cmp	r3, #0
 8002738:	bf14      	ite	ne
 800273a:	2301      	movne	r3, #1
 800273c:	2300      	moveq	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	e02a      	b.n	8002798 <HAL_DMA_IRQHandler+0x6e4>
 8002742:	bf00      	nop
 8002744:	40020010 	.word	0x40020010
 8002748:	40020028 	.word	0x40020028
 800274c:	40020040 	.word	0x40020040
 8002750:	40020058 	.word	0x40020058
 8002754:	40020070 	.word	0x40020070
 8002758:	40020088 	.word	0x40020088
 800275c:	400200a0 	.word	0x400200a0
 8002760:	400200b8 	.word	0x400200b8
 8002764:	40020410 	.word	0x40020410
 8002768:	40020428 	.word	0x40020428
 800276c:	40020440 	.word	0x40020440
 8002770:	40020458 	.word	0x40020458
 8002774:	40020470 	.word	0x40020470
 8002778:	40020488 	.word	0x40020488
 800277c:	400204a0 	.word	0x400204a0
 8002780:	400204b8 	.word	0x400204b8
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	f000 8087 	beq.w	80028ac <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	2220      	movs	r2, #32
 80027a8:	409a      	lsls	r2, r3
 80027aa:	6a3b      	ldr	r3, [r7, #32]
 80027ac:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b04      	cmp	r3, #4
 80027b8:	d139      	bne.n	800282e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0216 	bic.w	r2, r2, #22
 80027c8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	695a      	ldr	r2, [r3, #20]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027d8:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <HAL_DMA_IRQHandler+0x736>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d007      	beq.n	80027fa <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0208 	bic.w	r2, r2, #8
 80027f8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027fe:	f003 031f 	and.w	r3, r3, #31
 8002802:	223f      	movs	r2, #63	@ 0x3f
 8002804:	409a      	lsls	r2, r3
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 834a 	beq.w	8002eb8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	4798      	blx	r3
          }
          return;
 800282c:	e344      	b.n	8002eb8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d018      	beq.n	800286e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d108      	bne.n	800285c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	2b00      	cmp	r3, #0
 8002850:	d02c      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	4798      	blx	r3
 800285a:	e027      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002860:	2b00      	cmp	r3, #0
 8002862:	d023      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	4798      	blx	r3
 800286c:	e01e      	b.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002878:	2b00      	cmp	r3, #0
 800287a:	d10f      	bne.n	800289c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681a      	ldr	r2, [r3, #0]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 0210 	bic.w	r2, r2, #16
 800288a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2201      	movs	r2, #1
 8002890:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	f000 8306 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	f000 8088 	beq.w	80029d4 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2204      	movs	r2, #4
 80028c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a7a      	ldr	r2, [pc, #488]	@ (8002abc <HAL_DMA_IRQHandler+0xa08>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d04a      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4a79      	ldr	r2, [pc, #484]	@ (8002ac0 <HAL_DMA_IRQHandler+0xa0c>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d045      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a77      	ldr	r2, [pc, #476]	@ (8002ac4 <HAL_DMA_IRQHandler+0xa10>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d040      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4a76      	ldr	r2, [pc, #472]	@ (8002ac8 <HAL_DMA_IRQHandler+0xa14>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d03b      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a74      	ldr	r2, [pc, #464]	@ (8002acc <HAL_DMA_IRQHandler+0xa18>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d036      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	4a73      	ldr	r2, [pc, #460]	@ (8002ad0 <HAL_DMA_IRQHandler+0xa1c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d031      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a71      	ldr	r2, [pc, #452]	@ (8002ad4 <HAL_DMA_IRQHandler+0xa20>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d02c      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4a70      	ldr	r2, [pc, #448]	@ (8002ad8 <HAL_DMA_IRQHandler+0xa24>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d027      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a6e      	ldr	r2, [pc, #440]	@ (8002adc <HAL_DMA_IRQHandler+0xa28>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d022      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ae0 <HAL_DMA_IRQHandler+0xa2c>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d01d      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a6b      	ldr	r2, [pc, #428]	@ (8002ae4 <HAL_DMA_IRQHandler+0xa30>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d018      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ae8 <HAL_DMA_IRQHandler+0xa34>)
 8002940:	4293      	cmp	r3, r2
 8002942:	d013      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a68      	ldr	r2, [pc, #416]	@ (8002aec <HAL_DMA_IRQHandler+0xa38>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00e      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a67      	ldr	r2, [pc, #412]	@ (8002af0 <HAL_DMA_IRQHandler+0xa3c>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d009      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a65      	ldr	r2, [pc, #404]	@ (8002af4 <HAL_DMA_IRQHandler+0xa40>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d004      	beq.n	800296c <HAL_DMA_IRQHandler+0x8b8>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a64      	ldr	r2, [pc, #400]	@ (8002af8 <HAL_DMA_IRQHandler+0xa44>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d108      	bne.n	800297e <HAL_DMA_IRQHandler+0x8ca>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f022 0201 	bic.w	r2, r2, #1
 800297a:	601a      	str	r2, [r3, #0]
 800297c:	e007      	b.n	800298e <HAL_DMA_IRQHandler+0x8da>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f022 0201 	bic.w	r2, r2, #1
 800298c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	3301      	adds	r3, #1
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002996:	429a      	cmp	r2, r3
 8002998:	d307      	bcc.n	80029aa <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f003 0301 	and.w	r3, r3, #1
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f2      	bne.n	800298e <HAL_DMA_IRQHandler+0x8da>
 80029a8:	e000      	b.n	80029ac <HAL_DMA_IRQHandler+0x8f8>
            break;
 80029aa:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 0301 	and.w	r3, r3, #1
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d004      	beq.n	80029c4 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 80029c2:	e003      	b.n	80029cc <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 8272 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	4798      	blx	r3
 80029e6:	e26c      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a43      	ldr	r2, [pc, #268]	@ (8002afc <HAL_DMA_IRQHandler+0xa48>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d022      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a42      	ldr	r2, [pc, #264]	@ (8002b00 <HAL_DMA_IRQHandler+0xa4c>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d01d      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a40      	ldr	r2, [pc, #256]	@ (8002b04 <HAL_DMA_IRQHandler+0xa50>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d018      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a3f      	ldr	r2, [pc, #252]	@ (8002b08 <HAL_DMA_IRQHandler+0xa54>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d013      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a3d      	ldr	r2, [pc, #244]	@ (8002b0c <HAL_DMA_IRQHandler+0xa58>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d00e      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4a3c      	ldr	r2, [pc, #240]	@ (8002b10 <HAL_DMA_IRQHandler+0xa5c>)
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d009      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a3a      	ldr	r2, [pc, #232]	@ (8002b14 <HAL_DMA_IRQHandler+0xa60>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d004      	beq.n	8002a38 <HAL_DMA_IRQHandler+0x984>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a39      	ldr	r2, [pc, #228]	@ (8002b18 <HAL_DMA_IRQHandler+0xa64>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_DMA_IRQHandler+0x988>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e000      	b.n	8002a3e <HAL_DMA_IRQHandler+0x98a>
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	f000 823f 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a50:	f003 031f 	and.w	r3, r3, #31
 8002a54:	2204      	movs	r2, #4
 8002a56:	409a      	lsls	r2, r3
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 80cd 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	f003 0304 	and.w	r3, r3, #4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80c7 	beq.w	8002bfc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a72:	f003 031f 	and.w	r3, r3, #31
 8002a76:	2204      	movs	r2, #4
 8002a78:	409a      	lsls	r2, r3
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d049      	beq.n	8002b1c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d109      	bne.n	8002aa6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f000 8210 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002aa4:	e20a      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	f000 8206 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ab8:	e200      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
 8002aba:	bf00      	nop
 8002abc:	40020010 	.word	0x40020010
 8002ac0:	40020028 	.word	0x40020028
 8002ac4:	40020040 	.word	0x40020040
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	40020070 	.word	0x40020070
 8002ad0:	40020088 	.word	0x40020088
 8002ad4:	400200a0 	.word	0x400200a0
 8002ad8:	400200b8 	.word	0x400200b8
 8002adc:	40020410 	.word	0x40020410
 8002ae0:	40020428 	.word	0x40020428
 8002ae4:	40020440 	.word	0x40020440
 8002ae8:	40020458 	.word	0x40020458
 8002aec:	40020470 	.word	0x40020470
 8002af0:	40020488 	.word	0x40020488
 8002af4:	400204a0 	.word	0x400204a0
 8002af8:	400204b8 	.word	0x400204b8
 8002afc:	58025408 	.word	0x58025408
 8002b00:	5802541c 	.word	0x5802541c
 8002b04:	58025430 	.word	0x58025430
 8002b08:	58025444 	.word	0x58025444
 8002b0c:	58025458 	.word	0x58025458
 8002b10:	5802546c 	.word	0x5802546c
 8002b14:	58025480 	.word	0x58025480
 8002b18:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	f003 0320 	and.w	r3, r3, #32
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d160      	bne.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a7f      	ldr	r2, [pc, #508]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d04a      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a7d      	ldr	r2, [pc, #500]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d045      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7c      	ldr	r2, [pc, #496]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d040      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a7a      	ldr	r2, [pc, #488]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d03b      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a79      	ldr	r2, [pc, #484]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d036      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a77      	ldr	r2, [pc, #476]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d031      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a76      	ldr	r2, [pc, #472]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d02c      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a74      	ldr	r2, [pc, #464]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d027      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a73      	ldr	r2, [pc, #460]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d022      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a71      	ldr	r2, [pc, #452]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d01d      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a70      	ldr	r2, [pc, #448]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d018      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a6e      	ldr	r2, [pc, #440]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d013      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a6d      	ldr	r2, [pc, #436]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d00e      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a6b      	ldr	r2, [pc, #428]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d009      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a6a      	ldr	r2, [pc, #424]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d004      	beq.n	8002bc6 <HAL_DMA_IRQHandler+0xb12>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a68      	ldr	r2, [pc, #416]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d108      	bne.n	8002bd8 <HAL_DMA_IRQHandler+0xb24>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f022 0208 	bic.w	r2, r2, #8
 8002bd4:	601a      	str	r2, [r3, #0]
 8002bd6:	e007      	b.n	8002be8 <HAL_DMA_IRQHandler+0xb34>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f022 0204 	bic.w	r2, r2, #4
 8002be6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	f000 8165 	beq.w	8002ebc <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002bfa:	e15f      	b.n	8002ebc <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c00:	f003 031f 	and.w	r3, r3, #31
 8002c04:	2202      	movs	r2, #2
 8002c06:	409a      	lsls	r2, r3
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	f000 80c5 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	f003 0302 	and.w	r3, r3, #2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f000 80bf 	beq.w	8002d9c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	2202      	movs	r2, #2
 8002c28:	409a      	lsls	r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d018      	beq.n	8002c6a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8002c38:	693b      	ldr	r3, [r7, #16]
 8002c3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	f000 813a 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c54:	e134      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8130 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002c68:	e12a      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f003 0320 	and.w	r3, r3, #32
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f040 8089 	bne.w	8002d88 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_DMA_IRQHandler+0xc74>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d04a      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a29      	ldr	r2, [pc, #164]	@ (8002d2c <HAL_DMA_IRQHandler+0xc78>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d045      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a28      	ldr	r2, [pc, #160]	@ (8002d30 <HAL_DMA_IRQHandler+0xc7c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d040      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a26      	ldr	r2, [pc, #152]	@ (8002d34 <HAL_DMA_IRQHandler+0xc80>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d03b      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a25      	ldr	r2, [pc, #148]	@ (8002d38 <HAL_DMA_IRQHandler+0xc84>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d036      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a23      	ldr	r2, [pc, #140]	@ (8002d3c <HAL_DMA_IRQHandler+0xc88>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d031      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a22      	ldr	r2, [pc, #136]	@ (8002d40 <HAL_DMA_IRQHandler+0xc8c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d02c      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a20      	ldr	r2, [pc, #128]	@ (8002d44 <HAL_DMA_IRQHandler+0xc90>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d027      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a1f      	ldr	r2, [pc, #124]	@ (8002d48 <HAL_DMA_IRQHandler+0xc94>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d022      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <HAL_DMA_IRQHandler+0xc98>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d01d      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a1c      	ldr	r2, [pc, #112]	@ (8002d50 <HAL_DMA_IRQHandler+0xc9c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d018      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8002d54 <HAL_DMA_IRQHandler+0xca0>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a19      	ldr	r2, [pc, #100]	@ (8002d58 <HAL_DMA_IRQHandler+0xca4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00e      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4a17      	ldr	r2, [pc, #92]	@ (8002d5c <HAL_DMA_IRQHandler+0xca8>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d009      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a16      	ldr	r2, [pc, #88]	@ (8002d60 <HAL_DMA_IRQHandler+0xcac>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d004      	beq.n	8002d16 <HAL_DMA_IRQHandler+0xc62>
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a14      	ldr	r2, [pc, #80]	@ (8002d64 <HAL_DMA_IRQHandler+0xcb0>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d128      	bne.n	8002d68 <HAL_DMA_IRQHandler+0xcb4>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f022 0214 	bic.w	r2, r2, #20
 8002d24:	601a      	str	r2, [r3, #0]
 8002d26:	e027      	b.n	8002d78 <HAL_DMA_IRQHandler+0xcc4>
 8002d28:	40020010 	.word	0x40020010
 8002d2c:	40020028 	.word	0x40020028
 8002d30:	40020040 	.word	0x40020040
 8002d34:	40020058 	.word	0x40020058
 8002d38:	40020070 	.word	0x40020070
 8002d3c:	40020088 	.word	0x40020088
 8002d40:	400200a0 	.word	0x400200a0
 8002d44:	400200b8 	.word	0x400200b8
 8002d48:	40020410 	.word	0x40020410
 8002d4c:	40020428 	.word	0x40020428
 8002d50:	40020440 	.word	0x40020440
 8002d54:	40020458 	.word	0x40020458
 8002d58:	40020470 	.word	0x40020470
 8002d5c:	40020488 	.word	0x40020488
 8002d60:	400204a0 	.word	0x400204a0
 8002d64:	400204b8 	.word	0x400204b8
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f022 020a 	bic.w	r2, r2, #10
 8002d76:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	f000 8097 	beq.w	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002d9a:	e091      	b.n	8002ec0 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	2208      	movs	r2, #8
 8002da6:	409a      	lsls	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	4013      	ands	r3, r2
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f000 8088 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	f000 8082 	beq.w	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a41      	ldr	r2, [pc, #260]	@ (8002ec8 <HAL_DMA_IRQHandler+0xe14>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d04a      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a3f      	ldr	r2, [pc, #252]	@ (8002ecc <HAL_DMA_IRQHandler+0xe18>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d045      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a3e      	ldr	r2, [pc, #248]	@ (8002ed0 <HAL_DMA_IRQHandler+0xe1c>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d040      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_DMA_IRQHandler+0xe20>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d03b      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a3b      	ldr	r2, [pc, #236]	@ (8002ed8 <HAL_DMA_IRQHandler+0xe24>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d036      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a39      	ldr	r2, [pc, #228]	@ (8002edc <HAL_DMA_IRQHandler+0xe28>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d031      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a38      	ldr	r2, [pc, #224]	@ (8002ee0 <HAL_DMA_IRQHandler+0xe2c>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d02c      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a36      	ldr	r2, [pc, #216]	@ (8002ee4 <HAL_DMA_IRQHandler+0xe30>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d027      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4a35      	ldr	r2, [pc, #212]	@ (8002ee8 <HAL_DMA_IRQHandler+0xe34>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d022      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	4a33      	ldr	r2, [pc, #204]	@ (8002eec <HAL_DMA_IRQHandler+0xe38>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d01d      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a32      	ldr	r2, [pc, #200]	@ (8002ef0 <HAL_DMA_IRQHandler+0xe3c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d018      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a30      	ldr	r2, [pc, #192]	@ (8002ef4 <HAL_DMA_IRQHandler+0xe40>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d013      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef8 <HAL_DMA_IRQHandler+0xe44>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d00e      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a2d      	ldr	r2, [pc, #180]	@ (8002efc <HAL_DMA_IRQHandler+0xe48>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d009      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a2c      	ldr	r2, [pc, #176]	@ (8002f00 <HAL_DMA_IRQHandler+0xe4c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d004      	beq.n	8002e5e <HAL_DMA_IRQHandler+0xdaa>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a2a      	ldr	r2, [pc, #168]	@ (8002f04 <HAL_DMA_IRQHandler+0xe50>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d108      	bne.n	8002e70 <HAL_DMA_IRQHandler+0xdbc>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f022 021c 	bic.w	r2, r2, #28
 8002e6c:	601a      	str	r2, [r3, #0]
 8002e6e:	e007      	b.n	8002e80 <HAL_DMA_IRQHandler+0xdcc>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f022 020e 	bic.w	r2, r2, #14
 8002e7e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e84:	f003 031f 	and.w	r3, r3, #31
 8002e88:	2201      	movs	r2, #1
 8002e8a:	409a      	lsls	r2, r3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2201      	movs	r2, #1
 8002e9a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d009      	beq.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	4798      	blx	r3
 8002eb6:	e004      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8002eb8:	bf00      	nop
 8002eba:	e002      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ebc:	bf00      	nop
 8002ebe:	e000      	b.n	8002ec2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002ec0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8002ec2:	3728      	adds	r7, #40	@ 0x28
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	40020010 	.word	0x40020010
 8002ecc:	40020028 	.word	0x40020028
 8002ed0:	40020040 	.word	0x40020040
 8002ed4:	40020058 	.word	0x40020058
 8002ed8:	40020070 	.word	0x40020070
 8002edc:	40020088 	.word	0x40020088
 8002ee0:	400200a0 	.word	0x400200a0
 8002ee4:	400200b8 	.word	0x400200b8
 8002ee8:	40020410 	.word	0x40020410
 8002eec:	40020428 	.word	0x40020428
 8002ef0:	40020440 	.word	0x40020440
 8002ef4:	40020458 	.word	0x40020458
 8002ef8:	40020470 	.word	0x40020470
 8002efc:	40020488 	.word	0x40020488
 8002f00:	400204a0 	.word	0x400204a0
 8002f04:	400204b8 	.word	0x400204b8

08002f08 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	370c      	adds	r7, #12
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1e:	4770      	bx	lr

08002f20 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f20:	b480      	push	{r7}
 8002f22:	b087      	sub	sp, #28
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	60f8      	str	r0, [r7, #12]
 8002f28:	60b9      	str	r1, [r7, #8]
 8002f2a:	607a      	str	r2, [r7, #4]
 8002f2c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f32:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f38:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a7f      	ldr	r2, [pc, #508]	@ (800313c <DMA_SetConfig+0x21c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d072      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a7d      	ldr	r2, [pc, #500]	@ (8003140 <DMA_SetConfig+0x220>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d06d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a7c      	ldr	r2, [pc, #496]	@ (8003144 <DMA_SetConfig+0x224>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d068      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a7a      	ldr	r2, [pc, #488]	@ (8003148 <DMA_SetConfig+0x228>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d063      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a79      	ldr	r2, [pc, #484]	@ (800314c <DMA_SetConfig+0x22c>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d05e      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a77      	ldr	r2, [pc, #476]	@ (8003150 <DMA_SetConfig+0x230>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d059      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a76      	ldr	r2, [pc, #472]	@ (8003154 <DMA_SetConfig+0x234>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d054      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4a74      	ldr	r2, [pc, #464]	@ (8003158 <DMA_SetConfig+0x238>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d04f      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a73      	ldr	r2, [pc, #460]	@ (800315c <DMA_SetConfig+0x23c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d04a      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a71      	ldr	r2, [pc, #452]	@ (8003160 <DMA_SetConfig+0x240>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d045      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a70      	ldr	r2, [pc, #448]	@ (8003164 <DMA_SetConfig+0x244>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d040      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <DMA_SetConfig+0x248>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d03b      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	4a6d      	ldr	r2, [pc, #436]	@ (800316c <DMA_SetConfig+0x24c>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d036      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a6b      	ldr	r2, [pc, #428]	@ (8003170 <DMA_SetConfig+0x250>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d031      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	4a6a      	ldr	r2, [pc, #424]	@ (8003174 <DMA_SetConfig+0x254>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d02c      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a68      	ldr	r2, [pc, #416]	@ (8003178 <DMA_SetConfig+0x258>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d027      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	4a67      	ldr	r2, [pc, #412]	@ (800317c <DMA_SetConfig+0x25c>)
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d022      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a65      	ldr	r2, [pc, #404]	@ (8003180 <DMA_SetConfig+0x260>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d01d      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a64      	ldr	r2, [pc, #400]	@ (8003184 <DMA_SetConfig+0x264>)
 8002ff4:	4293      	cmp	r3, r2
 8002ff6:	d018      	beq.n	800302a <DMA_SetConfig+0x10a>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a62      	ldr	r2, [pc, #392]	@ (8003188 <DMA_SetConfig+0x268>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4a61      	ldr	r2, [pc, #388]	@ (800318c <DMA_SetConfig+0x26c>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d00e      	beq.n	800302a <DMA_SetConfig+0x10a>
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a5f      	ldr	r2, [pc, #380]	@ (8003190 <DMA_SetConfig+0x270>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d009      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a5e      	ldr	r2, [pc, #376]	@ (8003194 <DMA_SetConfig+0x274>)
 800301c:	4293      	cmp	r3, r2
 800301e:	d004      	beq.n	800302a <DMA_SetConfig+0x10a>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a5c      	ldr	r2, [pc, #368]	@ (8003198 <DMA_SetConfig+0x278>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d101      	bne.n	800302e <DMA_SetConfig+0x10e>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <DMA_SetConfig+0x110>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d00d      	beq.n	8003050 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003038:	68fa      	ldr	r2, [r7, #12]
 800303a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800303c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003042:	2b00      	cmp	r3, #0
 8003044:	d004      	beq.n	8003050 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800304a:	68fa      	ldr	r2, [r7, #12]
 800304c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800304e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a39      	ldr	r2, [pc, #228]	@ (800313c <DMA_SetConfig+0x21c>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d04a      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a38      	ldr	r2, [pc, #224]	@ (8003140 <DMA_SetConfig+0x220>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d045      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4a36      	ldr	r2, [pc, #216]	@ (8003144 <DMA_SetConfig+0x224>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d040      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a35      	ldr	r2, [pc, #212]	@ (8003148 <DMA_SetConfig+0x228>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d03b      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	4a33      	ldr	r2, [pc, #204]	@ (800314c <DMA_SetConfig+0x22c>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d036      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a32      	ldr	r2, [pc, #200]	@ (8003150 <DMA_SetConfig+0x230>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d031      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a30      	ldr	r2, [pc, #192]	@ (8003154 <DMA_SetConfig+0x234>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02c      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a2f      	ldr	r2, [pc, #188]	@ (8003158 <DMA_SetConfig+0x238>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d027      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a2d      	ldr	r2, [pc, #180]	@ (800315c <DMA_SetConfig+0x23c>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d022      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a2c      	ldr	r2, [pc, #176]	@ (8003160 <DMA_SetConfig+0x240>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d01d      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003164 <DMA_SetConfig+0x244>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d018      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a29      	ldr	r2, [pc, #164]	@ (8003168 <DMA_SetConfig+0x248>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d013      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a27      	ldr	r2, [pc, #156]	@ (800316c <DMA_SetConfig+0x24c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d00e      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a26      	ldr	r2, [pc, #152]	@ (8003170 <DMA_SetConfig+0x250>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d009      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a24      	ldr	r2, [pc, #144]	@ (8003174 <DMA_SetConfig+0x254>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d004      	beq.n	80030f0 <DMA_SetConfig+0x1d0>
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a23      	ldr	r2, [pc, #140]	@ (8003178 <DMA_SetConfig+0x258>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d101      	bne.n	80030f4 <DMA_SetConfig+0x1d4>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <DMA_SetConfig+0x1d6>
 80030f4:	2300      	movs	r3, #0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d059      	beq.n	80031ae <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	223f      	movs	r2, #63	@ 0x3f
 8003104:	409a      	lsls	r2, r3
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003118:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b40      	cmp	r3, #64	@ 0x40
 8003128:	d138      	bne.n	800319c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68ba      	ldr	r2, [r7, #8]
 8003138:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800313a:	e086      	b.n	800324a <DMA_SetConfig+0x32a>
 800313c:	40020010 	.word	0x40020010
 8003140:	40020028 	.word	0x40020028
 8003144:	40020040 	.word	0x40020040
 8003148:	40020058 	.word	0x40020058
 800314c:	40020070 	.word	0x40020070
 8003150:	40020088 	.word	0x40020088
 8003154:	400200a0 	.word	0x400200a0
 8003158:	400200b8 	.word	0x400200b8
 800315c:	40020410 	.word	0x40020410
 8003160:	40020428 	.word	0x40020428
 8003164:	40020440 	.word	0x40020440
 8003168:	40020458 	.word	0x40020458
 800316c:	40020470 	.word	0x40020470
 8003170:	40020488 	.word	0x40020488
 8003174:	400204a0 	.word	0x400204a0
 8003178:	400204b8 	.word	0x400204b8
 800317c:	58025408 	.word	0x58025408
 8003180:	5802541c 	.word	0x5802541c
 8003184:	58025430 	.word	0x58025430
 8003188:	58025444 	.word	0x58025444
 800318c:	58025458 	.word	0x58025458
 8003190:	5802546c 	.word	0x5802546c
 8003194:	58025480 	.word	0x58025480
 8003198:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	68ba      	ldr	r2, [r7, #8]
 80031a2:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	60da      	str	r2, [r3, #12]
}
 80031ac:	e04d      	b.n	800324a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a29      	ldr	r2, [pc, #164]	@ (8003258 <DMA_SetConfig+0x338>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d022      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a27      	ldr	r2, [pc, #156]	@ (800325c <DMA_SetConfig+0x33c>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01d      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a26      	ldr	r2, [pc, #152]	@ (8003260 <DMA_SetConfig+0x340>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d018      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a24      	ldr	r2, [pc, #144]	@ (8003264 <DMA_SetConfig+0x344>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d013      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a23      	ldr	r2, [pc, #140]	@ (8003268 <DMA_SetConfig+0x348>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00e      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a21      	ldr	r2, [pc, #132]	@ (800326c <DMA_SetConfig+0x34c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d009      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a20      	ldr	r2, [pc, #128]	@ (8003270 <DMA_SetConfig+0x350>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d004      	beq.n	80031fe <DMA_SetConfig+0x2de>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a1e      	ldr	r2, [pc, #120]	@ (8003274 <DMA_SetConfig+0x354>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <DMA_SetConfig+0x2e2>
 80031fe:	2301      	movs	r3, #1
 8003200:	e000      	b.n	8003204 <DMA_SetConfig+0x2e4>
 8003202:	2300      	movs	r3, #0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d020      	beq.n	800324a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	2201      	movs	r2, #1
 8003212:	409a      	lsls	r2, r3
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	683a      	ldr	r2, [r7, #0]
 800321e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b40      	cmp	r3, #64	@ 0x40
 8003226:	d108      	bne.n	800323a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	687a      	ldr	r2, [r7, #4]
 800322e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	68ba      	ldr	r2, [r7, #8]
 8003236:	60da      	str	r2, [r3, #12]
}
 8003238:	e007      	b.n	800324a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	687a      	ldr	r2, [r7, #4]
 8003248:	60da      	str	r2, [r3, #12]
}
 800324a:	bf00      	nop
 800324c:	371c      	adds	r7, #28
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	58025408 	.word	0x58025408
 800325c:	5802541c 	.word	0x5802541c
 8003260:	58025430 	.word	0x58025430
 8003264:	58025444 	.word	0x58025444
 8003268:	58025458 	.word	0x58025458
 800326c:	5802546c 	.word	0x5802546c
 8003270:	58025480 	.word	0x58025480
 8003274:	58025494 	.word	0x58025494

08003278 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003278:	b480      	push	{r7}
 800327a:	b085      	sub	sp, #20
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a42      	ldr	r2, [pc, #264]	@ (8003390 <DMA_CalcBaseAndBitshift+0x118>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d04a      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a41      	ldr	r2, [pc, #260]	@ (8003394 <DMA_CalcBaseAndBitshift+0x11c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d045      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3f      	ldr	r2, [pc, #252]	@ (8003398 <DMA_CalcBaseAndBitshift+0x120>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d040      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a3e      	ldr	r2, [pc, #248]	@ (800339c <DMA_CalcBaseAndBitshift+0x124>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d03b      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a3c      	ldr	r2, [pc, #240]	@ (80033a0 <DMA_CalcBaseAndBitshift+0x128>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d036      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a3b      	ldr	r2, [pc, #236]	@ (80033a4 <DMA_CalcBaseAndBitshift+0x12c>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d031      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a39      	ldr	r2, [pc, #228]	@ (80033a8 <DMA_CalcBaseAndBitshift+0x130>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d02c      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a38      	ldr	r2, [pc, #224]	@ (80033ac <DMA_CalcBaseAndBitshift+0x134>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d027      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a36      	ldr	r2, [pc, #216]	@ (80033b0 <DMA_CalcBaseAndBitshift+0x138>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d022      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4a35      	ldr	r2, [pc, #212]	@ (80033b4 <DMA_CalcBaseAndBitshift+0x13c>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d01d      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a33      	ldr	r2, [pc, #204]	@ (80033b8 <DMA_CalcBaseAndBitshift+0x140>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d018      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a32      	ldr	r2, [pc, #200]	@ (80033bc <DMA_CalcBaseAndBitshift+0x144>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d013      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a30      	ldr	r2, [pc, #192]	@ (80033c0 <DMA_CalcBaseAndBitshift+0x148>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00e      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a2f      	ldr	r2, [pc, #188]	@ (80033c4 <DMA_CalcBaseAndBitshift+0x14c>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d009      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4a2d      	ldr	r2, [pc, #180]	@ (80033c8 <DMA_CalcBaseAndBitshift+0x150>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <DMA_CalcBaseAndBitshift+0xa8>
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a2c      	ldr	r2, [pc, #176]	@ (80033cc <DMA_CalcBaseAndBitshift+0x154>)
 800331c:	4293      	cmp	r3, r2
 800331e:	d101      	bne.n	8003324 <DMA_CalcBaseAndBitshift+0xac>
 8003320:	2301      	movs	r3, #1
 8003322:	e000      	b.n	8003326 <DMA_CalcBaseAndBitshift+0xae>
 8003324:	2300      	movs	r3, #0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d024      	beq.n	8003374 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	b2db      	uxtb	r3, r3
 8003330:	3b10      	subs	r3, #16
 8003332:	4a27      	ldr	r2, [pc, #156]	@ (80033d0 <DMA_CalcBaseAndBitshift+0x158>)
 8003334:	fba2 2303 	umull	r2, r3, r2, r3
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	f003 0307 	and.w	r3, r3, #7
 8003342:	4a24      	ldr	r2, [pc, #144]	@ (80033d4 <DMA_CalcBaseAndBitshift+0x15c>)
 8003344:	5cd3      	ldrb	r3, [r2, r3]
 8003346:	461a      	mov	r2, r3
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d908      	bls.n	8003364 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	461a      	mov	r2, r3
 8003358:	4b1f      	ldr	r3, [pc, #124]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800335a:	4013      	ands	r3, r2
 800335c:	1d1a      	adds	r2, r3, #4
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	659a      	str	r2, [r3, #88]	@ 0x58
 8003362:	e00d      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	461a      	mov	r2, r3
 800336a:	4b1b      	ldr	r3, [pc, #108]	@ (80033d8 <DMA_CalcBaseAndBitshift+0x160>)
 800336c:	4013      	ands	r3, r2
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	6593      	str	r3, [r2, #88]	@ 0x58
 8003372:	e005      	b.n	8003380 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	40020010 	.word	0x40020010
 8003394:	40020028 	.word	0x40020028
 8003398:	40020040 	.word	0x40020040
 800339c:	40020058 	.word	0x40020058
 80033a0:	40020070 	.word	0x40020070
 80033a4:	40020088 	.word	0x40020088
 80033a8:	400200a0 	.word	0x400200a0
 80033ac:	400200b8 	.word	0x400200b8
 80033b0:	40020410 	.word	0x40020410
 80033b4:	40020428 	.word	0x40020428
 80033b8:	40020440 	.word	0x40020440
 80033bc:	40020458 	.word	0x40020458
 80033c0:	40020470 	.word	0x40020470
 80033c4:	40020488 	.word	0x40020488
 80033c8:	400204a0 	.word	0x400204a0
 80033cc:	400204b8 	.word	0x400204b8
 80033d0:	aaaaaaab 	.word	0xaaaaaaab
 80033d4:	08011d7c 	.word	0x08011d7c
 80033d8:	fffffc00 	.word	0xfffffc00

080033dc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 80033dc:	b480      	push	{r7}
 80033de:	b085      	sub	sp, #20
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033e4:	2300      	movs	r3, #0
 80033e6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	699b      	ldr	r3, [r3, #24]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d120      	bne.n	8003432 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f4:	2b03      	cmp	r3, #3
 80033f6:	d858      	bhi.n	80034aa <DMA_CheckFifoParam+0xce>
 80033f8:	a201      	add	r2, pc, #4	@ (adr r2, 8003400 <DMA_CheckFifoParam+0x24>)
 80033fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033fe:	bf00      	nop
 8003400:	08003411 	.word	0x08003411
 8003404:	08003423 	.word	0x08003423
 8003408:	08003411 	.word	0x08003411
 800340c:	080034ab 	.word	0x080034ab
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003414:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003418:	2b00      	cmp	r3, #0
 800341a:	d048      	beq.n	80034ae <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003420:	e045      	b.n	80034ae <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003426:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800342a:	d142      	bne.n	80034b2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003430:	e03f      	b.n	80034b2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800343a:	d123      	bne.n	8003484 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003440:	2b03      	cmp	r3, #3
 8003442:	d838      	bhi.n	80034b6 <DMA_CheckFifoParam+0xda>
 8003444:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <DMA_CheckFifoParam+0x70>)
 8003446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344a:	bf00      	nop
 800344c:	0800345d 	.word	0x0800345d
 8003450:	08003463 	.word	0x08003463
 8003454:	0800345d 	.word	0x0800345d
 8003458:	08003475 	.word	0x08003475
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
        break;
 8003460:	e030      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800346a:	2b00      	cmp	r3, #0
 800346c:	d025      	beq.n	80034ba <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003472:	e022      	b.n	80034ba <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003478:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800347c:	d11f      	bne.n	80034be <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8003482:	e01c      	b.n	80034be <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003488:	2b02      	cmp	r3, #2
 800348a:	d902      	bls.n	8003492 <DMA_CheckFifoParam+0xb6>
 800348c:	2b03      	cmp	r3, #3
 800348e:	d003      	beq.n	8003498 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8003490:	e018      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	73fb      	strb	r3, [r7, #15]
        break;
 8003496:	e015      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800349c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00e      	beq.n	80034c2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
    break;
 80034a8:	e00b      	b.n	80034c2 <DMA_CheckFifoParam+0xe6>
        break;
 80034aa:	bf00      	nop
 80034ac:	e00a      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ae:	bf00      	nop
 80034b0:	e008      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b2:	bf00      	nop
 80034b4:	e006      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034b6:	bf00      	nop
 80034b8:	e004      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034ba:	bf00      	nop
 80034bc:	e002      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
        break;
 80034be:	bf00      	nop
 80034c0:	e000      	b.n	80034c4 <DMA_CheckFifoParam+0xe8>
    break;
 80034c2:	bf00      	nop
    }
  }

  return status;
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80034c6:	4618      	mov	r0, r3
 80034c8:	3714      	adds	r7, #20
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr
 80034d2:	bf00      	nop

080034d4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b085      	sub	sp, #20
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a38      	ldr	r2, [pc, #224]	@ (80035c8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d022      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a36      	ldr	r2, [pc, #216]	@ (80035cc <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d01d      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a35      	ldr	r2, [pc, #212]	@ (80035d0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d018      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a33      	ldr	r2, [pc, #204]	@ (80035d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d013      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a32      	ldr	r2, [pc, #200]	@ (80035d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d00e      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a30      	ldr	r2, [pc, #192]	@ (80035dc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d009      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a2f      	ldr	r2, [pc, #188]	@ (80035e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d004      	beq.n	8003532 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a2d      	ldr	r2, [pc, #180]	@ (80035e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d101      	bne.n	8003536 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8003532:	2301      	movs	r3, #1
 8003534:	e000      	b.n	8003538 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8003536:	2300      	movs	r3, #0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01a      	beq.n	8003572 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	3b08      	subs	r3, #8
 8003544:	4a28      	ldr	r2, [pc, #160]	@ (80035e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8003546:	fba2 2303 	umull	r2, r3, r2, r3
 800354a:	091b      	lsrs	r3, r3, #4
 800354c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	4b26      	ldr	r3, [pc, #152]	@ (80035ec <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8003552:	4413      	add	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	461a      	mov	r2, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a24      	ldr	r2, [pc, #144]	@ (80035f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8003560:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	2201      	movs	r2, #1
 800356a:	409a      	lsls	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8003570:	e024      	b.n	80035bc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	b2db      	uxtb	r3, r3
 8003578:	3b10      	subs	r3, #16
 800357a:	4a1e      	ldr	r2, [pc, #120]	@ (80035f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800357c:	fba2 2303 	umull	r2, r3, r2, r3
 8003580:	091b      	lsrs	r3, r3, #4
 8003582:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	4a1c      	ldr	r2, [pc, #112]	@ (80035f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d806      	bhi.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	4a1b      	ldr	r2, [pc, #108]	@ (80035fc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d902      	bls.n	800359a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	3308      	adds	r3, #8
 8003598:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	4b18      	ldr	r3, [pc, #96]	@ (8003600 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	4a16      	ldr	r2, [pc, #88]	@ (8003604 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 80035ac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 031f 	and.w	r3, r3, #31
 80035b4:	2201      	movs	r2, #1
 80035b6:	409a      	lsls	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80035bc:	bf00      	nop
 80035be:	3714      	adds	r7, #20
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr
 80035c8:	58025408 	.word	0x58025408
 80035cc:	5802541c 	.word	0x5802541c
 80035d0:	58025430 	.word	0x58025430
 80035d4:	58025444 	.word	0x58025444
 80035d8:	58025458 	.word	0x58025458
 80035dc:	5802546c 	.word	0x5802546c
 80035e0:	58025480 	.word	0x58025480
 80035e4:	58025494 	.word	0x58025494
 80035e8:	cccccccd 	.word	0xcccccccd
 80035ec:	16009600 	.word	0x16009600
 80035f0:	58025880 	.word	0x58025880
 80035f4:	aaaaaaab 	.word	0xaaaaaaab
 80035f8:	400204b8 	.word	0x400204b8
 80035fc:	4002040f 	.word	0x4002040f
 8003600:	10008200 	.word	0x10008200
 8003604:	40020880 	.word	0x40020880

08003608 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003608:	b480      	push	{r7}
 800360a:	b085      	sub	sp, #20
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d04a      	beq.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2b08      	cmp	r3, #8
 8003622:	d847      	bhi.n	80036b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a25      	ldr	r2, [pc, #148]	@ (80036c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d022      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a24      	ldr	r2, [pc, #144]	@ (80036c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d01d      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a22      	ldr	r2, [pc, #136]	@ (80036c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d018      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d013      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a1f      	ldr	r2, [pc, #124]	@ (80036d0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00e      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a1e      	ldr	r2, [pc, #120]	@ (80036d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d009      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1c      	ldr	r2, [pc, #112]	@ (80036d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d004      	beq.n	8003674 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a1b      	ldr	r2, [pc, #108]	@ (80036dc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d101      	bne.n	8003678 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8003674:	2301      	movs	r3, #1
 8003676:	e000      	b.n	800367a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8003678:	2300      	movs	r3, #0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800367e:	68fa      	ldr	r2, [r7, #12]
 8003680:	4b17      	ldr	r3, [pc, #92]	@ (80036e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	461a      	mov	r2, r3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	4a15      	ldr	r2, [pc, #84]	@ (80036e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8003690:	671a      	str	r2, [r3, #112]	@ 0x70
 8003692:	e009      	b.n	80036a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	4b14      	ldr	r3, [pc, #80]	@ (80036e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	461a      	mov	r2, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a11      	ldr	r2, [pc, #68]	@ (80036ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 80036a6:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	2201      	movs	r2, #1
 80036ae:	409a      	lsls	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	58025408 	.word	0x58025408
 80036c4:	5802541c 	.word	0x5802541c
 80036c8:	58025430 	.word	0x58025430
 80036cc:	58025444 	.word	0x58025444
 80036d0:	58025458 	.word	0x58025458
 80036d4:	5802546c 	.word	0x5802546c
 80036d8:	58025480 	.word	0x58025480
 80036dc:	58025494 	.word	0x58025494
 80036e0:	1600963f 	.word	0x1600963f
 80036e4:	58025940 	.word	0x58025940
 80036e8:	1000823f 	.word	0x1000823f
 80036ec:	40020940 	.word	0x40020940

080036f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b089      	sub	sp, #36	@ 0x24
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80036fe:	4b89      	ldr	r3, [pc, #548]	@ (8003924 <HAL_GPIO_Init+0x234>)
 8003700:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003702:	e194      	b.n	8003a2e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	2101      	movs	r1, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa01 f303 	lsl.w	r3, r1, r3
 8003710:	4013      	ands	r3, r2
 8003712:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b00      	cmp	r3, #0
 8003718:	f000 8186 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d005      	beq.n	8003734 <HAL_GPIO_Init+0x44>
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0303 	and.w	r3, r3, #3
 8003730:	2b02      	cmp	r3, #2
 8003732:	d130      	bne.n	8003796 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68da      	ldr	r2, [r3, #12]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	fa02 f303 	lsl.w	r3, r2, r3
 8003758:	69ba      	ldr	r2, [r7, #24]
 800375a:	4313      	orrs	r3, r2
 800375c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800376a:	2201      	movs	r2, #1
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	fa02 f303 	lsl.w	r3, r2, r3
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	091b      	lsrs	r3, r3, #4
 8003780:	f003 0201 	and.w	r2, r3, #1
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4313      	orrs	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f003 0303 	and.w	r3, r3, #3
 800379e:	2b03      	cmp	r3, #3
 80037a0:	d017      	beq.n	80037d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	2203      	movs	r2, #3
 80037ae:	fa02 f303 	lsl.w	r3, r2, r3
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	689a      	ldr	r2, [r3, #8]
 80037be:	69fb      	ldr	r3, [r7, #28]
 80037c0:	005b      	lsls	r3, r3, #1
 80037c2:	fa02 f303 	lsl.w	r3, r2, r3
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	4313      	orrs	r3, r2
 80037ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69ba      	ldr	r2, [r7, #24]
 80037d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d123      	bne.n	8003826 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	08da      	lsrs	r2, r3, #3
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3208      	adds	r2, #8
 80037e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80037ec:	69fb      	ldr	r3, [r7, #28]
 80037ee:	f003 0307 	and.w	r3, r3, #7
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	220f      	movs	r2, #15
 80037f6:	fa02 f303 	lsl.w	r3, r2, r3
 80037fa:	43db      	mvns	r3, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4013      	ands	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	691a      	ldr	r2, [r3, #16]
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	08da      	lsrs	r2, r3, #3
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	3208      	adds	r2, #8
 8003820:	69b9      	ldr	r1, [r7, #24]
 8003822:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800382c:	69fb      	ldr	r3, [r7, #28]
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	2203      	movs	r2, #3
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	43db      	mvns	r3, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4013      	ands	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0203 	and.w	r2, r3, #3
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	005b      	lsls	r3, r3, #1
 800384a:	fa02 f303 	lsl.w	r3, r2, r3
 800384e:	69ba      	ldr	r2, [r7, #24]
 8003850:	4313      	orrs	r3, r2
 8003852:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 80e0 	beq.w	8003a28 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003868:	4b2f      	ldr	r3, [pc, #188]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800386a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800386e:	4a2e      	ldr	r2, [pc, #184]	@ (8003928 <HAL_GPIO_Init+0x238>)
 8003870:	f043 0302 	orr.w	r3, r3, #2
 8003874:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003878:	4b2b      	ldr	r3, [pc, #172]	@ (8003928 <HAL_GPIO_Init+0x238>)
 800387a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003886:	4a29      	ldr	r2, [pc, #164]	@ (800392c <HAL_GPIO_Init+0x23c>)
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	089b      	lsrs	r3, r3, #2
 800388c:	3302      	adds	r3, #2
 800388e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003894:	69fb      	ldr	r3, [r7, #28]
 8003896:	f003 0303 	and.w	r3, r3, #3
 800389a:	009b      	lsls	r3, r3, #2
 800389c:	220f      	movs	r2, #15
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a20      	ldr	r2, [pc, #128]	@ (8003930 <HAL_GPIO_Init+0x240>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d052      	beq.n	8003958 <HAL_GPIO_Init+0x268>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	@ (8003934 <HAL_GPIO_Init+0x244>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d031      	beq.n	800391e <HAL_GPIO_Init+0x22e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	@ (8003938 <HAL_GPIO_Init+0x248>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d02b      	beq.n	800391a <HAL_GPIO_Init+0x22a>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4a1d      	ldr	r2, [pc, #116]	@ (800393c <HAL_GPIO_Init+0x24c>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d025      	beq.n	8003916 <HAL_GPIO_Init+0x226>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	4a1c      	ldr	r2, [pc, #112]	@ (8003940 <HAL_GPIO_Init+0x250>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d01f      	beq.n	8003912 <HAL_GPIO_Init+0x222>
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003944 <HAL_GPIO_Init+0x254>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d019      	beq.n	800390e <HAL_GPIO_Init+0x21e>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	4a1a      	ldr	r2, [pc, #104]	@ (8003948 <HAL_GPIO_Init+0x258>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d013      	beq.n	800390a <HAL_GPIO_Init+0x21a>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a19      	ldr	r2, [pc, #100]	@ (800394c <HAL_GPIO_Init+0x25c>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d00d      	beq.n	8003906 <HAL_GPIO_Init+0x216>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a18      	ldr	r2, [pc, #96]	@ (8003950 <HAL_GPIO_Init+0x260>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d007      	beq.n	8003902 <HAL_GPIO_Init+0x212>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a17      	ldr	r2, [pc, #92]	@ (8003954 <HAL_GPIO_Init+0x264>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d101      	bne.n	80038fe <HAL_GPIO_Init+0x20e>
 80038fa:	2309      	movs	r3, #9
 80038fc:	e02d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 80038fe:	230a      	movs	r3, #10
 8003900:	e02b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003902:	2308      	movs	r3, #8
 8003904:	e029      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003906:	2307      	movs	r3, #7
 8003908:	e027      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390a:	2306      	movs	r3, #6
 800390c:	e025      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800390e:	2305      	movs	r3, #5
 8003910:	e023      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003912:	2304      	movs	r3, #4
 8003914:	e021      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003916:	2303      	movs	r3, #3
 8003918:	e01f      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391a:	2302      	movs	r3, #2
 800391c:	e01d      	b.n	800395a <HAL_GPIO_Init+0x26a>
 800391e:	2301      	movs	r3, #1
 8003920:	e01b      	b.n	800395a <HAL_GPIO_Init+0x26a>
 8003922:	bf00      	nop
 8003924:	58000080 	.word	0x58000080
 8003928:	58024400 	.word	0x58024400
 800392c:	58000400 	.word	0x58000400
 8003930:	58020000 	.word	0x58020000
 8003934:	58020400 	.word	0x58020400
 8003938:	58020800 	.word	0x58020800
 800393c:	58020c00 	.word	0x58020c00
 8003940:	58021000 	.word	0x58021000
 8003944:	58021400 	.word	0x58021400
 8003948:	58021800 	.word	0x58021800
 800394c:	58021c00 	.word	0x58021c00
 8003950:	58022000 	.word	0x58022000
 8003954:	58022400 	.word	0x58022400
 8003958:	2300      	movs	r3, #0
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	f002 0203 	and.w	r2, r2, #3
 8003960:	0092      	lsls	r2, r2, #2
 8003962:	4093      	lsls	r3, r2
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800396a:	4938      	ldr	r1, [pc, #224]	@ (8003a4c <HAL_GPIO_Init+0x35c>)
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	089b      	lsrs	r3, r3, #2
 8003970:	3302      	adds	r3, #2
 8003972:	69ba      	ldr	r2, [r7, #24]
 8003974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	43db      	mvns	r3, r3
 8003984:	69ba      	ldr	r2, [r7, #24]
 8003986:	4013      	ands	r3, r2
 8003988:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	685b      	ldr	r3, [r3, #4]
 800398e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003996:	69ba      	ldr	r2, [r7, #24]
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4313      	orrs	r3, r2
 800399c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800399e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80039a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	43db      	mvns	r3, r3
 80039b2:	69ba      	ldr	r2, [r7, #24]
 80039b4:	4013      	ands	r3, r2
 80039b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d003      	beq.n	80039cc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80039c4:	69ba      	ldr	r2, [r7, #24]
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80039cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039d0:	69bb      	ldr	r3, [r7, #24]
 80039d2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	43db      	mvns	r3, r3
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4013      	ands	r3, r2
 80039e2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d003      	beq.n	80039f8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a04:	693b      	ldr	r3, [r7, #16]
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d003      	beq.n	8003a22 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8003a1a:	69ba      	ldr	r2, [r7, #24]
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	69ba      	ldr	r2, [r7, #24]
 8003a26:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	3301      	adds	r3, #1
 8003a2c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	fa22 f303 	lsr.w	r3, r2, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	f47f ae63 	bne.w	8003704 <HAL_GPIO_Init+0x14>
  }
}
 8003a3e:	bf00      	nop
 8003a40:	bf00      	nop
 8003a42:	3724      	adds	r7, #36	@ 0x24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr
 8003a4c:	58000400 	.word	0x58000400

08003a50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	460b      	mov	r3, r1
 8003a5a:	807b      	strh	r3, [r7, #2]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a60:	787b      	ldrb	r3, [r7, #1]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d003      	beq.n	8003a6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a66:	887a      	ldrh	r2, [r7, #2]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003a6c:	e003      	b.n	8003a76 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003a6e:	887b      	ldrh	r3, [r7, #2]
 8003a70:	041a      	lsls	r2, r3, #16
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	619a      	str	r2, [r3, #24]
}
 8003a76:	bf00      	nop
 8003a78:	370c      	adds	r7, #12
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a80:	4770      	bx	lr

08003a82 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a82:	b480      	push	{r7}
 8003a84:	b085      	sub	sp, #20
 8003a86:	af00      	add	r7, sp, #0
 8003a88:	6078      	str	r0, [r7, #4]
 8003a8a:	460b      	mov	r3, r1
 8003a8c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a94:	887a      	ldrh	r2, [r7, #2]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4013      	ands	r3, r2
 8003a9a:	041a      	lsls	r2, r3, #16
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	43d9      	mvns	r1, r3
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	400b      	ands	r3, r1
 8003aa4:	431a      	orrs	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	619a      	str	r2, [r3, #24]
}
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
	...

08003ab8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e08b      	b.n	8003be2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d106      	bne.n	8003ae4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	f00b faa0 	bl	800f024 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2224      	movs	r2, #36	@ 0x24
 8003ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 0201 	bic.w	r2, r2, #1
 8003afa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b08:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	689a      	ldr	r2, [r3, #8]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b18:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d107      	bne.n	8003b32 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b2e:	609a      	str	r2, [r3, #8]
 8003b30:	e006      	b.n	8003b40 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689a      	ldr	r2, [r3, #8]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b3e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	68db      	ldr	r3, [r3, #12]
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d108      	bne.n	8003b5a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b56:	605a      	str	r2, [r3, #4]
 8003b58:	e007      	b.n	8003b6a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	685a      	ldr	r2, [r3, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b68:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	6859      	ldr	r1, [r3, #4]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	4b1d      	ldr	r3, [pc, #116]	@ (8003bec <HAL_I2C_Init+0x134>)
 8003b76:	430b      	orrs	r3, r1
 8003b78:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	68da      	ldr	r2, [r3, #12]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b88:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691a      	ldr	r2, [r3, #16]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	695b      	ldr	r3, [r3, #20]
 8003b92:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	430a      	orrs	r2, r1
 8003ba2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69d9      	ldr	r1, [r3, #28]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a1a      	ldr	r2, [r3, #32]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f042 0201 	orr.w	r2, r2, #1
 8003bc2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3708      	adds	r7, #8
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
 8003bea:	bf00      	nop
 8003bec:	02008000 	.word	0x02008000

08003bf0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b088      	sub	sp, #32
 8003bf4:	af02      	add	r7, sp, #8
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	4608      	mov	r0, r1
 8003bfa:	4611      	mov	r1, r2
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	4603      	mov	r3, r0
 8003c00:	817b      	strh	r3, [r7, #10]
 8003c02:	460b      	mov	r3, r1
 8003c04:	813b      	strh	r3, [r7, #8]
 8003c06:	4613      	mov	r3, r2
 8003c08:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b20      	cmp	r3, #32
 8003c14:	f040 80f9 	bne.w	8003e0a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c18:	6a3b      	ldr	r3, [r7, #32]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d002      	beq.n	8003c24 <HAL_I2C_Mem_Write+0x34>
 8003c1e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d105      	bne.n	8003c30 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c2a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e0ed      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c36:	2b01      	cmp	r3, #1
 8003c38:	d101      	bne.n	8003c3e <HAL_I2C_Mem_Write+0x4e>
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	e0e6      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2201      	movs	r2, #1
 8003c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003c46:	f7fc fdbf 	bl	80007c8 <HAL_GetTick>
 8003c4a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	2319      	movs	r3, #25
 8003c52:	2201      	movs	r2, #1
 8003c54:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f000 fa5b 	bl	8004114 <I2C_WaitOnFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d001      	beq.n	8003c68 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e0d1      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2221      	movs	r2, #33	@ 0x21
 8003c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2240      	movs	r2, #64	@ 0x40
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6a3a      	ldr	r2, [r7, #32]
 8003c82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003c90:	88f8      	ldrh	r0, [r7, #6]
 8003c92:	893a      	ldrh	r2, [r7, #8]
 8003c94:	8979      	ldrh	r1, [r7, #10]
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	9301      	str	r3, [sp, #4]
 8003c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9c:	9300      	str	r3, [sp, #0]
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 f9bf 	bl	8004024 <I2C_RequestMemoryWrite>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d005      	beq.n	8003cb8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e0a9      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	2bff      	cmp	r3, #255	@ 0xff
 8003cc0:	d90e      	bls.n	8003ce0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	22ff      	movs	r2, #255	@ 0xff
 8003cc6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ccc:	b2da      	uxtb	r2, r3
 8003cce:	8979      	ldrh	r1, [r7, #10]
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	9300      	str	r3, [sp, #0]
 8003cd4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 fbdf 	bl	800449c <I2C_TransferConfig>
 8003cde:	e00f      	b.n	8003d00 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cee:	b2da      	uxtb	r2, r3
 8003cf0:	8979      	ldrh	r1, [r7, #10]
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cfa:	68f8      	ldr	r0, [r7, #12]
 8003cfc:	f000 fbce 	bl	800449c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d00:	697a      	ldr	r2, [r7, #20]
 8003d02:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 fa5e 	bl	80041c6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e07b      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d18:	781a      	ldrb	r2, [r3, #0]
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	3b01      	subs	r3, #1
 8003d32:	b29a      	uxth	r2, r3
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b29a      	uxth	r2, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d034      	beq.n	8003db8 <HAL_I2C_Mem_Write+0x1c8>
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d130      	bne.n	8003db8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	9300      	str	r3, [sp, #0]
 8003d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	2180      	movs	r1, #128	@ 0x80
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 f9d7 	bl	8004114 <I2C_WaitOnFlagUntilTimeout>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e04d      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	2bff      	cmp	r3, #255	@ 0xff
 8003d78:	d90e      	bls.n	8003d98 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	22ff      	movs	r2, #255	@ 0xff
 8003d7e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	8979      	ldrh	r1, [r7, #10]
 8003d88:	2300      	movs	r3, #0
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d90:	68f8      	ldr	r0, [r7, #12]
 8003d92:	f000 fb83 	bl	800449c <I2C_TransferConfig>
 8003d96:	e00f      	b.n	8003db8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da6:	b2da      	uxtb	r2, r3
 8003da8:	8979      	ldrh	r1, [r7, #10]
 8003daa:	2300      	movs	r3, #0
 8003dac:	9300      	str	r3, [sp, #0]
 8003dae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003db2:	68f8      	ldr	r0, [r7, #12]
 8003db4:	f000 fb72 	bl	800449c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d19e      	bne.n	8003d00 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 fa44 	bl	8004254 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e01a      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2220      	movs	r2, #32
 8003ddc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	6859      	ldr	r1, [r3, #4]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	4b0a      	ldr	r3, [pc, #40]	@ (8003e14 <HAL_I2C_Mem_Write+0x224>)
 8003dea:	400b      	ands	r3, r1
 8003dec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e06:	2300      	movs	r3, #0
 8003e08:	e000      	b.n	8003e0c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003e0a:	2302      	movs	r3, #2
  }
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3718      	adds	r7, #24
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	fe00e800 	.word	0xfe00e800

08003e18 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08a      	sub	sp, #40	@ 0x28
 8003e1c:	af02      	add	r7, sp, #8
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	607a      	str	r2, [r7, #4]
 8003e22:	603b      	str	r3, [r7, #0]
 8003e24:	460b      	mov	r3, r1
 8003e26:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b20      	cmp	r3, #32
 8003e3a:	f040 80e9 	bne.w	8004010 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	699b      	ldr	r3, [r3, #24]
 8003e44:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e4c:	d101      	bne.n	8003e52 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8003e4e:	2302      	movs	r3, #2
 8003e50:	e0df      	b.n	8004012 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d101      	bne.n	8003e60 <HAL_I2C_IsDeviceReady+0x48>
 8003e5c:	2302      	movs	r3, #2
 8003e5e:	e0d8      	b.n	8004012 <HAL_I2C_IsDeviceReady+0x1fa>
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2201      	movs	r2, #1
 8003e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2224      	movs	r2, #36	@ 0x24
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	2200      	movs	r2, #0
 8003e74:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d105      	bne.n	8003e8a <HAL_I2C_IsDeviceReady+0x72>
 8003e7e:	897b      	ldrh	r3, [r7, #10]
 8003e80:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e84:	4b65      	ldr	r3, [pc, #404]	@ (800401c <HAL_I2C_IsDeviceReady+0x204>)
 8003e86:	4313      	orrs	r3, r2
 8003e88:	e004      	b.n	8003e94 <HAL_I2C_IsDeviceReady+0x7c>
 8003e8a:	897b      	ldrh	r3, [r7, #10]
 8003e8c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003e90:	4b63      	ldr	r3, [pc, #396]	@ (8004020 <HAL_I2C_IsDeviceReady+0x208>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	6812      	ldr	r2, [r2, #0]
 8003e98:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003e9a:	f7fc fc95 	bl	80007c8 <HAL_GetTick>
 8003e9e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	f003 0320 	and.w	r3, r3, #32
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	bf0c      	ite	eq
 8003eae:	2301      	moveq	r3, #1
 8003eb0:	2300      	movne	r3, #0
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	699b      	ldr	r3, [r3, #24]
 8003ebc:	f003 0310 	and.w	r3, r3, #16
 8003ec0:	2b10      	cmp	r3, #16
 8003ec2:	bf0c      	ite	eq
 8003ec4:	2301      	moveq	r3, #1
 8003ec6:	2300      	movne	r3, #0
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003ecc:	e034      	b.n	8003f38 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed4:	d01a      	beq.n	8003f0c <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ed6:	f7fc fc77 	bl	80007c8 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	683a      	ldr	r2, [r7, #0]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d302      	bcc.n	8003eec <HAL_I2C_IsDeviceReady+0xd4>
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10f      	bne.n	8003f0c <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2220      	movs	r2, #32
 8003ef0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ef8:	f043 0220 	orr.w	r2, r3, #32
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	e082      	b.n	8004012 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f003 0320 	and.w	r3, r3, #32
 8003f16:	2b20      	cmp	r3, #32
 8003f18:	bf0c      	ite	eq
 8003f1a:	2301      	moveq	r3, #1
 8003f1c:	2300      	movne	r3, #0
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	699b      	ldr	r3, [r3, #24]
 8003f28:	f003 0310 	and.w	r3, r3, #16
 8003f2c:	2b10      	cmp	r3, #16
 8003f2e:	bf0c      	ite	eq
 8003f30:	2301      	moveq	r3, #1
 8003f32:	2300      	movne	r3, #0
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003f38:	7fbb      	ldrb	r3, [r7, #30]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d102      	bne.n	8003f44 <HAL_I2C_IsDeviceReady+0x12c>
 8003f3e:	7f7b      	ldrb	r3, [r7, #29]
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d0c4      	beq.n	8003ece <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	f003 0310 	and.w	r3, r3, #16
 8003f4e:	2b10      	cmp	r3, #16
 8003f50:	d027      	beq.n	8003fa2 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	9300      	str	r3, [sp, #0]
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	2120      	movs	r1, #32
 8003f5c:	68f8      	ldr	r0, [r7, #12]
 8003f5e:	f000 f8d9 	bl	8004114 <I2C_WaitOnFlagUntilTimeout>
 8003f62:	4603      	mov	r3, r0
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00e      	beq.n	8003f86 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6c:	2b04      	cmp	r3, #4
 8003f6e:	d107      	bne.n	8003f80 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2220      	movs	r2, #32
 8003f76:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	645a      	str	r2, [r3, #68]	@ 0x44
 8003f7e:	e026      	b.n	8003fce <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	77fb      	strb	r3, [r7, #31]
 8003f84:	e023      	b.n	8003fce <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2220      	movs	r2, #32
 8003f8c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	e037      	b.n	8004012 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	2210      	movs	r2, #16
 8003fa8:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	9300      	str	r3, [sp, #0]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	2120      	movs	r1, #32
 8003fb4:	68f8      	ldr	r0, [r7, #12]
 8003fb6:	f000 f8ad 	bl	8004114 <I2C_WaitOnFlagUntilTimeout>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d002      	beq.n	8003fc6 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	77fb      	strb	r3, [r7, #31]
 8003fc4:	e003      	b.n	8003fce <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003fce:	697b      	ldr	r3, [r7, #20]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	687a      	ldr	r2, [r7, #4]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	d904      	bls.n	8003fe6 <HAL_I2C_IsDeviceReady+0x1ce>
 8003fdc:	7ffb      	ldrb	r3, [r7, #31]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8003fe6:	697b      	ldr	r3, [r7, #20]
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	f63f af43 	bhi.w	8003e76 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2220      	movs	r2, #32
 8003ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ffc:	f043 0220 	orr.w	r2, r3, #32
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800400c:	2301      	movs	r3, #1
 800400e:	e000      	b.n	8004012 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8004010:	2302      	movs	r3, #2
  }
}
 8004012:	4618      	mov	r0, r3
 8004014:	3720      	adds	r7, #32
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	02002000 	.word	0x02002000
 8004020:	02002800 	.word	0x02002800

08004024 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b086      	sub	sp, #24
 8004028:	af02      	add	r7, sp, #8
 800402a:	60f8      	str	r0, [r7, #12]
 800402c:	4608      	mov	r0, r1
 800402e:	4611      	mov	r1, r2
 8004030:	461a      	mov	r2, r3
 8004032:	4603      	mov	r3, r0
 8004034:	817b      	strh	r3, [r7, #10]
 8004036:	460b      	mov	r3, r1
 8004038:	813b      	strh	r3, [r7, #8]
 800403a:	4613      	mov	r3, r2
 800403c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800403e:	88fb      	ldrh	r3, [r7, #6]
 8004040:	b2da      	uxtb	r2, r3
 8004042:	8979      	ldrh	r1, [r7, #10]
 8004044:	4b20      	ldr	r3, [pc, #128]	@ (80040c8 <I2C_RequestMemoryWrite+0xa4>)
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 fa25 	bl	800449c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004052:	69fa      	ldr	r2, [r7, #28]
 8004054:	69b9      	ldr	r1, [r7, #24]
 8004056:	68f8      	ldr	r0, [r7, #12]
 8004058:	f000 f8b5 	bl	80041c6 <I2C_WaitOnTXISFlagUntilTimeout>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e02c      	b.n	80040c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004066:	88fb      	ldrh	r3, [r7, #6]
 8004068:	2b01      	cmp	r3, #1
 800406a:	d105      	bne.n	8004078 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800406c:	893b      	ldrh	r3, [r7, #8]
 800406e:	b2da      	uxtb	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	629a      	str	r2, [r3, #40]	@ 0x28
 8004076:	e015      	b.n	80040a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004078:	893b      	ldrh	r3, [r7, #8]
 800407a:	0a1b      	lsrs	r3, r3, #8
 800407c:	b29b      	uxth	r3, r3
 800407e:	b2da      	uxtb	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004086:	69fa      	ldr	r2, [r7, #28]
 8004088:	69b9      	ldr	r1, [r7, #24]
 800408a:	68f8      	ldr	r0, [r7, #12]
 800408c:	f000 f89b 	bl	80041c6 <I2C_WaitOnTXISFlagUntilTimeout>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	d001      	beq.n	800409a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004096:	2301      	movs	r3, #1
 8004098:	e012      	b.n	80040c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800409a:	893b      	ldrh	r3, [r7, #8]
 800409c:	b2da      	uxtb	r2, r3
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	2200      	movs	r2, #0
 80040ac:	2180      	movs	r1, #128	@ 0x80
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 f830 	bl	8004114 <I2C_WaitOnFlagUntilTimeout>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e000      	b.n	80040c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bd80      	pop	{r7, pc}
 80040c8:	80002000 	.word	0x80002000

080040cc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	699b      	ldr	r3, [r3, #24]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d103      	bne.n	80040ea <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	2200      	movs	r2, #0
 80040e8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	699b      	ldr	r3, [r3, #24]
 80040f0:	f003 0301 	and.w	r3, r3, #1
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d007      	beq.n	8004108 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	699a      	ldr	r2, [r3, #24]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	619a      	str	r2, [r3, #24]
  }
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	60f8      	str	r0, [r7, #12]
 800411c:	60b9      	str	r1, [r7, #8]
 800411e:	603b      	str	r3, [r7, #0]
 8004120:	4613      	mov	r3, r2
 8004122:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004124:	e03b      	b.n	800419e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	6839      	ldr	r1, [r7, #0]
 800412a:	68f8      	ldr	r0, [r7, #12]
 800412c:	f000 f8d6 	bl	80042dc <I2C_IsErrorOccurred>
 8004130:	4603      	mov	r3, r0
 8004132:	2b00      	cmp	r3, #0
 8004134:	d001      	beq.n	800413a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e041      	b.n	80041be <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004140:	d02d      	beq.n	800419e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004142:	f7fc fb41 	bl	80007c8 <HAL_GetTick>
 8004146:	4602      	mov	r2, r0
 8004148:	69bb      	ldr	r3, [r7, #24]
 800414a:	1ad3      	subs	r3, r2, r3
 800414c:	683a      	ldr	r2, [r7, #0]
 800414e:	429a      	cmp	r2, r3
 8004150:	d302      	bcc.n	8004158 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d122      	bne.n	800419e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	699a      	ldr	r2, [r3, #24]
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	4013      	ands	r3, r2
 8004162:	68ba      	ldr	r2, [r7, #8]
 8004164:	429a      	cmp	r2, r3
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	461a      	mov	r2, r3
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	429a      	cmp	r2, r3
 8004174:	d113      	bne.n	800419e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417a:	f043 0220 	orr.w	r2, r3, #32
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	2220      	movs	r2, #32
 8004186:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2200      	movs	r2, #0
 800418e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800419a:	2301      	movs	r3, #1
 800419c:	e00f      	b.n	80041be <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	699a      	ldr	r2, [r3, #24]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	4013      	ands	r3, r2
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	429a      	cmp	r2, r3
 80041ac:	bf0c      	ite	eq
 80041ae:	2301      	moveq	r3, #1
 80041b0:	2300      	movne	r3, #0
 80041b2:	b2db      	uxtb	r3, r3
 80041b4:	461a      	mov	r2, r3
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d0b4      	beq.n	8004126 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3710      	adds	r7, #16
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}

080041c6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80041c6:	b580      	push	{r7, lr}
 80041c8:	b084      	sub	sp, #16
 80041ca:	af00      	add	r7, sp, #0
 80041cc:	60f8      	str	r0, [r7, #12]
 80041ce:	60b9      	str	r1, [r7, #8]
 80041d0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80041d2:	e033      	b.n	800423c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	68b9      	ldr	r1, [r7, #8]
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f000 f87f 	bl	80042dc <I2C_IsErrorOccurred>
 80041de:	4603      	mov	r3, r0
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e031      	b.n	800424c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ee:	d025      	beq.n	800423c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f0:	f7fc faea 	bl	80007c8 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	68ba      	ldr	r2, [r7, #8]
 80041fc:	429a      	cmp	r2, r3
 80041fe:	d302      	bcc.n	8004206 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d11a      	bne.n	800423c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	699b      	ldr	r3, [r3, #24]
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b02      	cmp	r3, #2
 8004212:	d013      	beq.n	800423c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004218:	f043 0220 	orr.w	r2, r3, #32
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2200      	movs	r2, #0
 8004234:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	e007      	b.n	800424c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	f003 0302 	and.w	r3, r3, #2
 8004246:	2b02      	cmp	r3, #2
 8004248:	d1c4      	bne.n	80041d4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3710      	adds	r7, #16
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}

08004254 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	b084      	sub	sp, #16
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	60b9      	str	r1, [r7, #8]
 800425e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004260:	e02f      	b.n	80042c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	68b9      	ldr	r1, [r7, #8]
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 f838 	bl	80042dc <I2C_IsErrorOccurred>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d001      	beq.n	8004276 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
 8004274:	e02d      	b.n	80042d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004276:	f7fc faa7 	bl	80007c8 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	68ba      	ldr	r2, [r7, #8]
 8004282:	429a      	cmp	r2, r3
 8004284:	d302      	bcc.n	800428c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004286:	68bb      	ldr	r3, [r7, #8]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d11a      	bne.n	80042c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	699b      	ldr	r3, [r3, #24]
 8004292:	f003 0320 	and.w	r3, r3, #32
 8004296:	2b20      	cmp	r3, #32
 8004298:	d013      	beq.n	80042c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800429e:	f043 0220 	orr.w	r2, r3, #32
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2220      	movs	r2, #32
 80042aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e007      	b.n	80042d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	f003 0320 	and.w	r3, r3, #32
 80042cc:	2b20      	cmp	r3, #32
 80042ce:	d1c8      	bne.n	8004262 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
	...

080042dc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b08a      	sub	sp, #40	@ 0x28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	60f8      	str	r0, [r7, #12]
 80042e4:	60b9      	str	r1, [r7, #8]
 80042e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042e8:	2300      	movs	r3, #0
 80042ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80042f6:	2300      	movs	r3, #0
 80042f8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042fe:	69bb      	ldr	r3, [r7, #24]
 8004300:	f003 0310 	and.w	r3, r3, #16
 8004304:	2b00      	cmp	r3, #0
 8004306:	d068      	beq.n	80043da <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2210      	movs	r2, #16
 800430e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004310:	e049      	b.n	80043a6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004318:	d045      	beq.n	80043a6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800431a:	f7fc fa55 	bl	80007c8 <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	429a      	cmp	r2, r3
 8004328:	d302      	bcc.n	8004330 <I2C_IsErrorOccurred+0x54>
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d13a      	bne.n	80043a6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800433a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004342:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800434e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004352:	d121      	bne.n	8004398 <I2C_IsErrorOccurred+0xbc>
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800435a:	d01d      	beq.n	8004398 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800435c:	7cfb      	ldrb	r3, [r7, #19]
 800435e:	2b20      	cmp	r3, #32
 8004360:	d01a      	beq.n	8004398 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685a      	ldr	r2, [r3, #4]
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004370:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004372:	f7fc fa29 	bl	80007c8 <HAL_GetTick>
 8004376:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004378:	e00e      	b.n	8004398 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800437a:	f7fc fa25 	bl	80007c8 <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	69fb      	ldr	r3, [r7, #28]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	2b19      	cmp	r3, #25
 8004386:	d907      	bls.n	8004398 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004388:	6a3b      	ldr	r3, [r7, #32]
 800438a:	f043 0320 	orr.w	r3, r3, #32
 800438e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004396:	e006      	b.n	80043a6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	f003 0320 	and.w	r3, r3, #32
 80043a2:	2b20      	cmp	r3, #32
 80043a4:	d1e9      	bne.n	800437a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	f003 0320 	and.w	r3, r3, #32
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d003      	beq.n	80043bc <I2C_IsErrorOccurred+0xe0>
 80043b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d0aa      	beq.n	8004312 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80043bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d103      	bne.n	80043cc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2220      	movs	r2, #32
 80043ca:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80043cc:	6a3b      	ldr	r3, [r7, #32]
 80043ce:	f043 0304 	orr.w	r3, r3, #4
 80043d2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	699b      	ldr	r3, [r3, #24]
 80043e0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d00b      	beq.n	8004404 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80043ec:	6a3b      	ldr	r3, [r7, #32]
 80043ee:	f043 0301 	orr.w	r3, r3, #1
 80043f2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043fc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00b      	beq.n	8004426 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800440e:	6a3b      	ldr	r3, [r7, #32]
 8004410:	f043 0308 	orr.w	r3, r3, #8
 8004414:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800441e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00b      	beq.n	8004448 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004430:	6a3b      	ldr	r3, [r7, #32]
 8004432:	f043 0302 	orr.w	r3, r3, #2
 8004436:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004440:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004448:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800444c:	2b00      	cmp	r3, #0
 800444e:	d01c      	beq.n	800448a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f7ff fe3b 	bl	80040cc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681a      	ldr	r2, [r3, #0]
 8004460:	4b0d      	ldr	r3, [pc, #52]	@ (8004498 <I2C_IsErrorOccurred+0x1bc>)
 8004462:	400b      	ands	r3, r1
 8004464:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800446a:	6a3b      	ldr	r3, [r7, #32]
 800446c:	431a      	orrs	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	2200      	movs	r2, #0
 8004486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800448a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800448e:	4618      	mov	r0, r3
 8004490:	3728      	adds	r7, #40	@ 0x28
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	fe00e800 	.word	0xfe00e800

0800449c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800449c:	b480      	push	{r7}
 800449e:	b087      	sub	sp, #28
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	607b      	str	r3, [r7, #4]
 80044a6:	460b      	mov	r3, r1
 80044a8:	817b      	strh	r3, [r7, #10]
 80044aa:	4613      	mov	r3, r2
 80044ac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80044ae:	897b      	ldrh	r3, [r7, #10]
 80044b0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80044b4:	7a7b      	ldrb	r3, [r7, #9]
 80044b6:	041b      	lsls	r3, r3, #16
 80044b8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80044bc:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80044c2:	6a3b      	ldr	r3, [r7, #32]
 80044c4:	4313      	orrs	r3, r2
 80044c6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80044ca:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	6a3b      	ldr	r3, [r7, #32]
 80044d4:	0d5b      	lsrs	r3, r3, #21
 80044d6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80044da:	4b08      	ldr	r3, [pc, #32]	@ (80044fc <I2C_TransferConfig+0x60>)
 80044dc:	430b      	orrs	r3, r1
 80044de:	43db      	mvns	r3, r3
 80044e0:	ea02 0103 	and.w	r1, r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80044ee:	bf00      	nop
 80044f0:	371c      	adds	r7, #28
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
 80044fa:	bf00      	nop
 80044fc:	03ff63ff 	.word	0x03ff63ff

08004500 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004500:	b480      	push	{r7}
 8004502:	b083      	sub	sp, #12
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b20      	cmp	r3, #32
 8004514:	d138      	bne.n	8004588 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800451c:	2b01      	cmp	r3, #1
 800451e:	d101      	bne.n	8004524 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004520:	2302      	movs	r3, #2
 8004522:	e032      	b.n	800458a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2224      	movs	r2, #36	@ 0x24
 8004530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	681a      	ldr	r2, [r3, #0]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f022 0201 	bic.w	r2, r2, #1
 8004542:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004552:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6819      	ldr	r1, [r3, #0]
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	430a      	orrs	r2, r1
 8004562:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681a      	ldr	r2, [r3, #0]
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f042 0201 	orr.w	r2, r2, #1
 8004572:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2220      	movs	r2, #32
 8004578:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004584:	2300      	movs	r3, #0
 8004586:	e000      	b.n	800458a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004588:	2302      	movs	r3, #2
  }
}
 800458a:	4618      	mov	r0, r3
 800458c:	370c      	adds	r7, #12
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr

08004596 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004596:	b480      	push	{r7}
 8004598:	b085      	sub	sp, #20
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
 800459e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b20      	cmp	r3, #32
 80045aa:	d139      	bne.n	8004620 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e033      	b.n	8004622 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2224      	movs	r2, #36	@ 0x24
 80045c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f022 0201 	bic.w	r2, r2, #1
 80045d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80045e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	021b      	lsls	r3, r3, #8
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0201 	orr.w	r2, r2, #1
 800460a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2220      	movs	r2, #32
 8004610:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800461c:	2300      	movs	r3, #0
 800461e:	e000      	b.n	8004622 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004620:	2302      	movs	r3, #2
  }
}
 8004622:	4618      	mov	r0, r3
 8004624:	3714      	adds	r7, #20
 8004626:	46bd      	mov	sp, r7
 8004628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462c:	4770      	bx	lr

0800462e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b086      	sub	sp, #24
 8004632:	af02      	add	r7, sp, #8
 8004634:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0fe      	b.n	800483e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004646:	b2db      	uxtb	r3, r3
 8004648:	2b00      	cmp	r3, #0
 800464a:	d106      	bne.n	800465a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f00c f965 	bl	8010924 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2203      	movs	r2, #3
 800465e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4618      	mov	r0, r3
 8004668:	f007 f9e5 	bl	800ba36 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6818      	ldr	r0, [r3, #0]
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	7c1a      	ldrb	r2, [r3, #16]
 8004674:	f88d 2000 	strb.w	r2, [sp]
 8004678:	3304      	adds	r3, #4
 800467a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800467c:	f007 f8b6 	bl	800b7ec <USB_CoreInit>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2202      	movs	r2, #2
 800468a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e0d5      	b.n	800483e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	2100      	movs	r1, #0
 8004698:	4618      	mov	r0, r3
 800469a:	f007 f9dd 	bl	800ba58 <USB_SetCurrentMode>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d005      	beq.n	80046b0 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e0c6      	b.n	800483e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046b0:	2300      	movs	r3, #0
 80046b2:	73fb      	strb	r3, [r7, #15]
 80046b4:	e04a      	b.n	800474c <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80046b6:	7bfa      	ldrb	r2, [r7, #15]
 80046b8:	6879      	ldr	r1, [r7, #4]
 80046ba:	4613      	mov	r3, r2
 80046bc:	00db      	lsls	r3, r3, #3
 80046be:	4413      	add	r3, r2
 80046c0:	009b      	lsls	r3, r3, #2
 80046c2:	440b      	add	r3, r1
 80046c4:	3315      	adds	r3, #21
 80046c6:	2201      	movs	r2, #1
 80046c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80046ca:	7bfa      	ldrb	r2, [r7, #15]
 80046cc:	6879      	ldr	r1, [r7, #4]
 80046ce:	4613      	mov	r3, r2
 80046d0:	00db      	lsls	r3, r3, #3
 80046d2:	4413      	add	r3, r2
 80046d4:	009b      	lsls	r3, r3, #2
 80046d6:	440b      	add	r3, r1
 80046d8:	3314      	adds	r3, #20
 80046da:	7bfa      	ldrb	r2, [r7, #15]
 80046dc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80046de:	7bfa      	ldrb	r2, [r7, #15]
 80046e0:	7bfb      	ldrb	r3, [r7, #15]
 80046e2:	b298      	uxth	r0, r3
 80046e4:	6879      	ldr	r1, [r7, #4]
 80046e6:	4613      	mov	r3, r2
 80046e8:	00db      	lsls	r3, r3, #3
 80046ea:	4413      	add	r3, r2
 80046ec:	009b      	lsls	r3, r3, #2
 80046ee:	440b      	add	r3, r1
 80046f0:	332e      	adds	r3, #46	@ 0x2e
 80046f2:	4602      	mov	r2, r0
 80046f4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80046f6:	7bfa      	ldrb	r2, [r7, #15]
 80046f8:	6879      	ldr	r1, [r7, #4]
 80046fa:	4613      	mov	r3, r2
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	4413      	add	r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	3318      	adds	r3, #24
 8004706:	2200      	movs	r2, #0
 8004708:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800470a:	7bfa      	ldrb	r2, [r7, #15]
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	00db      	lsls	r3, r3, #3
 8004712:	4413      	add	r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	440b      	add	r3, r1
 8004718:	331c      	adds	r3, #28
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800471e:	7bfa      	ldrb	r2, [r7, #15]
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	4613      	mov	r3, r2
 8004724:	00db      	lsls	r3, r3, #3
 8004726:	4413      	add	r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	440b      	add	r3, r1
 800472c:	3320      	adds	r3, #32
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004732:	7bfa      	ldrb	r2, [r7, #15]
 8004734:	6879      	ldr	r1, [r7, #4]
 8004736:	4613      	mov	r3, r2
 8004738:	00db      	lsls	r3, r3, #3
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	440b      	add	r3, r1
 8004740:	3324      	adds	r3, #36	@ 0x24
 8004742:	2200      	movs	r2, #0
 8004744:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004746:	7bfb      	ldrb	r3, [r7, #15]
 8004748:	3301      	adds	r3, #1
 800474a:	73fb      	strb	r3, [r7, #15]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	791b      	ldrb	r3, [r3, #4]
 8004750:	7bfa      	ldrb	r2, [r7, #15]
 8004752:	429a      	cmp	r2, r3
 8004754:	d3af      	bcc.n	80046b6 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004756:	2300      	movs	r3, #0
 8004758:	73fb      	strb	r3, [r7, #15]
 800475a:	e044      	b.n	80047e6 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800475c:	7bfa      	ldrb	r2, [r7, #15]
 800475e:	6879      	ldr	r1, [r7, #4]
 8004760:	4613      	mov	r3, r2
 8004762:	00db      	lsls	r3, r3, #3
 8004764:	4413      	add	r3, r2
 8004766:	009b      	lsls	r3, r3, #2
 8004768:	440b      	add	r3, r1
 800476a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800476e:	2200      	movs	r2, #0
 8004770:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004772:	7bfa      	ldrb	r2, [r7, #15]
 8004774:	6879      	ldr	r1, [r7, #4]
 8004776:	4613      	mov	r3, r2
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	4413      	add	r3, r2
 800477c:	009b      	lsls	r3, r3, #2
 800477e:	440b      	add	r3, r1
 8004780:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004784:	7bfa      	ldrb	r2, [r7, #15]
 8004786:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004788:	7bfa      	ldrb	r2, [r7, #15]
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	00db      	lsls	r3, r3, #3
 8004790:	4413      	add	r3, r2
 8004792:	009b      	lsls	r3, r3, #2
 8004794:	440b      	add	r3, r1
 8004796:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800479a:	2200      	movs	r2, #0
 800479c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800479e:	7bfa      	ldrb	r2, [r7, #15]
 80047a0:	6879      	ldr	r1, [r7, #4]
 80047a2:	4613      	mov	r3, r2
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	4413      	add	r3, r2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	440b      	add	r3, r1
 80047ac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80047b0:	2200      	movs	r2, #0
 80047b2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80047b4:	7bfa      	ldrb	r2, [r7, #15]
 80047b6:	6879      	ldr	r1, [r7, #4]
 80047b8:	4613      	mov	r3, r2
 80047ba:	00db      	lsls	r3, r3, #3
 80047bc:	4413      	add	r3, r2
 80047be:	009b      	lsls	r3, r3, #2
 80047c0:	440b      	add	r3, r1
 80047c2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80047c6:	2200      	movs	r2, #0
 80047c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80047ca:	7bfa      	ldrb	r2, [r7, #15]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	4613      	mov	r3, r2
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	4413      	add	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80047dc:	2200      	movs	r2, #0
 80047de:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047e0:	7bfb      	ldrb	r3, [r7, #15]
 80047e2:	3301      	adds	r3, #1
 80047e4:	73fb      	strb	r3, [r7, #15]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	791b      	ldrb	r3, [r3, #4]
 80047ea:	7bfa      	ldrb	r2, [r7, #15]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d3b5      	bcc.n	800475c <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6818      	ldr	r0, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	7c1a      	ldrb	r2, [r3, #16]
 80047f8:	f88d 2000 	strb.w	r2, [sp]
 80047fc:	3304      	adds	r3, #4
 80047fe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004800:	f007 f976 	bl	800baf0 <USB_DevInit>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d005      	beq.n	8004816 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2202      	movs	r2, #2
 800480e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e013      	b.n	800483e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2200      	movs	r2, #0
 800481a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2201      	movs	r2, #1
 8004820:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	7b1b      	ldrb	r3, [r3, #12]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d102      	bne.n	8004832 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f001 f96f 	bl	8005b10 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f008 f9b9 	bl	800cbae <USB_DevDisconnect>

  return HAL_OK;
 800483c:	2300      	movs	r3, #0
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}

08004846 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004846:	b580      	push	{r7, lr}
 8004848:	b084      	sub	sp, #16
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800485a:	2b01      	cmp	r3, #1
 800485c:	d101      	bne.n	8004862 <HAL_PCD_Start+0x1c>
 800485e:	2302      	movs	r3, #2
 8004860:	e022      	b.n	80048a8 <HAL_PCD_Start+0x62>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004872:	2b00      	cmp	r3, #0
 8004874:	d009      	beq.n	800488a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800487a:	2b01      	cmp	r3, #1
 800487c:	d105      	bne.n	800488a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004882:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4618      	mov	r0, r3
 8004890:	f007 f8c0 	bl	800ba14 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4618      	mov	r0, r3
 800489a:	f008 f967 	bl	800cb6c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80048b0:	b590      	push	{r4, r7, lr}
 80048b2:	b08d      	sub	sp, #52	@ 0x34
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048be:	6a3b      	ldr	r3, [r7, #32]
 80048c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f008 fa25 	bl	800cd16 <USB_GetMode>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f040 84b9 	bne.w	8005246 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4618      	mov	r0, r3
 80048da:	f008 f989 	bl	800cbf0 <USB_ReadInterrupts>
 80048de:	4603      	mov	r3, r0
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	f000 84af 	beq.w	8005244 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	0a1b      	lsrs	r3, r3, #8
 80048f0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4618      	mov	r0, r3
 8004900:	f008 f976 	bl	800cbf0 <USB_ReadInterrupts>
 8004904:	4603      	mov	r3, r0
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b02      	cmp	r3, #2
 800490c:	d107      	bne.n	800491e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	695a      	ldr	r2, [r3, #20]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f002 0202 	and.w	r2, r2, #2
 800491c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4618      	mov	r0, r3
 8004924:	f008 f964 	bl	800cbf0 <USB_ReadInterrupts>
 8004928:	4603      	mov	r3, r0
 800492a:	f003 0310 	and.w	r3, r3, #16
 800492e:	2b10      	cmp	r3, #16
 8004930:	d161      	bne.n	80049f6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	699a      	ldr	r2, [r3, #24]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 0210 	bic.w	r2, r2, #16
 8004940:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	f003 020f 	and.w	r2, r3, #15
 800494e:	4613      	mov	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	4413      	add	r3, r2
 800495e:	3304      	adds	r3, #4
 8004960:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004968:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800496c:	d124      	bne.n	80049b8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800496e:	69ba      	ldr	r2, [r7, #24]
 8004970:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004974:	4013      	ands	r3, r2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d035      	beq.n	80049e6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800497e:	69bb      	ldr	r3, [r7, #24]
 8004980:	091b      	lsrs	r3, r3, #4
 8004982:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004984:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004988:	b29b      	uxth	r3, r3
 800498a:	461a      	mov	r2, r3
 800498c:	6a38      	ldr	r0, [r7, #32]
 800498e:	f007 ff9b 	bl	800c8c8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	091b      	lsrs	r3, r3, #4
 800499a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800499e:	441a      	add	r2, r3
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80049a4:	697b      	ldr	r3, [r7, #20]
 80049a6:	695a      	ldr	r2, [r3, #20]
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	091b      	lsrs	r3, r3, #4
 80049ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049b0:	441a      	add	r2, r3
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	615a      	str	r2, [r3, #20]
 80049b6:	e016      	b.n	80049e6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80049b8:	69bb      	ldr	r3, [r7, #24]
 80049ba:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80049be:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80049c2:	d110      	bne.n	80049e6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80049ca:	2208      	movs	r2, #8
 80049cc:	4619      	mov	r1, r3
 80049ce:	6a38      	ldr	r0, [r7, #32]
 80049d0:	f007 ff7a 	bl	800c8c8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	695a      	ldr	r2, [r3, #20]
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80049e0:	441a      	add	r2, r3
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699a      	ldr	r2, [r3, #24]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f042 0210 	orr.w	r2, r2, #16
 80049f4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4618      	mov	r0, r3
 80049fc:	f008 f8f8 	bl	800cbf0 <USB_ReadInterrupts>
 8004a00:	4603      	mov	r3, r0
 8004a02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004a06:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004a0a:	f040 80a7 	bne.w	8004b5c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4618      	mov	r0, r3
 8004a18:	f008 f8fd 	bl	800cc16 <USB_ReadDevAllOutEpInterrupt>
 8004a1c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004a1e:	e099      	b.n	8004b54 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	f000 808e 	beq.w	8004b48 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	4611      	mov	r1, r2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f008 f921 	bl	800cc7e <USB_ReadDevOutEPInterrupt>
 8004a3c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	f003 0301 	and.w	r3, r3, #1
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00c      	beq.n	8004a62 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4a:	015a      	lsls	r2, r3, #5
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	4413      	add	r3, r2
 8004a50:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a54:	461a      	mov	r2, r3
 8004a56:	2301      	movs	r3, #1
 8004a58:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004a5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a5c:	6878      	ldr	r0, [r7, #4]
 8004a5e:	f000 fed1 	bl	8005804 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	f003 0308 	and.w	r3, r3, #8
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d00c      	beq.n	8004a86 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004a6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a6e:	015a      	lsls	r2, r3, #5
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	4413      	add	r3, r2
 8004a74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a78:	461a      	mov	r2, r3
 8004a7a:	2308      	movs	r3, #8
 8004a7c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004a7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f000 ffa7 	bl	80059d4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f003 0310 	and.w	r3, r3, #16
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d008      	beq.n	8004aa2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a92:	015a      	lsls	r2, r3, #5
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	4413      	add	r3, r2
 8004a98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	2310      	movs	r3, #16
 8004aa0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	f003 0302 	and.w	r3, r3, #2
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d030      	beq.n	8004b0e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004aac:	6a3b      	ldr	r3, [r7, #32]
 8004aae:	695b      	ldr	r3, [r3, #20]
 8004ab0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ab4:	2b80      	cmp	r3, #128	@ 0x80
 8004ab6:	d109      	bne.n	8004acc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004ab8:	69fb      	ldr	r3, [r7, #28]
 8004aba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	69fa      	ldr	r2, [r7, #28]
 8004ac2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004ac6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004aca:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004acc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ace:	4613      	mov	r3, r2
 8004ad0:	00db      	lsls	r3, r3, #3
 8004ad2:	4413      	add	r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	4413      	add	r3, r2
 8004ade:	3304      	adds	r3, #4
 8004ae0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	78db      	ldrb	r3, [r3, #3]
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d108      	bne.n	8004afc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2200      	movs	r2, #0
 8004aee:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004af0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	4619      	mov	r1, r3
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f00c f83a 	bl	8010b70 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afe:	015a      	lsls	r2, r3, #5
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	4413      	add	r3, r2
 8004b04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b08:	461a      	mov	r2, r3
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f003 0320 	and.w	r3, r3, #32
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b24:	461a      	mov	r2, r3
 8004b26:	2320      	movs	r3, #32
 8004b28:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d009      	beq.n	8004b48 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b40:	461a      	mov	r2, r3
 8004b42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b46:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b50:	085b      	lsrs	r3, r3, #1
 8004b52:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f47f af62 	bne.w	8004a20 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f008 f845 	bl	800cbf0 <USB_ReadInterrupts>
 8004b66:	4603      	mov	r3, r0
 8004b68:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b6c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b70:	f040 80db 	bne.w	8004d2a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4618      	mov	r0, r3
 8004b7a:	f008 f866 	bl	800cc4a <USB_ReadDevAllInEpInterrupt>
 8004b7e:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004b84:	e0cd      	b.n	8004d22 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b88:	f003 0301 	and.w	r3, r3, #1
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f000 80c2 	beq.w	8004d16 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b98:	b2d2      	uxtb	r2, r2
 8004b9a:	4611      	mov	r1, r2
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f008 f88c 	bl	800ccba <USB_ReadDevInEPInterrupt>
 8004ba2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	f003 0301 	and.w	r3, r3, #1
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d057      	beq.n	8004c5e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb0:	f003 030f 	and.w	r3, r3, #15
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bba:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	43db      	mvns	r3, r3
 8004bc8:	69f9      	ldr	r1, [r7, #28]
 8004bca:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004bce:	4013      	ands	r3, r2
 8004bd0:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	015a      	lsls	r2, r3, #5
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bde:	461a      	mov	r2, r3
 8004be0:	2301      	movs	r3, #1
 8004be2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	799b      	ldrb	r3, [r3, #6]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d132      	bne.n	8004c52 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004bec:	6879      	ldr	r1, [r7, #4]
 8004bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	00db      	lsls	r3, r3, #3
 8004bf4:	4413      	add	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	440b      	add	r3, r1
 8004bfa:	3320      	adds	r3, #32
 8004bfc:	6819      	ldr	r1, [r3, #0]
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c02:	4613      	mov	r3, r2
 8004c04:	00db      	lsls	r3, r3, #3
 8004c06:	4413      	add	r3, r2
 8004c08:	009b      	lsls	r3, r3, #2
 8004c0a:	4403      	add	r3, r0
 8004c0c:	331c      	adds	r3, #28
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4419      	add	r1, r3
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c16:	4613      	mov	r3, r2
 8004c18:	00db      	lsls	r3, r3, #3
 8004c1a:	4413      	add	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	4403      	add	r3, r0
 8004c20:	3320      	adds	r3, #32
 8004c22:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d113      	bne.n	8004c52 <HAL_PCD_IRQHandler+0x3a2>
 8004c2a:	6879      	ldr	r1, [r7, #4]
 8004c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c2e:	4613      	mov	r3, r2
 8004c30:	00db      	lsls	r3, r3, #3
 8004c32:	4413      	add	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	440b      	add	r3, r1
 8004c38:	3324      	adds	r3, #36	@ 0x24
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d108      	bne.n	8004c52 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6818      	ldr	r0, [r3, #0]
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	2101      	movs	r1, #1
 8004c4e:	f008 f895 	bl	800cd7c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4619      	mov	r1, r3
 8004c58:	6878      	ldr	r0, [r7, #4]
 8004c5a:	f00b ff04 	bl	8010a66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	f003 0308 	and.w	r3, r3, #8
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d008      	beq.n	8004c7a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6a:	015a      	lsls	r2, r3, #5
 8004c6c:	69fb      	ldr	r3, [r7, #28]
 8004c6e:	4413      	add	r3, r2
 8004c70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c74:	461a      	mov	r2, r3
 8004c76:	2308      	movs	r3, #8
 8004c78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	f003 0310 	and.w	r3, r3, #16
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d008      	beq.n	8004c96 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c86:	015a      	lsls	r2, r3, #5
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	4413      	add	r3, r2
 8004c8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004c90:	461a      	mov	r2, r3
 8004c92:	2310      	movs	r3, #16
 8004c94:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d008      	beq.n	8004cb2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca2:	015a      	lsls	r2, r3, #5
 8004ca4:	69fb      	ldr	r3, [r7, #28]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cac:	461a      	mov	r2, r3
 8004cae:	2340      	movs	r3, #64	@ 0x40
 8004cb0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d023      	beq.n	8004d04 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004cbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cbe:	6a38      	ldr	r0, [r7, #32]
 8004cc0:	f007 f874 	bl	800bdac <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004cc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cc6:	4613      	mov	r3, r2
 8004cc8:	00db      	lsls	r3, r3, #3
 8004cca:	4413      	add	r3, r2
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	3310      	adds	r3, #16
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	4413      	add	r3, r2
 8004cd4:	3304      	adds	r3, #4
 8004cd6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	78db      	ldrb	r3, [r3, #3]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d108      	bne.n	8004cf2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ce8:	b2db      	uxtb	r3, r3
 8004cea:	4619      	mov	r1, r3
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f00b ff51 	bl	8010b94 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cf4:	015a      	lsls	r2, r3, #5
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cfe:	461a      	mov	r2, r3
 8004d00:	2302      	movs	r3, #2
 8004d02:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004d04:	693b      	ldr	r3, [r7, #16]
 8004d06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004d0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 fcea 	bl	80056ea <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d18:	3301      	adds	r3, #1
 8004d1a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d1e:	085b      	lsrs	r3, r3, #1
 8004d20:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	f47f af2e 	bne.w	8004b86 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f007 ff5e 	bl	800cbf0 <USB_ReadInterrupts>
 8004d34:	4603      	mov	r3, r0
 8004d36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d3e:	d122      	bne.n	8004d86 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	69fa      	ldr	r2, [r7, #28]
 8004d4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004d4e:	f023 0301 	bic.w	r3, r3, #1
 8004d52:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d108      	bne.n	8004d70 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004d66:	2100      	movs	r1, #0
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 fef5 	bl	8005b58 <HAL_PCDEx_LPM_Callback>
 8004d6e:	e002      	b.n	8004d76 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f00b feef 	bl	8010b54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	695a      	ldr	r2, [r3, #20]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004d84:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f007 ff30 	bl	800cbf0 <USB_ReadInterrupts>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d9a:	d112      	bne.n	8004dc2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f003 0301 	and.w	r3, r3, #1
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d102      	bne.n	8004db2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f00b feab 	bl	8010b08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695a      	ldr	r2, [r3, #20]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004dc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f007 ff12 	bl	800cbf0 <USB_ReadInterrupts>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004dd2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dd6:	d121      	bne.n	8004e1c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	695a      	ldr	r2, [r3, #20]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004de6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d111      	bne.n	8004e16 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e00:	089b      	lsrs	r3, r3, #2
 8004e02:	f003 020f 	and.w	r2, r3, #15
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004e0c:	2101      	movs	r1, #1
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 fea2 	bl	8005b58 <HAL_PCDEx_LPM_Callback>
 8004e14:	e002      	b.n	8004e1c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f00b fe76 	bl	8010b08 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4618      	mov	r0, r3
 8004e22:	f007 fee5 	bl	800cbf0 <USB_ReadInterrupts>
 8004e26:	4603      	mov	r3, r0
 8004e28:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e30:	f040 80b7 	bne.w	8004fa2 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	69fa      	ldr	r2, [r7, #28]
 8004e3e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e42:	f023 0301 	bic.w	r3, r3, #1
 8004e46:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2110      	movs	r1, #16
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f006 ffac 	bl	800bdac <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e54:	2300      	movs	r3, #0
 8004e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004e58:	e046      	b.n	8004ee8 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e5c:	015a      	lsls	r2, r3, #5
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	4413      	add	r3, r2
 8004e62:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e66:	461a      	mov	r2, r3
 8004e68:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004e6c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004e6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e70:	015a      	lsls	r2, r3, #5
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e7e:	0151      	lsls	r1, r2, #5
 8004e80:	69fa      	ldr	r2, [r7, #28]
 8004e82:	440a      	add	r2, r1
 8004e84:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e88:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004e8c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004e8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e90:	015a      	lsls	r2, r3, #5
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	4413      	add	r3, r2
 8004e96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e9a:	461a      	mov	r2, r3
 8004e9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004ea0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004ea2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ea4:	015a      	lsls	r2, r3, #5
 8004ea6:	69fb      	ldr	r3, [r7, #28]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004eb2:	0151      	lsls	r1, r2, #5
 8004eb4:	69fa      	ldr	r2, [r7, #28]
 8004eb6:	440a      	add	r2, r1
 8004eb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ebc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004ec0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec4:	015a      	lsls	r2, r3, #5
 8004ec6:	69fb      	ldr	r3, [r7, #28]
 8004ec8:	4413      	add	r3, r2
 8004eca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ed2:	0151      	lsls	r1, r2, #5
 8004ed4:	69fa      	ldr	r2, [r7, #28]
 8004ed6:	440a      	add	r2, r1
 8004ed8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004edc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ee0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee4:	3301      	adds	r3, #1
 8004ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	791b      	ldrb	r3, [r3, #4]
 8004eec:	461a      	mov	r2, r3
 8004eee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	d3b2      	bcc.n	8004e5a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	69fa      	ldr	r2, [r7, #28]
 8004efe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f02:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004f06:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	7bdb      	ldrb	r3, [r3, #15]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d016      	beq.n	8004f3e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004f10:	69fb      	ldr	r3, [r7, #28]
 8004f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004f1a:	69fa      	ldr	r2, [r7, #28]
 8004f1c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f20:	f043 030b 	orr.w	r3, r3, #11
 8004f24:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f30:	69fa      	ldr	r2, [r7, #28]
 8004f32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f36:	f043 030b 	orr.w	r3, r3, #11
 8004f3a:	6453      	str	r3, [r2, #68]	@ 0x44
 8004f3c:	e015      	b.n	8004f6a <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004f3e:	69fb      	ldr	r3, [r7, #28]
 8004f40:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f44:	695a      	ldr	r2, [r3, #20]
 8004f46:	69fb      	ldr	r3, [r7, #28]
 8004f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f4c:	4619      	mov	r1, r3
 8004f4e:	f242 032b 	movw	r3, #8235	@ 0x202b
 8004f52:	4313      	orrs	r3, r2
 8004f54:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	69fa      	ldr	r2, [r7, #28]
 8004f60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f64:	f043 030b 	orr.w	r3, r3, #11
 8004f68:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	69fa      	ldr	r2, [r7, #28]
 8004f74:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f78:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004f7c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6818      	ldr	r0, [r3, #0]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	f007 fef5 	bl	800cd7c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	695a      	ldr	r2, [r3, #20]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004fa0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	f007 fe22 	bl	800cbf0 <USB_ReadInterrupts>
 8004fac:	4603      	mov	r3, r0
 8004fae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004fb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fb6:	d123      	bne.n	8005000 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f007 feb9 	bl	800cd34 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f006 ff69 	bl	800be9e <USB_GetDevSpeed>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	461a      	mov	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681c      	ldr	r4, [r3, #0]
 8004fd8:	f001 fd9e 	bl	8006b18 <HAL_RCC_GetHCLKFreq>
 8004fdc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	4620      	mov	r0, r4
 8004fe6:	f006 fc73 	bl	800b8d0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f00b fd63 	bl	8010ab6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	695a      	ldr	r2, [r3, #20]
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004ffe:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4618      	mov	r0, r3
 8005006:	f007 fdf3 	bl	800cbf0 <USB_ReadInterrupts>
 800500a:	4603      	mov	r3, r0
 800500c:	f003 0308 	and.w	r3, r3, #8
 8005010:	2b08      	cmp	r3, #8
 8005012:	d10a      	bne.n	800502a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f00b fd40 	bl	8010a9a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	695a      	ldr	r2, [r3, #20]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f002 0208 	and.w	r2, r2, #8
 8005028:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4618      	mov	r0, r3
 8005030:	f007 fdde 	bl	800cbf0 <USB_ReadInterrupts>
 8005034:	4603      	mov	r3, r0
 8005036:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800503a:	2b80      	cmp	r3, #128	@ 0x80
 800503c:	d123      	bne.n	8005086 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800503e:	6a3b      	ldr	r3, [r7, #32]
 8005040:	699b      	ldr	r3, [r3, #24]
 8005042:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005046:	6a3b      	ldr	r3, [r7, #32]
 8005048:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800504a:	2301      	movs	r3, #1
 800504c:	627b      	str	r3, [r7, #36]	@ 0x24
 800504e:	e014      	b.n	800507a <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005050:	6879      	ldr	r1, [r7, #4]
 8005052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005054:	4613      	mov	r3, r2
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	4413      	add	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	440b      	add	r3, r1
 800505e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	2b01      	cmp	r3, #1
 8005066:	d105      	bne.n	8005074 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	b2db      	uxtb	r3, r3
 800506c:	4619      	mov	r1, r3
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 fb0a 	bl	8005688 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	3301      	adds	r3, #1
 8005078:	627b      	str	r3, [r7, #36]	@ 0x24
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	791b      	ldrb	r3, [r3, #4]
 800507e:	461a      	mov	r2, r3
 8005080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005082:	4293      	cmp	r3, r2
 8005084:	d3e4      	bcc.n	8005050 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4618      	mov	r0, r3
 800508c:	f007 fdb0 	bl	800cbf0 <USB_ReadInterrupts>
 8005090:	4603      	mov	r3, r0
 8005092:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005096:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800509a:	d13c      	bne.n	8005116 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800509c:	2301      	movs	r3, #1
 800509e:	627b      	str	r3, [r7, #36]	@ 0x24
 80050a0:	e02b      	b.n	80050fa <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80050a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a4:	015a      	lsls	r2, r3, #5
 80050a6:	69fb      	ldr	r3, [r7, #28]
 80050a8:	4413      	add	r3, r2
 80050aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80050b2:	6879      	ldr	r1, [r7, #4]
 80050b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050b6:	4613      	mov	r3, r2
 80050b8:	00db      	lsls	r3, r3, #3
 80050ba:	4413      	add	r3, r2
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	440b      	add	r3, r1
 80050c0:	3318      	adds	r3, #24
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d115      	bne.n	80050f4 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80050c8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	da12      	bge.n	80050f4 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80050ce:	6879      	ldr	r1, [r7, #4]
 80050d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050d2:	4613      	mov	r3, r2
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	4413      	add	r3, r2
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	440b      	add	r3, r1
 80050dc:	3317      	adds	r3, #23
 80050de:	2201      	movs	r2, #1
 80050e0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80050e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	4619      	mov	r1, r3
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 faca 	bl	8005688 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	3301      	adds	r3, #1
 80050f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	791b      	ldrb	r3, [r3, #4]
 80050fe:	461a      	mov	r2, r3
 8005100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005102:	4293      	cmp	r3, r2
 8005104:	d3cd      	bcc.n	80050a2 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	695a      	ldr	r2, [r3, #20]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005114:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4618      	mov	r0, r3
 800511c:	f007 fd68 	bl	800cbf0 <USB_ReadInterrupts>
 8005120:	4603      	mov	r3, r0
 8005122:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005126:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800512a:	d156      	bne.n	80051da <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800512c:	2301      	movs	r3, #1
 800512e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005130:	e045      	b.n	80051be <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005134:	015a      	lsls	r2, r3, #5
 8005136:	69fb      	ldr	r3, [r7, #28]
 8005138:	4413      	add	r3, r2
 800513a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005146:	4613      	mov	r3, r2
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	4413      	add	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	440b      	add	r3, r1
 8005150:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	2b01      	cmp	r3, #1
 8005158:	d12e      	bne.n	80051b8 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800515a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800515c:	2b00      	cmp	r3, #0
 800515e:	da2b      	bge.n	80051b8 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	0c1a      	lsrs	r2, r3, #16
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800516a:	4053      	eors	r3, r2
 800516c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005170:	2b00      	cmp	r3, #0
 8005172:	d121      	bne.n	80051b8 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005174:	6879      	ldr	r1, [r7, #4]
 8005176:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005178:	4613      	mov	r3, r2
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	4413      	add	r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	440b      	add	r3, r1
 8005182:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005186:	2201      	movs	r2, #1
 8005188:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005192:	6a3b      	ldr	r3, [r7, #32]
 8005194:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005196:	6a3b      	ldr	r3, [r7, #32]
 8005198:	695b      	ldr	r3, [r3, #20]
 800519a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10a      	bne.n	80051b8 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80051a2:	69fb      	ldr	r3, [r7, #28]
 80051a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	69fa      	ldr	r2, [r7, #28]
 80051ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80051b4:	6053      	str	r3, [r2, #4]
            break;
 80051b6:	e008      	b.n	80051ca <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	3301      	adds	r3, #1
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	791b      	ldrb	r3, [r3, #4]
 80051c2:	461a      	mov	r2, r3
 80051c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d3b3      	bcc.n	8005132 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	695a      	ldr	r2, [r3, #20]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80051d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	4618      	mov	r0, r3
 80051e0:	f007 fd06 	bl	800cbf0 <USB_ReadInterrupts>
 80051e4:	4603      	mov	r3, r0
 80051e6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80051ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051ee:	d10a      	bne.n	8005206 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f00b fce1 	bl	8010bb8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	695a      	ldr	r2, [r3, #20]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005204:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4618      	mov	r0, r3
 800520c:	f007 fcf0 	bl	800cbf0 <USB_ReadInterrupts>
 8005210:	4603      	mov	r3, r0
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	2b04      	cmp	r3, #4
 8005218:	d115      	bne.n	8005246 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005222:	69bb      	ldr	r3, [r7, #24]
 8005224:	f003 0304 	and.w	r3, r3, #4
 8005228:	2b00      	cmp	r3, #0
 800522a:	d002      	beq.n	8005232 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800522c:	6878      	ldr	r0, [r7, #4]
 800522e:	f00b fcd1 	bl	8010bd4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	6859      	ldr	r1, [r3, #4]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	430a      	orrs	r2, r1
 8005240:	605a      	str	r2, [r3, #4]
 8005242:	e000      	b.n	8005246 <HAL_PCD_IRQHandler+0x996>
      return;
 8005244:	bf00      	nop
    }
  }
}
 8005246:	3734      	adds	r7, #52	@ 0x34
 8005248:	46bd      	mov	sp, r7
 800524a:	bd90      	pop	{r4, r7, pc}

0800524c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	460b      	mov	r3, r1
 8005256:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800525e:	2b01      	cmp	r3, #1
 8005260:	d101      	bne.n	8005266 <HAL_PCD_SetAddress+0x1a>
 8005262:	2302      	movs	r3, #2
 8005264:	e012      	b.n	800528c <HAL_PCD_SetAddress+0x40>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	78fa      	ldrb	r2, [r7, #3]
 8005272:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	78fa      	ldrb	r2, [r7, #3]
 800527a:	4611      	mov	r1, r2
 800527c:	4618      	mov	r0, r3
 800527e:	f007 fc4f 	bl	800cb20 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	3708      	adds	r7, #8
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	4608      	mov	r0, r1
 800529e:	4611      	mov	r1, r2
 80052a0:	461a      	mov	r2, r3
 80052a2:	4603      	mov	r3, r0
 80052a4:	70fb      	strb	r3, [r7, #3]
 80052a6:	460b      	mov	r3, r1
 80052a8:	803b      	strh	r3, [r7, #0]
 80052aa:	4613      	mov	r3, r2
 80052ac:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80052ae:	2300      	movs	r3, #0
 80052b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80052b2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	da0f      	bge.n	80052da <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80052ba:	78fb      	ldrb	r3, [r7, #3]
 80052bc:	f003 020f 	and.w	r2, r3, #15
 80052c0:	4613      	mov	r3, r2
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	4413      	add	r3, r2
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	3310      	adds	r3, #16
 80052ca:	687a      	ldr	r2, [r7, #4]
 80052cc:	4413      	add	r3, r2
 80052ce:	3304      	adds	r3, #4
 80052d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	2201      	movs	r2, #1
 80052d6:	705a      	strb	r2, [r3, #1]
 80052d8:	e00f      	b.n	80052fa <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80052da:	78fb      	ldrb	r3, [r7, #3]
 80052dc:	f003 020f 	and.w	r2, r3, #15
 80052e0:	4613      	mov	r3, r2
 80052e2:	00db      	lsls	r3, r3, #3
 80052e4:	4413      	add	r3, r2
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80052ec:	687a      	ldr	r2, [r7, #4]
 80052ee:	4413      	add	r3, r2
 80052f0:	3304      	adds	r3, #4
 80052f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80052fa:	78fb      	ldrb	r3, [r7, #3]
 80052fc:	f003 030f 	and.w	r3, r3, #15
 8005300:	b2da      	uxtb	r2, r3
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005306:	883b      	ldrh	r3, [r7, #0]
 8005308:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	78ba      	ldrb	r2, [r7, #2]
 8005314:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	785b      	ldrb	r3, [r3, #1]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d004      	beq.n	8005328 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	781b      	ldrb	r3, [r3, #0]
 8005322:	461a      	mov	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005328:	78bb      	ldrb	r3, [r7, #2]
 800532a:	2b02      	cmp	r3, #2
 800532c:	d102      	bne.n	8005334 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800533a:	2b01      	cmp	r3, #1
 800533c:	d101      	bne.n	8005342 <HAL_PCD_EP_Open+0xae>
 800533e:	2302      	movs	r3, #2
 8005340:	e00e      	b.n	8005360 <HAL_PCD_EP_Open+0xcc>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2201      	movs	r2, #1
 8005346:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68f9      	ldr	r1, [r7, #12]
 8005350:	4618      	mov	r0, r3
 8005352:	f006 fdc9 	bl	800bee8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800535e:	7afb      	ldrb	r3, [r7, #11]
}
 8005360:	4618      	mov	r0, r3
 8005362:	3710      	adds	r7, #16
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	460b      	mov	r3, r1
 8005372:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005374:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005378:	2b00      	cmp	r3, #0
 800537a:	da0f      	bge.n	800539c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800537c:	78fb      	ldrb	r3, [r7, #3]
 800537e:	f003 020f 	and.w	r2, r3, #15
 8005382:	4613      	mov	r3, r2
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	4413      	add	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	3310      	adds	r3, #16
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	4413      	add	r3, r2
 8005390:	3304      	adds	r3, #4
 8005392:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2201      	movs	r2, #1
 8005398:	705a      	strb	r2, [r3, #1]
 800539a:	e00f      	b.n	80053bc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800539c:	78fb      	ldrb	r3, [r7, #3]
 800539e:	f003 020f 	and.w	r2, r3, #15
 80053a2:	4613      	mov	r3, r2
 80053a4:	00db      	lsls	r3, r3, #3
 80053a6:	4413      	add	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	4413      	add	r3, r2
 80053b2:	3304      	adds	r3, #4
 80053b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80053bc:	78fb      	ldrb	r3, [r7, #3]
 80053be:	f003 030f 	and.w	r3, r3, #15
 80053c2:	b2da      	uxtb	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d101      	bne.n	80053d6 <HAL_PCD_EP_Close+0x6e>
 80053d2:	2302      	movs	r3, #2
 80053d4:	e00e      	b.n	80053f4 <HAL_PCD_EP_Close+0x8c>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68f9      	ldr	r1, [r7, #12]
 80053e4:	4618      	mov	r0, r3
 80053e6:	f006 fe07 	bl	800bff8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	607a      	str	r2, [r7, #4]
 8005406:	603b      	str	r3, [r7, #0]
 8005408:	460b      	mov	r3, r1
 800540a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800540c:	7afb      	ldrb	r3, [r7, #11]
 800540e:	f003 020f 	and.w	r2, r3, #15
 8005412:	4613      	mov	r3, r2
 8005414:	00db      	lsls	r3, r3, #3
 8005416:	4413      	add	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800541e:	68fa      	ldr	r2, [r7, #12]
 8005420:	4413      	add	r3, r2
 8005422:	3304      	adds	r3, #4
 8005424:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	687a      	ldr	r2, [r7, #4]
 800542a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	683a      	ldr	r2, [r7, #0]
 8005430:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	2200      	movs	r2, #0
 8005436:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	2200      	movs	r2, #0
 800543c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800543e:	7afb      	ldrb	r3, [r7, #11]
 8005440:	f003 030f 	and.w	r3, r3, #15
 8005444:	b2da      	uxtb	r2, r3
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	799b      	ldrb	r3, [r3, #6]
 800544e:	2b01      	cmp	r3, #1
 8005450:	d102      	bne.n	8005458 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6818      	ldr	r0, [r3, #0]
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	799b      	ldrb	r3, [r3, #6]
 8005460:	461a      	mov	r2, r3
 8005462:	6979      	ldr	r1, [r7, #20]
 8005464:	f006 fea4 	bl	800c1b0 <USB_EPStartXfer>

  return HAL_OK;
 8005468:	2300      	movs	r3, #0
}
 800546a:	4618      	mov	r0, r3
 800546c:	3718      	adds	r7, #24
 800546e:	46bd      	mov	sp, r7
 8005470:	bd80      	pop	{r7, pc}

08005472 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005472:	b480      	push	{r7}
 8005474:	b083      	sub	sp, #12
 8005476:	af00      	add	r7, sp, #0
 8005478:	6078      	str	r0, [r7, #4]
 800547a:	460b      	mov	r3, r1
 800547c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800547e:	78fb      	ldrb	r3, [r7, #3]
 8005480:	f003 020f 	and.w	r2, r3, #15
 8005484:	6879      	ldr	r1, [r7, #4]
 8005486:	4613      	mov	r3, r2
 8005488:	00db      	lsls	r3, r3, #3
 800548a:	4413      	add	r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	440b      	add	r3, r1
 8005490:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005494:	681b      	ldr	r3, [r3, #0]
}
 8005496:	4618      	mov	r0, r3
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80054a2:	b580      	push	{r7, lr}
 80054a4:	b086      	sub	sp, #24
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	60f8      	str	r0, [r7, #12]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	603b      	str	r3, [r7, #0]
 80054ae:	460b      	mov	r3, r1
 80054b0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80054b2:	7afb      	ldrb	r3, [r7, #11]
 80054b4:	f003 020f 	and.w	r2, r3, #15
 80054b8:	4613      	mov	r3, r2
 80054ba:	00db      	lsls	r3, r3, #3
 80054bc:	4413      	add	r3, r2
 80054be:	009b      	lsls	r3, r3, #2
 80054c0:	3310      	adds	r3, #16
 80054c2:	68fa      	ldr	r2, [r7, #12]
 80054c4:	4413      	add	r3, r2
 80054c6:	3304      	adds	r3, #4
 80054c8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80054ca:	697b      	ldr	r3, [r7, #20]
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	683a      	ldr	r2, [r7, #0]
 80054d4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2200      	movs	r2, #0
 80054da:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80054dc:	697b      	ldr	r3, [r7, #20]
 80054de:	2201      	movs	r2, #1
 80054e0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80054e2:	7afb      	ldrb	r3, [r7, #11]
 80054e4:	f003 030f 	and.w	r3, r3, #15
 80054e8:	b2da      	uxtb	r2, r3
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	799b      	ldrb	r3, [r3, #6]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d102      	bne.n	80054fc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80054f6:	687a      	ldr	r2, [r7, #4]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6818      	ldr	r0, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	799b      	ldrb	r3, [r3, #6]
 8005504:	461a      	mov	r2, r3
 8005506:	6979      	ldr	r1, [r7, #20]
 8005508:	f006 fe52 	bl	800c1b0 <USB_EPStartXfer>

  return HAL_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3718      	adds	r7, #24
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b084      	sub	sp, #16
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	460b      	mov	r3, r1
 8005520:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005522:	78fb      	ldrb	r3, [r7, #3]
 8005524:	f003 030f 	and.w	r3, r3, #15
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	7912      	ldrb	r2, [r2, #4]
 800552c:	4293      	cmp	r3, r2
 800552e:	d901      	bls.n	8005534 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005530:	2301      	movs	r3, #1
 8005532:	e04f      	b.n	80055d4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005534:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005538:	2b00      	cmp	r3, #0
 800553a:	da0f      	bge.n	800555c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	f003 020f 	and.w	r2, r3, #15
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	3310      	adds	r3, #16
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	4413      	add	r3, r2
 8005550:	3304      	adds	r3, #4
 8005552:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2201      	movs	r2, #1
 8005558:	705a      	strb	r2, [r3, #1]
 800555a:	e00d      	b.n	8005578 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800555c:	78fa      	ldrb	r2, [r7, #3]
 800555e:	4613      	mov	r3, r2
 8005560:	00db      	lsls	r3, r3, #3
 8005562:	4413      	add	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	4413      	add	r3, r2
 800556e:	3304      	adds	r3, #4
 8005570:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	2200      	movs	r2, #0
 8005576:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2201      	movs	r2, #1
 800557c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800557e:	78fb      	ldrb	r3, [r7, #3]
 8005580:	f003 030f 	and.w	r3, r3, #15
 8005584:	b2da      	uxtb	r2, r3
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005590:	2b01      	cmp	r3, #1
 8005592:	d101      	bne.n	8005598 <HAL_PCD_EP_SetStall+0x82>
 8005594:	2302      	movs	r3, #2
 8005596:	e01d      	b.n	80055d4 <HAL_PCD_EP_SetStall+0xbe>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	68f9      	ldr	r1, [r7, #12]
 80055a6:	4618      	mov	r0, r3
 80055a8:	f007 f9e6 	bl	800c978 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80055ac:	78fb      	ldrb	r3, [r7, #3]
 80055ae:	f003 030f 	and.w	r3, r3, #15
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d109      	bne.n	80055ca <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6818      	ldr	r0, [r3, #0]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	7999      	ldrb	r1, [r3, #6]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80055c4:	461a      	mov	r2, r3
 80055c6:	f007 fbd9 	bl	800cd7c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80055e8:	78fb      	ldrb	r3, [r7, #3]
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	687a      	ldr	r2, [r7, #4]
 80055f0:	7912      	ldrb	r2, [r2, #4]
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d901      	bls.n	80055fa <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e042      	b.n	8005680 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80055fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	da0f      	bge.n	8005622 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005602:	78fb      	ldrb	r3, [r7, #3]
 8005604:	f003 020f 	and.w	r2, r3, #15
 8005608:	4613      	mov	r3, r2
 800560a:	00db      	lsls	r3, r3, #3
 800560c:	4413      	add	r3, r2
 800560e:	009b      	lsls	r3, r3, #2
 8005610:	3310      	adds	r3, #16
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	4413      	add	r3, r2
 8005616:	3304      	adds	r3, #4
 8005618:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2201      	movs	r2, #1
 800561e:	705a      	strb	r2, [r3, #1]
 8005620:	e00f      	b.n	8005642 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005622:	78fb      	ldrb	r3, [r7, #3]
 8005624:	f003 020f 	and.w	r2, r3, #15
 8005628:	4613      	mov	r3, r2
 800562a:	00db      	lsls	r3, r3, #3
 800562c:	4413      	add	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	4413      	add	r3, r2
 8005638:	3304      	adds	r3, #4
 800563a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005648:	78fb      	ldrb	r3, [r7, #3]
 800564a:	f003 030f 	and.w	r3, r3, #15
 800564e:	b2da      	uxtb	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800565a:	2b01      	cmp	r3, #1
 800565c:	d101      	bne.n	8005662 <HAL_PCD_EP_ClrStall+0x86>
 800565e:	2302      	movs	r3, #2
 8005660:	e00e      	b.n	8005680 <HAL_PCD_EP_ClrStall+0xa4>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2201      	movs	r2, #1
 8005666:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	68f9      	ldr	r1, [r7, #12]
 8005670:	4618      	mov	r0, r3
 8005672:	f007 f9ef 	bl	800ca54 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b084      	sub	sp, #16
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	460b      	mov	r3, r1
 8005692:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005694:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005698:	2b00      	cmp	r3, #0
 800569a:	da0c      	bge.n	80056b6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	f003 020f 	and.w	r2, r3, #15
 80056a2:	4613      	mov	r3, r2
 80056a4:	00db      	lsls	r3, r3, #3
 80056a6:	4413      	add	r3, r2
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	3310      	adds	r3, #16
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	4413      	add	r3, r2
 80056b0:	3304      	adds	r3, #4
 80056b2:	60fb      	str	r3, [r7, #12]
 80056b4:	e00c      	b.n	80056d0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80056b6:	78fb      	ldrb	r3, [r7, #3]
 80056b8:	f003 020f 	and.w	r2, r3, #15
 80056bc:	4613      	mov	r3, r2
 80056be:	00db      	lsls	r3, r3, #3
 80056c0:	4413      	add	r3, r2
 80056c2:	009b      	lsls	r3, r3, #2
 80056c4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	4413      	add	r3, r2
 80056cc:	3304      	adds	r3, #4
 80056ce:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68f9      	ldr	r1, [r7, #12]
 80056d6:	4618      	mov	r0, r3
 80056d8:	f007 f80e 	bl	800c6f8 <USB_EPStopXfer>
 80056dc:	4603      	mov	r3, r0
 80056de:	72fb      	strb	r3, [r7, #11]

  return ret;
 80056e0:	7afb      	ldrb	r3, [r7, #11]
}
 80056e2:	4618      	mov	r0, r3
 80056e4:	3710      	adds	r7, #16
 80056e6:	46bd      	mov	sp, r7
 80056e8:	bd80      	pop	{r7, pc}

080056ea <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b08a      	sub	sp, #40	@ 0x28
 80056ee:	af02      	add	r7, sp, #8
 80056f0:	6078      	str	r0, [r7, #4]
 80056f2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80056fe:	683a      	ldr	r2, [r7, #0]
 8005700:	4613      	mov	r3, r2
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	4413      	add	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	3310      	adds	r3, #16
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	4413      	add	r3, r2
 800570e:	3304      	adds	r3, #4
 8005710:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	695a      	ldr	r2, [r3, #20]
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	429a      	cmp	r2, r3
 800571c:	d901      	bls.n	8005722 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e06b      	b.n	80057fa <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	691a      	ldr	r2, [r3, #16]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	1ad3      	subs	r3, r2, r3
 800572c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	69fa      	ldr	r2, [r7, #28]
 8005734:	429a      	cmp	r2, r3
 8005736:	d902      	bls.n	800573e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	689b      	ldr	r3, [r3, #8]
 800573c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800573e:	69fb      	ldr	r3, [r7, #28]
 8005740:	3303      	adds	r3, #3
 8005742:	089b      	lsrs	r3, r3, #2
 8005744:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005746:	e02a      	b.n	800579e <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	691a      	ldr	r2, [r3, #16]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	695b      	ldr	r3, [r3, #20]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	429a      	cmp	r2, r3
 800575c:	d902      	bls.n	8005764 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	3303      	adds	r3, #3
 8005768:	089b      	lsrs	r3, r3, #2
 800576a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	68d9      	ldr	r1, [r3, #12]
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	b2da      	uxtb	r2, r3
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	4603      	mov	r3, r0
 8005780:	6978      	ldr	r0, [r7, #20]
 8005782:	f007 f863 	bl	800c84c <USB_WritePacket>

    ep->xfer_buff  += len;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	441a      	add	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	695a      	ldr	r2, [r3, #20]
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	441a      	add	r2, r3
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	015a      	lsls	r2, r3, #5
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	4413      	add	r3, r2
 80057a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d809      	bhi.n	80057c8 <PCD_WriteEmptyTxFifo+0xde>
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	695a      	ldr	r2, [r3, #20]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80057bc:	429a      	cmp	r2, r3
 80057be:	d203      	bcs.n	80057c8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d1bf      	bne.n	8005748 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	691a      	ldr	r2, [r3, #16]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d811      	bhi.n	80057f8 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80057d4:	683b      	ldr	r3, [r7, #0]
 80057d6:	f003 030f 	and.w	r3, r3, #15
 80057da:	2201      	movs	r2, #1
 80057dc:	fa02 f303 	lsl.w	r3, r2, r3
 80057e0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	43db      	mvns	r3, r3
 80057ee:	6939      	ldr	r1, [r7, #16]
 80057f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80057f4:	4013      	ands	r3, r2
 80057f6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80057f8:	2300      	movs	r3, #0
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3720      	adds	r7, #32
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
	...

08005804 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	333c      	adds	r3, #60	@ 0x3c
 800581c:	3304      	adds	r3, #4
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	015a      	lsls	r2, r3, #5
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	4413      	add	r3, r2
 800582a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	799b      	ldrb	r3, [r3, #6]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d17b      	bne.n	8005932 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	f003 0308 	and.w	r3, r3, #8
 8005840:	2b00      	cmp	r3, #0
 8005842:	d015      	beq.n	8005870 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	4a61      	ldr	r2, [pc, #388]	@ (80059cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	f240 80b9 	bls.w	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005854:	2b00      	cmp	r3, #0
 8005856:	f000 80b3 	beq.w	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	015a      	lsls	r2, r3, #5
 800585e:	69bb      	ldr	r3, [r7, #24]
 8005860:	4413      	add	r3, r2
 8005862:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005866:	461a      	mov	r2, r3
 8005868:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800586c:	6093      	str	r3, [r2, #8]
 800586e:	e0a7      	b.n	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b00      	cmp	r3, #0
 8005878:	d009      	beq.n	800588e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	015a      	lsls	r2, r3, #5
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	4413      	add	r3, r2
 8005882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005886:	461a      	mov	r2, r3
 8005888:	2320      	movs	r3, #32
 800588a:	6093      	str	r3, [r2, #8]
 800588c:	e098      	b.n	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800588e:	693b      	ldr	r3, [r7, #16]
 8005890:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005894:	2b00      	cmp	r3, #0
 8005896:	f040 8093 	bne.w	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800589a:	697b      	ldr	r3, [r7, #20]
 800589c:	4a4b      	ldr	r2, [pc, #300]	@ (80059cc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d90f      	bls.n	80058c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00a      	beq.n	80058c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80058ac:	683b      	ldr	r3, [r7, #0]
 80058ae:	015a      	lsls	r2, r3, #5
 80058b0:	69bb      	ldr	r3, [r7, #24]
 80058b2:	4413      	add	r3, r2
 80058b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b8:	461a      	mov	r2, r3
 80058ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058be:	6093      	str	r3, [r2, #8]
 80058c0:	e07e      	b.n	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80058c2:	683a      	ldr	r2, [r7, #0]
 80058c4:	4613      	mov	r3, r2
 80058c6:	00db      	lsls	r3, r3, #3
 80058c8:	4413      	add	r3, r2
 80058ca:	009b      	lsls	r3, r3, #2
 80058cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80058d0:	687a      	ldr	r2, [r7, #4]
 80058d2:	4413      	add	r3, r2
 80058d4:	3304      	adds	r3, #4
 80058d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a1a      	ldr	r2, [r3, #32]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	0159      	lsls	r1, r3, #5
 80058e0:	69bb      	ldr	r3, [r7, #24]
 80058e2:	440b      	add	r3, r1
 80058e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058ee:	1ad2      	subs	r2, r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d114      	bne.n	8005924 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	691b      	ldr	r3, [r3, #16]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d109      	bne.n	8005916 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6818      	ldr	r0, [r3, #0]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800590c:	461a      	mov	r2, r3
 800590e:	2101      	movs	r1, #1
 8005910:	f007 fa34 	bl	800cd7c <USB_EP0_OutStart>
 8005914:	e006      	b.n	8005924 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	68da      	ldr	r2, [r3, #12]
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	441a      	add	r2, r3
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005924:	683b      	ldr	r3, [r7, #0]
 8005926:	b2db      	uxtb	r3, r3
 8005928:	4619      	mov	r1, r3
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f00b f880 	bl	8010a30 <HAL_PCD_DataOutStageCallback>
 8005930:	e046      	b.n	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	4a26      	ldr	r2, [pc, #152]	@ (80059d0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d124      	bne.n	8005984 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d00a      	beq.n	800595a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	015a      	lsls	r2, r3, #5
 8005948:	69bb      	ldr	r3, [r7, #24]
 800594a:	4413      	add	r3, r2
 800594c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005950:	461a      	mov	r2, r3
 8005952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005956:	6093      	str	r3, [r2, #8]
 8005958:	e032      	b.n	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	f003 0320 	and.w	r3, r3, #32
 8005960:	2b00      	cmp	r3, #0
 8005962:	d008      	beq.n	8005976 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	015a      	lsls	r2, r3, #5
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	4413      	add	r3, r2
 800596c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005970:	461a      	mov	r2, r3
 8005972:	2320      	movs	r3, #32
 8005974:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	b2db      	uxtb	r3, r3
 800597a:	4619      	mov	r1, r3
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f00b f857 	bl	8010a30 <HAL_PCD_DataOutStageCallback>
 8005982:	e01d      	b.n	80059c0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d114      	bne.n	80059b4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800598a:	6879      	ldr	r1, [r7, #4]
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	4613      	mov	r3, r2
 8005990:	00db      	lsls	r3, r3, #3
 8005992:	4413      	add	r3, r2
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	440b      	add	r3, r1
 8005998:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d108      	bne.n	80059b4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6818      	ldr	r0, [r3, #0]
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80059ac:	461a      	mov	r2, r3
 80059ae:	2100      	movs	r1, #0
 80059b0:	f007 f9e4 	bl	800cd7c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80059b4:	683b      	ldr	r3, [r7, #0]
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	4619      	mov	r1, r3
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f00b f838 	bl	8010a30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3720      	adds	r7, #32
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	4f54300a 	.word	0x4f54300a
 80059d0:	4f54310a 	.word	0x4f54310a

080059d4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	333c      	adds	r3, #60	@ 0x3c
 80059ec:	3304      	adds	r3, #4
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	015a      	lsls	r2, r3, #5
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	4413      	add	r3, r2
 80059fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	4a15      	ldr	r2, [pc, #84]	@ (8005a5c <PCD_EP_OutSetupPacket_int+0x88>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	d90e      	bls.n	8005a28 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d009      	beq.n	8005a28 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	015a      	lsls	r2, r3, #5
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	4413      	add	r3, r2
 8005a1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a20:	461a      	mov	r2, r3
 8005a22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a26:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f00a ffef 	bl	8010a0c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a0a      	ldr	r2, [pc, #40]	@ (8005a5c <PCD_EP_OutSetupPacket_int+0x88>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d90c      	bls.n	8005a50 <PCD_EP_OutSetupPacket_int+0x7c>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	799b      	ldrb	r3, [r3, #6]
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	d108      	bne.n	8005a50 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6818      	ldr	r0, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a48:	461a      	mov	r2, r3
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	f007 f996 	bl	800cd7c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005a50:	2300      	movs	r3, #0
}
 8005a52:	4618      	mov	r0, r3
 8005a54:	3718      	adds	r7, #24
 8005a56:	46bd      	mov	sp, r7
 8005a58:	bd80      	pop	{r7, pc}
 8005a5a:	bf00      	nop
 8005a5c:	4f54300a 	.word	0x4f54300a

08005a60 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
 8005a68:	460b      	mov	r3, r1
 8005a6a:	70fb      	strb	r3, [r7, #3]
 8005a6c:	4613      	mov	r3, r2
 8005a6e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a76:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005a78:	78fb      	ldrb	r3, [r7, #3]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d107      	bne.n	8005a8e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005a7e:	883b      	ldrh	r3, [r7, #0]
 8005a80:	0419      	lsls	r1, r3, #16
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005a8c:	e028      	b.n	8005ae0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a94:	0c1b      	lsrs	r3, r3, #16
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	4413      	add	r3, r2
 8005a9a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	73fb      	strb	r3, [r7, #15]
 8005aa0:	e00d      	b.n	8005abe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681a      	ldr	r2, [r3, #0]
 8005aa6:	7bfb      	ldrb	r3, [r7, #15]
 8005aa8:	3340      	adds	r3, #64	@ 0x40
 8005aaa:	009b      	lsls	r3, r3, #2
 8005aac:	4413      	add	r3, r2
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	0c1b      	lsrs	r3, r3, #16
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	4413      	add	r3, r2
 8005ab6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	3301      	adds	r3, #1
 8005abc:	73fb      	strb	r3, [r7, #15]
 8005abe:	7bfa      	ldrb	r2, [r7, #15]
 8005ac0:	78fb      	ldrb	r3, [r7, #3]
 8005ac2:	3b01      	subs	r3, #1
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d3ec      	bcc.n	8005aa2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005ac8:	883b      	ldrh	r3, [r7, #0]
 8005aca:	0418      	lsls	r0, r3, #16
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6819      	ldr	r1, [r3, #0]
 8005ad0:	78fb      	ldrb	r3, [r7, #3]
 8005ad2:	3b01      	subs	r3, #1
 8005ad4:	68ba      	ldr	r2, [r7, #8]
 8005ad6:	4302      	orrs	r2, r0
 8005ad8:	3340      	adds	r3, #64	@ 0x40
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	440b      	add	r3, r1
 8005ade:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr

08005aee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005aee:	b480      	push	{r7}
 8005af0:	b083      	sub	sp, #12
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
 8005af6:	460b      	mov	r3, r1
 8005af8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	887a      	ldrh	r2, [r7, #2]
 8005b00:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b3e:	4b05      	ldr	r3, [pc, #20]	@ (8005b54 <HAL_PCDEx_ActivateLPM+0x44>)
 8005b40:	4313      	orrs	r3, r2
 8005b42:	68fa      	ldr	r2, [r7, #12]
 8005b44:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005b46:	2300      	movs	r3, #0
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3714      	adds	r7, #20
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr
 8005b54:	10000003 	.word	0x10000003

08005b58 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	460b      	mov	r3, r1
 8005b62:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005b64:	bf00      	nop
 8005b66:	370c      	adds	r7, #12
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b084      	sub	sp, #16
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8005b78:	4b19      	ldr	r3, [pc, #100]	@ (8005be0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d00a      	beq.n	8005b9a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8005b84:	4b16      	ldr	r3, [pc, #88]	@ (8005be0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b86:	68db      	ldr	r3, [r3, #12]
 8005b88:	f003 0307 	and.w	r3, r3, #7
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d001      	beq.n	8005b96 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e01f      	b.n	8005bd6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8005b96:	2300      	movs	r3, #0
 8005b98:	e01d      	b.n	8005bd6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8005b9a:	4b11      	ldr	r3, [pc, #68]	@ (8005be0 <HAL_PWREx_ConfigSupply+0x70>)
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	f023 0207 	bic.w	r2, r3, #7
 8005ba2:	490f      	ldr	r1, [pc, #60]	@ (8005be0 <HAL_PWREx_ConfigSupply+0x70>)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8005baa:	f7fa fe0d 	bl	80007c8 <HAL_GetTick>
 8005bae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005bb0:	e009      	b.n	8005bc6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005bb2:	f7fa fe09 	bl	80007c8 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bc0:	d901      	bls.n	8005bc6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e007      	b.n	8005bd6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005bc6:	4b06      	ldr	r3, [pc, #24]	@ (8005be0 <HAL_PWREx_ConfigSupply+0x70>)
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005bce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005bd2:	d1ee      	bne.n	8005bb2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8005bd4:	2300      	movs	r3, #0
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3710      	adds	r7, #16
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	58024800 	.word	0x58024800

08005be4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8005be8:	4b05      	ldr	r3, [pc, #20]	@ (8005c00 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	4a04      	ldr	r2, [pc, #16]	@ (8005c00 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8005bee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005bf2:	60d3      	str	r3, [r2, #12]
}
 8005bf4:	bf00      	nop
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop
 8005c00:	58024800 	.word	0x58024800

08005c04 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c04:	b580      	push	{r7, lr}
 8005c06:	b08c      	sub	sp, #48	@ 0x30
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d102      	bne.n	8005c18 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005c12:	2301      	movs	r3, #1
 8005c14:	f000 bc48 	b.w	80064a8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	f000 8088 	beq.w	8005d36 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c26:	4b99      	ldr	r3, [pc, #612]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c28:	691b      	ldr	r3, [r3, #16]
 8005c2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005c30:	4b96      	ldr	r3, [pc, #600]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c34:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8005c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c38:	2b10      	cmp	r3, #16
 8005c3a:	d007      	beq.n	8005c4c <HAL_RCC_OscConfig+0x48>
 8005c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c3e:	2b18      	cmp	r3, #24
 8005c40:	d111      	bne.n	8005c66 <HAL_RCC_OscConfig+0x62>
 8005c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c44:	f003 0303 	and.w	r3, r3, #3
 8005c48:	2b02      	cmp	r3, #2
 8005c4a:	d10c      	bne.n	8005c66 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c4c:	4b8f      	ldr	r3, [pc, #572]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d06d      	beq.n	8005d34 <HAL_RCC_OscConfig+0x130>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d169      	bne.n	8005d34 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005c60:	2301      	movs	r3, #1
 8005c62:	f000 bc21 	b.w	80064a8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c6e:	d106      	bne.n	8005c7e <HAL_RCC_OscConfig+0x7a>
 8005c70:	4b86      	ldr	r3, [pc, #536]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a85      	ldr	r2, [pc, #532]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c7a:	6013      	str	r3, [r2, #0]
 8005c7c:	e02e      	b.n	8005cdc <HAL_RCC_OscConfig+0xd8>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10c      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x9c>
 8005c86:	4b81      	ldr	r3, [pc, #516]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a80      	ldr	r2, [pc, #512]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c8c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c90:	6013      	str	r3, [r2, #0]
 8005c92:	4b7e      	ldr	r3, [pc, #504]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a7d      	ldr	r2, [pc, #500]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005c98:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	e01d      	b.n	8005cdc <HAL_RCC_OscConfig+0xd8>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ca8:	d10c      	bne.n	8005cc4 <HAL_RCC_OscConfig+0xc0>
 8005caa:	4b78      	ldr	r3, [pc, #480]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a77      	ldr	r2, [pc, #476]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cb0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cb4:	6013      	str	r3, [r2, #0]
 8005cb6:	4b75      	ldr	r3, [pc, #468]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a74      	ldr	r2, [pc, #464]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cc0:	6013      	str	r3, [r2, #0]
 8005cc2:	e00b      	b.n	8005cdc <HAL_RCC_OscConfig+0xd8>
 8005cc4:	4b71      	ldr	r3, [pc, #452]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4a70      	ldr	r2, [pc, #448]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cce:	6013      	str	r3, [r2, #0]
 8005cd0:	4b6e      	ldr	r3, [pc, #440]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a6d      	ldr	r2, [pc, #436]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005cd6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d013      	beq.n	8005d0c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce4:	f7fa fd70 	bl	80007c8 <HAL_GetTick>
 8005ce8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005cea:	e008      	b.n	8005cfe <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cec:	f7fa fd6c 	bl	80007c8 <HAL_GetTick>
 8005cf0:	4602      	mov	r2, r0
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	1ad3      	subs	r3, r2, r3
 8005cf6:	2b64      	cmp	r3, #100	@ 0x64
 8005cf8:	d901      	bls.n	8005cfe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005cfa:	2303      	movs	r3, #3
 8005cfc:	e3d4      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005cfe:	4b63      	ldr	r3, [pc, #396]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d0f0      	beq.n	8005cec <HAL_RCC_OscConfig+0xe8>
 8005d0a:	e014      	b.n	8005d36 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d0c:	f7fa fd5c 	bl	80007c8 <HAL_GetTick>
 8005d10:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005d12:	e008      	b.n	8005d26 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d14:	f7fa fd58 	bl	80007c8 <HAL_GetTick>
 8005d18:	4602      	mov	r2, r0
 8005d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	2b64      	cmp	r3, #100	@ 0x64
 8005d20:	d901      	bls.n	8005d26 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005d22:	2303      	movs	r3, #3
 8005d24:	e3c0      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005d26:	4b59      	ldr	r3, [pc, #356]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1f0      	bne.n	8005d14 <HAL_RCC_OscConfig+0x110>
 8005d32:	e000      	b.n	8005d36 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0302 	and.w	r3, r3, #2
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	f000 80ca 	beq.w	8005ed8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d44:	4b51      	ldr	r3, [pc, #324]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d46:	691b      	ldr	r3, [r3, #16]
 8005d48:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d4c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005d4e:	4b4f      	ldr	r3, [pc, #316]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d52:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8005d54:	6a3b      	ldr	r3, [r7, #32]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d007      	beq.n	8005d6a <HAL_RCC_OscConfig+0x166>
 8005d5a:	6a3b      	ldr	r3, [r7, #32]
 8005d5c:	2b18      	cmp	r3, #24
 8005d5e:	d156      	bne.n	8005e0e <HAL_RCC_OscConfig+0x20a>
 8005d60:	69fb      	ldr	r3, [r7, #28]
 8005d62:	f003 0303 	and.w	r3, r3, #3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d151      	bne.n	8005e0e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d6a:	4b48      	ldr	r3, [pc, #288]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d005      	beq.n	8005d82 <HAL_RCC_OscConfig+0x17e>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d101      	bne.n	8005d82 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e392      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005d82:	4b42      	ldr	r3, [pc, #264]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f023 0219 	bic.w	r2, r3, #25
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	493f      	ldr	r1, [pc, #252]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005d90:	4313      	orrs	r3, r2
 8005d92:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d94:	f7fa fd18 	bl	80007c8 <HAL_GetTick>
 8005d98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005d9a:	e008      	b.n	8005dae <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d9c:	f7fa fd14 	bl	80007c8 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e37c      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005dae:	4b37      	ldr	r3, [pc, #220]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0304 	and.w	r3, r3, #4
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f0      	beq.n	8005d9c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dba:	f7fa fd35 	bl	8000828 <HAL_GetREVID>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d817      	bhi.n	8005df8 <HAL_RCC_OscConfig+0x1f4>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	2b40      	cmp	r3, #64	@ 0x40
 8005dce:	d108      	bne.n	8005de2 <HAL_RCC_OscConfig+0x1de>
 8005dd0:	4b2e      	ldr	r3, [pc, #184]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005dd8:	4a2c      	ldr	r2, [pc, #176]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005dda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dde:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005de0:	e07a      	b.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005de2:	4b2a      	ldr	r3, [pc, #168]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	031b      	lsls	r3, r3, #12
 8005df0:	4926      	ldr	r1, [pc, #152]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005df6:	e06f      	b.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005df8:	4b24      	ldr	r3, [pc, #144]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	061b      	lsls	r3, r3, #24
 8005e06:	4921      	ldr	r1, [pc, #132]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e08:	4313      	orrs	r3, r2
 8005e0a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e0c:	e064      	b.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	68db      	ldr	r3, [r3, #12]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d047      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005e16:	4b1d      	ldr	r3, [pc, #116]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f023 0219 	bic.w	r2, r3, #25
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	491a      	ldr	r1, [pc, #104]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e24:	4313      	orrs	r3, r2
 8005e26:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e28:	f7fa fcce 	bl	80007c8 <HAL_GetTick>
 8005e2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e2e:	e008      	b.n	8005e42 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e30:	f7fa fcca 	bl	80007c8 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d901      	bls.n	8005e42 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	e332      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005e42:	4b12      	ldr	r3, [pc, #72]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f003 0304 	and.w	r3, r3, #4
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d0f0      	beq.n	8005e30 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e4e:	f7fa fceb 	bl	8000828 <HAL_GetREVID>
 8005e52:	4603      	mov	r3, r0
 8005e54:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d819      	bhi.n	8005e90 <HAL_RCC_OscConfig+0x28c>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	2b40      	cmp	r3, #64	@ 0x40
 8005e62:	d108      	bne.n	8005e76 <HAL_RCC_OscConfig+0x272>
 8005e64:	4b09      	ldr	r3, [pc, #36]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8005e6c:	4a07      	ldr	r2, [pc, #28]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e6e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e72:	6053      	str	r3, [r2, #4]
 8005e74:	e030      	b.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
 8005e76:	4b05      	ldr	r3, [pc, #20]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	031b      	lsls	r3, r3, #12
 8005e84:	4901      	ldr	r1, [pc, #4]	@ (8005e8c <HAL_RCC_OscConfig+0x288>)
 8005e86:	4313      	orrs	r3, r2
 8005e88:	604b      	str	r3, [r1, #4]
 8005e8a:	e025      	b.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
 8005e8c:	58024400 	.word	0x58024400
 8005e90:	4b9a      	ldr	r3, [pc, #616]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	061b      	lsls	r3, r3, #24
 8005e9e:	4997      	ldr	r1, [pc, #604]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	604b      	str	r3, [r1, #4]
 8005ea4:	e018      	b.n	8005ed8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ea6:	4b95      	ldr	r3, [pc, #596]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a94      	ldr	r2, [pc, #592]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005eac:	f023 0301 	bic.w	r3, r3, #1
 8005eb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb2:	f7fa fc89 	bl	80007c8 <HAL_GetTick>
 8005eb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005eb8:	e008      	b.n	8005ecc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eba:	f7fa fc85 	bl	80007c8 <HAL_GetTick>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	2b02      	cmp	r3, #2
 8005ec6:	d901      	bls.n	8005ecc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8005ec8:	2303      	movs	r3, #3
 8005eca:	e2ed      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005ecc:	4b8b      	ldr	r3, [pc, #556]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d1f0      	bne.n	8005eba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0310 	and.w	r3, r3, #16
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	f000 80a9 	beq.w	8006038 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ee6:	4b85      	ldr	r3, [pc, #532]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005ee8:	691b      	ldr	r3, [r3, #16]
 8005eea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005eee:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005ef0:	4b82      	ldr	r3, [pc, #520]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8005ef6:	69bb      	ldr	r3, [r7, #24]
 8005ef8:	2b08      	cmp	r3, #8
 8005efa:	d007      	beq.n	8005f0c <HAL_RCC_OscConfig+0x308>
 8005efc:	69bb      	ldr	r3, [r7, #24]
 8005efe:	2b18      	cmp	r3, #24
 8005f00:	d13a      	bne.n	8005f78 <HAL_RCC_OscConfig+0x374>
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	f003 0303 	and.w	r3, r3, #3
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d135      	bne.n	8005f78 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f0c:	4b7b      	ldr	r3, [pc, #492]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d005      	beq.n	8005f24 <HAL_RCC_OscConfig+0x320>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	69db      	ldr	r3, [r3, #28]
 8005f1c:	2b80      	cmp	r3, #128	@ 0x80
 8005f1e:	d001      	beq.n	8005f24 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e2c1      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005f24:	f7fa fc80 	bl	8000828 <HAL_GetREVID>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d817      	bhi.n	8005f62 <HAL_RCC_OscConfig+0x35e>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a1b      	ldr	r3, [r3, #32]
 8005f36:	2b20      	cmp	r3, #32
 8005f38:	d108      	bne.n	8005f4c <HAL_RCC_OscConfig+0x348>
 8005f3a:	4b70      	ldr	r3, [pc, #448]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005f42:	4a6e      	ldr	r2, [pc, #440]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f44:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f48:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f4a:	e075      	b.n	8006038 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005f4c:	4b6b      	ldr	r3, [pc, #428]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6a1b      	ldr	r3, [r3, #32]
 8005f58:	069b      	lsls	r3, r3, #26
 8005f5a:	4968      	ldr	r1, [pc, #416]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f60:	e06a      	b.n	8006038 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005f62:	4b66      	ldr	r3, [pc, #408]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a1b      	ldr	r3, [r3, #32]
 8005f6e:	061b      	lsls	r3, r3, #24
 8005f70:	4962      	ldr	r1, [pc, #392]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f72:	4313      	orrs	r3, r2
 8005f74:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005f76:	e05f      	b.n	8006038 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	69db      	ldr	r3, [r3, #28]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d042      	beq.n	8006006 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005f80:	4b5e      	ldr	r3, [pc, #376]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	4a5d      	ldr	r2, [pc, #372]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f8a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f8c:	f7fa fc1c 	bl	80007c8 <HAL_GetTick>
 8005f90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005f92:	e008      	b.n	8005fa6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005f94:	f7fa fc18 	bl	80007c8 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	2b02      	cmp	r3, #2
 8005fa0:	d901      	bls.n	8005fa6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005fa2:	2303      	movs	r3, #3
 8005fa4:	e280      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005fa6:	4b55      	ldr	r3, [pc, #340]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d0f0      	beq.n	8005f94 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005fb2:	f7fa fc39 	bl	8000828 <HAL_GetREVID>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d817      	bhi.n	8005ff0 <HAL_RCC_OscConfig+0x3ec>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a1b      	ldr	r3, [r3, #32]
 8005fc4:	2b20      	cmp	r3, #32
 8005fc6:	d108      	bne.n	8005fda <HAL_RCC_OscConfig+0x3d6>
 8005fc8:	4b4c      	ldr	r3, [pc, #304]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005fd0:	4a4a      	ldr	r2, [pc, #296]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005fd2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fd6:	6053      	str	r3, [r2, #4]
 8005fd8:	e02e      	b.n	8006038 <HAL_RCC_OscConfig+0x434>
 8005fda:	4b48      	ldr	r3, [pc, #288]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	069b      	lsls	r3, r3, #26
 8005fe8:	4944      	ldr	r1, [pc, #272]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005fea:	4313      	orrs	r3, r2
 8005fec:	604b      	str	r3, [r1, #4]
 8005fee:	e023      	b.n	8006038 <HAL_RCC_OscConfig+0x434>
 8005ff0:	4b42      	ldr	r3, [pc, #264]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6a1b      	ldr	r3, [r3, #32]
 8005ffc:	061b      	lsls	r3, r3, #24
 8005ffe:	493f      	ldr	r1, [pc, #252]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8006000:	4313      	orrs	r3, r2
 8006002:	60cb      	str	r3, [r1, #12]
 8006004:	e018      	b.n	8006038 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006006:	4b3d      	ldr	r3, [pc, #244]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a3c      	ldr	r2, [pc, #240]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 800600c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006010:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006012:	f7fa fbd9 	bl	80007c8 <HAL_GetTick>
 8006016:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006018:	e008      	b.n	800602c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800601a:	f7fa fbd5 	bl	80007c8 <HAL_GetTick>
 800601e:	4602      	mov	r2, r0
 8006020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006022:	1ad3      	subs	r3, r2, r3
 8006024:	2b02      	cmp	r3, #2
 8006026:	d901      	bls.n	800602c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e23d      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800602c:	4b33      	ldr	r3, [pc, #204]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1f0      	bne.n	800601a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0308 	and.w	r3, r3, #8
 8006040:	2b00      	cmp	r3, #0
 8006042:	d036      	beq.n	80060b2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d019      	beq.n	8006080 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800604c:	4b2b      	ldr	r3, [pc, #172]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 800604e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006050:	4a2a      	ldr	r2, [pc, #168]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8006052:	f043 0301 	orr.w	r3, r3, #1
 8006056:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006058:	f7fa fbb6 	bl	80007c8 <HAL_GetTick>
 800605c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800605e:	e008      	b.n	8006072 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006060:	f7fa fbb2 	bl	80007c8 <HAL_GetTick>
 8006064:	4602      	mov	r2, r0
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	1ad3      	subs	r3, r2, r3
 800606a:	2b02      	cmp	r3, #2
 800606c:	d901      	bls.n	8006072 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800606e:	2303      	movs	r3, #3
 8006070:	e21a      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006072:	4b22      	ldr	r3, [pc, #136]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8006074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d0f0      	beq.n	8006060 <HAL_RCC_OscConfig+0x45c>
 800607e:	e018      	b.n	80060b2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006080:	4b1e      	ldr	r3, [pc, #120]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8006082:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006084:	4a1d      	ldr	r2, [pc, #116]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 8006086:	f023 0301 	bic.w	r3, r3, #1
 800608a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800608c:	f7fa fb9c 	bl	80007c8 <HAL_GetTick>
 8006090:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006094:	f7fa fb98 	bl	80007c8 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e200      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80060a6:	4b15      	ldr	r3, [pc, #84]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 80060a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060aa:	f003 0302 	and.w	r3, r3, #2
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1f0      	bne.n	8006094 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f003 0320 	and.w	r3, r3, #32
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d039      	beq.n	8006132 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	699b      	ldr	r3, [r3, #24]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d01c      	beq.n	8006100 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80060c6:	4b0d      	ldr	r3, [pc, #52]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a0c      	ldr	r2, [pc, #48]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 80060cc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80060d0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80060d2:	f7fa fb79 	bl	80007c8 <HAL_GetTick>
 80060d6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80060d8:	e008      	b.n	80060ec <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060da:	f7fa fb75 	bl	80007c8 <HAL_GetTick>
 80060de:	4602      	mov	r2, r0
 80060e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e2:	1ad3      	subs	r3, r2, r3
 80060e4:	2b02      	cmp	r3, #2
 80060e6:	d901      	bls.n	80060ec <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80060e8:	2303      	movs	r3, #3
 80060ea:	e1dd      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80060ec:	4b03      	ldr	r3, [pc, #12]	@ (80060fc <HAL_RCC_OscConfig+0x4f8>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d0f0      	beq.n	80060da <HAL_RCC_OscConfig+0x4d6>
 80060f8:	e01b      	b.n	8006132 <HAL_RCC_OscConfig+0x52e>
 80060fa:	bf00      	nop
 80060fc:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006100:	4b9b      	ldr	r3, [pc, #620]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	4a9a      	ldr	r2, [pc, #616]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006106:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800610a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800610c:	f7fa fb5c 	bl	80007c8 <HAL_GetTick>
 8006110:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006112:	e008      	b.n	8006126 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006114:	f7fa fb58 	bl	80007c8 <HAL_GetTick>
 8006118:	4602      	mov	r2, r0
 800611a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	2b02      	cmp	r3, #2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e1c0      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006126:	4b92      	ldr	r3, [pc, #584]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800612e:	2b00      	cmp	r3, #0
 8006130:	d1f0      	bne.n	8006114 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0304 	and.w	r3, r3, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	f000 8081 	beq.w	8006242 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006140:	4b8c      	ldr	r3, [pc, #560]	@ (8006374 <HAL_RCC_OscConfig+0x770>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a8b      	ldr	r2, [pc, #556]	@ (8006374 <HAL_RCC_OscConfig+0x770>)
 8006146:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800614a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800614c:	f7fa fb3c 	bl	80007c8 <HAL_GetTick>
 8006150:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006152:	e008      	b.n	8006166 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006154:	f7fa fb38 	bl	80007c8 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	2b64      	cmp	r3, #100	@ 0x64
 8006160:	d901      	bls.n	8006166 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8006162:	2303      	movs	r3, #3
 8006164:	e1a0      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006166:	4b83      	ldr	r3, [pc, #524]	@ (8006374 <HAL_RCC_OscConfig+0x770>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800616e:	2b00      	cmp	r3, #0
 8006170:	d0f0      	beq.n	8006154 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	2b01      	cmp	r3, #1
 8006178:	d106      	bne.n	8006188 <HAL_RCC_OscConfig+0x584>
 800617a:	4b7d      	ldr	r3, [pc, #500]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800617c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800617e:	4a7c      	ldr	r2, [pc, #496]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006180:	f043 0301 	orr.w	r3, r3, #1
 8006184:	6713      	str	r3, [r2, #112]	@ 0x70
 8006186:	e02d      	b.n	80061e4 <HAL_RCC_OscConfig+0x5e0>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d10c      	bne.n	80061aa <HAL_RCC_OscConfig+0x5a6>
 8006190:	4b77      	ldr	r3, [pc, #476]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006192:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006194:	4a76      	ldr	r2, [pc, #472]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006196:	f023 0301 	bic.w	r3, r3, #1
 800619a:	6713      	str	r3, [r2, #112]	@ 0x70
 800619c:	4b74      	ldr	r3, [pc, #464]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800619e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061a0:	4a73      	ldr	r2, [pc, #460]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061a2:	f023 0304 	bic.w	r3, r3, #4
 80061a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80061a8:	e01c      	b.n	80061e4 <HAL_RCC_OscConfig+0x5e0>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	2b05      	cmp	r3, #5
 80061b0:	d10c      	bne.n	80061cc <HAL_RCC_OscConfig+0x5c8>
 80061b2:	4b6f      	ldr	r3, [pc, #444]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061b6:	4a6e      	ldr	r2, [pc, #440]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061b8:	f043 0304 	orr.w	r3, r3, #4
 80061bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80061be:	4b6c      	ldr	r3, [pc, #432]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061c2:	4a6b      	ldr	r2, [pc, #428]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061c4:	f043 0301 	orr.w	r3, r3, #1
 80061c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80061ca:	e00b      	b.n	80061e4 <HAL_RCC_OscConfig+0x5e0>
 80061cc:	4b68      	ldr	r3, [pc, #416]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061d0:	4a67      	ldr	r2, [pc, #412]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061d2:	f023 0301 	bic.w	r3, r3, #1
 80061d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80061d8:	4b65      	ldr	r3, [pc, #404]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80061dc:	4a64      	ldr	r2, [pc, #400]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80061de:	f023 0304 	bic.w	r3, r3, #4
 80061e2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	689b      	ldr	r3, [r3, #8]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d015      	beq.n	8006218 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80061ec:	f7fa faec 	bl	80007c8 <HAL_GetTick>
 80061f0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80061f2:	e00a      	b.n	800620a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061f4:	f7fa fae8 	bl	80007c8 <HAL_GetTick>
 80061f8:	4602      	mov	r2, r0
 80061fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fc:	1ad3      	subs	r3, r2, r3
 80061fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006202:	4293      	cmp	r3, r2
 8006204:	d901      	bls.n	800620a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006206:	2303      	movs	r3, #3
 8006208:	e14e      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800620a:	4b59      	ldr	r3, [pc, #356]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800620c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800620e:	f003 0302 	and.w	r3, r3, #2
 8006212:	2b00      	cmp	r3, #0
 8006214:	d0ee      	beq.n	80061f4 <HAL_RCC_OscConfig+0x5f0>
 8006216:	e014      	b.n	8006242 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006218:	f7fa fad6 	bl	80007c8 <HAL_GetTick>
 800621c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800621e:	e00a      	b.n	8006236 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006220:	f7fa fad2 	bl	80007c8 <HAL_GetTick>
 8006224:	4602      	mov	r2, r0
 8006226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006228:	1ad3      	subs	r3, r2, r3
 800622a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800622e:	4293      	cmp	r3, r2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e138      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006236:	4b4e      	ldr	r3, [pc, #312]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800623a:	f003 0302 	and.w	r3, r3, #2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1ee      	bne.n	8006220 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006246:	2b00      	cmp	r3, #0
 8006248:	f000 812d 	beq.w	80064a6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800624c:	4b48      	ldr	r3, [pc, #288]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800624e:	691b      	ldr	r3, [r3, #16]
 8006250:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006254:	2b18      	cmp	r3, #24
 8006256:	f000 80bd 	beq.w	80063d4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625e:	2b02      	cmp	r3, #2
 8006260:	f040 809e 	bne.w	80063a0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006264:	4b42      	ldr	r3, [pc, #264]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a41      	ldr	r2, [pc, #260]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800626a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800626e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006270:	f7fa faaa 	bl	80007c8 <HAL_GetTick>
 8006274:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006276:	e008      	b.n	800628a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006278:	f7fa faa6 	bl	80007c8 <HAL_GetTick>
 800627c:	4602      	mov	r2, r0
 800627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006280:	1ad3      	subs	r3, r2, r3
 8006282:	2b02      	cmp	r3, #2
 8006284:	d901      	bls.n	800628a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006286:	2303      	movs	r3, #3
 8006288:	e10e      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800628a:	4b39      	ldr	r3, [pc, #228]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1f0      	bne.n	8006278 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006296:	4b36      	ldr	r3, [pc, #216]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006298:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800629a:	4b37      	ldr	r3, [pc, #220]	@ (8006378 <HAL_RCC_OscConfig+0x774>)
 800629c:	4013      	ands	r3, r2
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80062a6:	0112      	lsls	r2, r2, #4
 80062a8:	430a      	orrs	r2, r1
 80062aa:	4931      	ldr	r1, [pc, #196]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80062ac:	4313      	orrs	r3, r2
 80062ae:	628b      	str	r3, [r1, #40]	@ 0x28
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062b4:	3b01      	subs	r3, #1
 80062b6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062be:	3b01      	subs	r3, #1
 80062c0:	025b      	lsls	r3, r3, #9
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	431a      	orrs	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ca:	3b01      	subs	r3, #1
 80062cc:	041b      	lsls	r3, r3, #16
 80062ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80062d2:	431a      	orrs	r2, r3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062d8:	3b01      	subs	r3, #1
 80062da:	061b      	lsls	r3, r3, #24
 80062dc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80062e0:	4923      	ldr	r1, [pc, #140]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80062e2:	4313      	orrs	r3, r2
 80062e4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80062e6:	4b22      	ldr	r3, [pc, #136]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80062e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ea:	4a21      	ldr	r2, [pc, #132]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80062ec:	f023 0301 	bic.w	r3, r3, #1
 80062f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80062f2:	4b1f      	ldr	r3, [pc, #124]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 80062f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80062f6:	4b21      	ldr	r3, [pc, #132]	@ (800637c <HAL_RCC_OscConfig+0x778>)
 80062f8:	4013      	ands	r3, r2
 80062fa:	687a      	ldr	r2, [r7, #4]
 80062fc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80062fe:	00d2      	lsls	r2, r2, #3
 8006300:	491b      	ldr	r1, [pc, #108]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006302:	4313      	orrs	r3, r2
 8006304:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006306:	4b1a      	ldr	r3, [pc, #104]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630a:	f023 020c 	bic.w	r2, r3, #12
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006312:	4917      	ldr	r1, [pc, #92]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006314:	4313      	orrs	r3, r2
 8006316:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006318:	4b15      	ldr	r3, [pc, #84]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800631a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631c:	f023 0202 	bic.w	r2, r3, #2
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006324:	4912      	ldr	r1, [pc, #72]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006326:	4313      	orrs	r3, r2
 8006328:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800632a:	4b11      	ldr	r3, [pc, #68]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800632c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632e:	4a10      	ldr	r2, [pc, #64]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006334:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006336:	4b0e      	ldr	r3, [pc, #56]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800633a:	4a0d      	ldr	r2, [pc, #52]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800633c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006340:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006342:	4b0b      	ldr	r3, [pc, #44]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006346:	4a0a      	ldr	r2, [pc, #40]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800634c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800634e:	4b08      	ldr	r3, [pc, #32]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006352:	4a07      	ldr	r2, [pc, #28]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006354:	f043 0301 	orr.w	r3, r3, #1
 8006358:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800635a:	4b05      	ldr	r3, [pc, #20]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a04      	ldr	r2, [pc, #16]	@ (8006370 <HAL_RCC_OscConfig+0x76c>)
 8006360:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006366:	f7fa fa2f 	bl	80007c8 <HAL_GetTick>
 800636a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800636c:	e011      	b.n	8006392 <HAL_RCC_OscConfig+0x78e>
 800636e:	bf00      	nop
 8006370:	58024400 	.word	0x58024400
 8006374:	58024800 	.word	0x58024800
 8006378:	fffffc0c 	.word	0xfffffc0c
 800637c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006380:	f7fa fa22 	bl	80007c8 <HAL_GetTick>
 8006384:	4602      	mov	r2, r0
 8006386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	2b02      	cmp	r3, #2
 800638c:	d901      	bls.n	8006392 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800638e:	2303      	movs	r3, #3
 8006390:	e08a      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006392:	4b47      	ldr	r3, [pc, #284]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800639a:	2b00      	cmp	r3, #0
 800639c:	d0f0      	beq.n	8006380 <HAL_RCC_OscConfig+0x77c>
 800639e:	e082      	b.n	80064a6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063a0:	4b43      	ldr	r3, [pc, #268]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a42      	ldr	r2, [pc, #264]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 80063a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063ac:	f7fa fa0c 	bl	80007c8 <HAL_GetTick>
 80063b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063b4:	f7fa fa08 	bl	80007c8 <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b02      	cmp	r3, #2
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e070      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80063c6:	4b3a      	ldr	r3, [pc, #232]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d1f0      	bne.n	80063b4 <HAL_RCC_OscConfig+0x7b0>
 80063d2:	e068      	b.n	80064a6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80063d4:	4b36      	ldr	r3, [pc, #216]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 80063d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063d8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80063da:	4b35      	ldr	r3, [pc, #212]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 80063dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063de:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063e4:	2b01      	cmp	r3, #1
 80063e6:	d031      	beq.n	800644c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	f003 0203 	and.w	r2, r3, #3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d12a      	bne.n	800644c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	091b      	lsrs	r3, r3, #4
 80063fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006402:	429a      	cmp	r2, r3
 8006404:	d122      	bne.n	800644c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006410:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006412:	429a      	cmp	r2, r3
 8006414:	d11a      	bne.n	800644c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	0a5b      	lsrs	r3, r3, #9
 800641a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006422:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006424:	429a      	cmp	r2, r3
 8006426:	d111      	bne.n	800644c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	0c1b      	lsrs	r3, r3, #16
 800642c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006434:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006436:	429a      	cmp	r2, r3
 8006438:	d108      	bne.n	800644c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	0e1b      	lsrs	r3, r3, #24
 800643e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006446:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006448:	429a      	cmp	r2, r3
 800644a:	d001      	beq.n	8006450 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800644c:	2301      	movs	r3, #1
 800644e:	e02b      	b.n	80064a8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006450:	4b17      	ldr	r3, [pc, #92]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 8006452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006454:	08db      	lsrs	r3, r3, #3
 8006456:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800645a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006460:	693a      	ldr	r2, [r7, #16]
 8006462:	429a      	cmp	r2, r3
 8006464:	d01f      	beq.n	80064a6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8006466:	4b12      	ldr	r3, [pc, #72]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 8006468:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646a:	4a11      	ldr	r2, [pc, #68]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 800646c:	f023 0301 	bic.w	r3, r3, #1
 8006470:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006472:	f7fa f9a9 	bl	80007c8 <HAL_GetTick>
 8006476:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8006478:	bf00      	nop
 800647a:	f7fa f9a5 	bl	80007c8 <HAL_GetTick>
 800647e:	4602      	mov	r2, r0
 8006480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006482:	4293      	cmp	r3, r2
 8006484:	d0f9      	beq.n	800647a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006486:	4b0a      	ldr	r3, [pc, #40]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 8006488:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800648a:	4b0a      	ldr	r3, [pc, #40]	@ (80064b4 <HAL_RCC_OscConfig+0x8b0>)
 800648c:	4013      	ands	r3, r2
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8006492:	00d2      	lsls	r2, r2, #3
 8006494:	4906      	ldr	r1, [pc, #24]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 8006496:	4313      	orrs	r3, r2
 8006498:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800649a:	4b05      	ldr	r3, [pc, #20]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 800649c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800649e:	4a04      	ldr	r2, [pc, #16]	@ (80064b0 <HAL_RCC_OscConfig+0x8ac>)
 80064a0:	f043 0301 	orr.w	r3, r3, #1
 80064a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80064a6:	2300      	movs	r3, #0
}
 80064a8:	4618      	mov	r0, r3
 80064aa:	3730      	adds	r7, #48	@ 0x30
 80064ac:	46bd      	mov	sp, r7
 80064ae:	bd80      	pop	{r7, pc}
 80064b0:	58024400 	.word	0x58024400
 80064b4:	ffff0007 	.word	0xffff0007

080064b8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b086      	sub	sp, #24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	e19c      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064cc:	4b8a      	ldr	r3, [pc, #552]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f003 030f 	and.w	r3, r3, #15
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	429a      	cmp	r2, r3
 80064d8:	d910      	bls.n	80064fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064da:	4b87      	ldr	r3, [pc, #540]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f023 020f 	bic.w	r2, r3, #15
 80064e2:	4985      	ldr	r1, [pc, #532]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064ea:	4b83      	ldr	r3, [pc, #524]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f003 030f 	and.w	r3, r3, #15
 80064f2:	683a      	ldr	r2, [r7, #0]
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d001      	beq.n	80064fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e184      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0304 	and.w	r3, r3, #4
 8006504:	2b00      	cmp	r3, #0
 8006506:	d010      	beq.n	800652a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	691a      	ldr	r2, [r3, #16]
 800650c:	4b7b      	ldr	r3, [pc, #492]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800650e:	699b      	ldr	r3, [r3, #24]
 8006510:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006514:	429a      	cmp	r2, r3
 8006516:	d908      	bls.n	800652a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006518:	4b78      	ldr	r3, [pc, #480]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800651a:	699b      	ldr	r3, [r3, #24]
 800651c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	691b      	ldr	r3, [r3, #16]
 8006524:	4975      	ldr	r1, [pc, #468]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006526:	4313      	orrs	r3, r2
 8006528:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0308 	and.w	r3, r3, #8
 8006532:	2b00      	cmp	r3, #0
 8006534:	d010      	beq.n	8006558 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	695a      	ldr	r2, [r3, #20]
 800653a:	4b70      	ldr	r3, [pc, #448]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800653c:	69db      	ldr	r3, [r3, #28]
 800653e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006542:	429a      	cmp	r2, r3
 8006544:	d908      	bls.n	8006558 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006546:	4b6d      	ldr	r3, [pc, #436]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006548:	69db      	ldr	r3, [r3, #28]
 800654a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	695b      	ldr	r3, [r3, #20]
 8006552:	496a      	ldr	r1, [pc, #424]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006554:	4313      	orrs	r3, r2
 8006556:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0310 	and.w	r3, r3, #16
 8006560:	2b00      	cmp	r3, #0
 8006562:	d010      	beq.n	8006586 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	699a      	ldr	r2, [r3, #24]
 8006568:	4b64      	ldr	r3, [pc, #400]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800656a:	69db      	ldr	r3, [r3, #28]
 800656c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006570:	429a      	cmp	r2, r3
 8006572:	d908      	bls.n	8006586 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006574:	4b61      	ldr	r3, [pc, #388]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006576:	69db      	ldr	r3, [r3, #28]
 8006578:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	699b      	ldr	r3, [r3, #24]
 8006580:	495e      	ldr	r1, [pc, #376]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006582:	4313      	orrs	r3, r2
 8006584:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0320 	and.w	r3, r3, #32
 800658e:	2b00      	cmp	r3, #0
 8006590:	d010      	beq.n	80065b4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	69da      	ldr	r2, [r3, #28]
 8006596:	4b59      	ldr	r3, [pc, #356]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800659e:	429a      	cmp	r2, r3
 80065a0:	d908      	bls.n	80065b4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80065a2:	4b56      	ldr	r3, [pc, #344]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065a4:	6a1b      	ldr	r3, [r3, #32]
 80065a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	4953      	ldr	r1, [pc, #332]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065b0:	4313      	orrs	r3, r2
 80065b2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0302 	and.w	r3, r3, #2
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d010      	beq.n	80065e2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68da      	ldr	r2, [r3, #12]
 80065c4:	4b4d      	ldr	r3, [pc, #308]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065c6:	699b      	ldr	r3, [r3, #24]
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d908      	bls.n	80065e2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80065d0:	4b4a      	ldr	r3, [pc, #296]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065d2:	699b      	ldr	r3, [r3, #24]
 80065d4:	f023 020f 	bic.w	r2, r3, #15
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	4947      	ldr	r1, [pc, #284]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065de:	4313      	orrs	r3, r2
 80065e0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d055      	beq.n	800669a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80065ee:	4b43      	ldr	r3, [pc, #268]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065f0:	699b      	ldr	r3, [r3, #24]
 80065f2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	4940      	ldr	r1, [pc, #256]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	2b02      	cmp	r3, #2
 8006606:	d107      	bne.n	8006618 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006608:	4b3c      	ldr	r3, [pc, #240]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006610:	2b00      	cmp	r3, #0
 8006612:	d121      	bne.n	8006658 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	e0f6      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	2b03      	cmp	r3, #3
 800661e:	d107      	bne.n	8006630 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006620:	4b36      	ldr	r3, [pc, #216]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d115      	bne.n	8006658 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e0ea      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d107      	bne.n	8006648 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006638:	4b30      	ldr	r3, [pc, #192]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006640:	2b00      	cmp	r3, #0
 8006642:	d109      	bne.n	8006658 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e0de      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006648:	4b2c      	ldr	r3, [pc, #176]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	f003 0304 	and.w	r3, r3, #4
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	e0d6      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006658:	4b28      	ldr	r3, [pc, #160]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	f023 0207 	bic.w	r2, r3, #7
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	685b      	ldr	r3, [r3, #4]
 8006664:	4925      	ldr	r1, [pc, #148]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 8006666:	4313      	orrs	r3, r2
 8006668:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800666a:	f7fa f8ad 	bl	80007c8 <HAL_GetTick>
 800666e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006670:	e00a      	b.n	8006688 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006672:	f7fa f8a9 	bl	80007c8 <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006680:	4293      	cmp	r3, r2
 8006682:	d901      	bls.n	8006688 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e0be      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006688:	4b1c      	ldr	r3, [pc, #112]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 800668a:	691b      	ldr	r3, [r3, #16]
 800668c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	685b      	ldr	r3, [r3, #4]
 8006694:	00db      	lsls	r3, r3, #3
 8006696:	429a      	cmp	r2, r3
 8006698:	d1eb      	bne.n	8006672 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d010      	beq.n	80066c8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68da      	ldr	r2, [r3, #12]
 80066aa:	4b14      	ldr	r3, [pc, #80]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80066ac:	699b      	ldr	r3, [r3, #24]
 80066ae:	f003 030f 	and.w	r3, r3, #15
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d208      	bcs.n	80066c8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066b6:	4b11      	ldr	r3, [pc, #68]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	f023 020f 	bic.w	r2, r3, #15
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	68db      	ldr	r3, [r3, #12]
 80066c2:	490e      	ldr	r1, [pc, #56]	@ (80066fc <HAL_RCC_ClockConfig+0x244>)
 80066c4:	4313      	orrs	r3, r2
 80066c6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066c8:	4b0b      	ldr	r3, [pc, #44]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f003 030f 	and.w	r3, r3, #15
 80066d0:	683a      	ldr	r2, [r7, #0]
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d214      	bcs.n	8006700 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066d6:	4b08      	ldr	r3, [pc, #32]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f023 020f 	bic.w	r2, r3, #15
 80066de:	4906      	ldr	r1, [pc, #24]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e6:	4b04      	ldr	r3, [pc, #16]	@ (80066f8 <HAL_RCC_ClockConfig+0x240>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f003 030f 	and.w	r3, r3, #15
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d005      	beq.n	8006700 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80066f4:	2301      	movs	r3, #1
 80066f6:	e086      	b.n	8006806 <HAL_RCC_ClockConfig+0x34e>
 80066f8:	52002000 	.word	0x52002000
 80066fc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f003 0304 	and.w	r3, r3, #4
 8006708:	2b00      	cmp	r3, #0
 800670a:	d010      	beq.n	800672e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	691a      	ldr	r2, [r3, #16]
 8006710:	4b3f      	ldr	r3, [pc, #252]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 8006712:	699b      	ldr	r3, [r3, #24]
 8006714:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006718:	429a      	cmp	r2, r3
 800671a:	d208      	bcs.n	800672e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800671c:	4b3c      	ldr	r3, [pc, #240]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 800671e:	699b      	ldr	r3, [r3, #24]
 8006720:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	691b      	ldr	r3, [r3, #16]
 8006728:	4939      	ldr	r1, [pc, #228]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 800672a:	4313      	orrs	r3, r2
 800672c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 0308 	and.w	r3, r3, #8
 8006736:	2b00      	cmp	r3, #0
 8006738:	d010      	beq.n	800675c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	695a      	ldr	r2, [r3, #20]
 800673e:	4b34      	ldr	r3, [pc, #208]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 8006740:	69db      	ldr	r3, [r3, #28]
 8006742:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006746:	429a      	cmp	r2, r3
 8006748:	d208      	bcs.n	800675c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800674a:	4b31      	ldr	r3, [pc, #196]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	492e      	ldr	r1, [pc, #184]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 8006758:	4313      	orrs	r3, r2
 800675a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0310 	and.w	r3, r3, #16
 8006764:	2b00      	cmp	r3, #0
 8006766:	d010      	beq.n	800678a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	699a      	ldr	r2, [r3, #24]
 800676c:	4b28      	ldr	r3, [pc, #160]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 800676e:	69db      	ldr	r3, [r3, #28]
 8006770:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006774:	429a      	cmp	r2, r3
 8006776:	d208      	bcs.n	800678a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006778:	4b25      	ldr	r3, [pc, #148]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 800677a:	69db      	ldr	r3, [r3, #28]
 800677c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	699b      	ldr	r3, [r3, #24]
 8006784:	4922      	ldr	r1, [pc, #136]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 8006786:	4313      	orrs	r3, r2
 8006788:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0320 	and.w	r3, r3, #32
 8006792:	2b00      	cmp	r3, #0
 8006794:	d010      	beq.n	80067b8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	69da      	ldr	r2, [r3, #28]
 800679a:	4b1d      	ldr	r3, [pc, #116]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 800679c:	6a1b      	ldr	r3, [r3, #32]
 800679e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80067a2:	429a      	cmp	r2, r3
 80067a4:	d208      	bcs.n	80067b8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80067a6:	4b1a      	ldr	r3, [pc, #104]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 80067a8:	6a1b      	ldr	r3, [r3, #32]
 80067aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	4917      	ldr	r1, [pc, #92]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 80067b4:	4313      	orrs	r3, r2
 80067b6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80067b8:	f000 f834 	bl	8006824 <HAL_RCC_GetSysClockFreq>
 80067bc:	4602      	mov	r2, r0
 80067be:	4b14      	ldr	r3, [pc, #80]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 80067c0:	699b      	ldr	r3, [r3, #24]
 80067c2:	0a1b      	lsrs	r3, r3, #8
 80067c4:	f003 030f 	and.w	r3, r3, #15
 80067c8:	4912      	ldr	r1, [pc, #72]	@ (8006814 <HAL_RCC_ClockConfig+0x35c>)
 80067ca:	5ccb      	ldrb	r3, [r1, r3]
 80067cc:	f003 031f 	and.w	r3, r3, #31
 80067d0:	fa22 f303 	lsr.w	r3, r2, r3
 80067d4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80067d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006810 <HAL_RCC_ClockConfig+0x358>)
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	f003 030f 	and.w	r3, r3, #15
 80067de:	4a0d      	ldr	r2, [pc, #52]	@ (8006814 <HAL_RCC_ClockConfig+0x35c>)
 80067e0:	5cd3      	ldrb	r3, [r2, r3]
 80067e2:	f003 031f 	and.w	r3, r3, #31
 80067e6:	693a      	ldr	r2, [r7, #16]
 80067e8:	fa22 f303 	lsr.w	r3, r2, r3
 80067ec:	4a0a      	ldr	r2, [pc, #40]	@ (8006818 <HAL_RCC_ClockConfig+0x360>)
 80067ee:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80067f0:	4a0a      	ldr	r2, [pc, #40]	@ (800681c <HAL_RCC_ClockConfig+0x364>)
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80067f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006820 <HAL_RCC_ClockConfig+0x368>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7f9 ff9a 	bl	8000734 <HAL_InitTick>
 8006800:	4603      	mov	r3, r0
 8006802:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006804:	7bfb      	ldrb	r3, [r7, #15]
}
 8006806:	4618      	mov	r0, r3
 8006808:	3718      	adds	r7, #24
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
 800680e:	bf00      	nop
 8006810:	58024400 	.word	0x58024400
 8006814:	08011fac 	.word	0x08011fac
 8006818:	240000a4 	.word	0x240000a4
 800681c:	240000a0 	.word	0x240000a0
 8006820:	24000000 	.word	0x24000000

08006824 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006824:	b480      	push	{r7}
 8006826:	b089      	sub	sp, #36	@ 0x24
 8006828:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800682a:	4bb3      	ldr	r3, [pc, #716]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006832:	2b18      	cmp	r3, #24
 8006834:	f200 8155 	bhi.w	8006ae2 <HAL_RCC_GetSysClockFreq+0x2be>
 8006838:	a201      	add	r2, pc, #4	@ (adr r2, 8006840 <HAL_RCC_GetSysClockFreq+0x1c>)
 800683a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800683e:	bf00      	nop
 8006840:	080068a5 	.word	0x080068a5
 8006844:	08006ae3 	.word	0x08006ae3
 8006848:	08006ae3 	.word	0x08006ae3
 800684c:	08006ae3 	.word	0x08006ae3
 8006850:	08006ae3 	.word	0x08006ae3
 8006854:	08006ae3 	.word	0x08006ae3
 8006858:	08006ae3 	.word	0x08006ae3
 800685c:	08006ae3 	.word	0x08006ae3
 8006860:	080068cb 	.word	0x080068cb
 8006864:	08006ae3 	.word	0x08006ae3
 8006868:	08006ae3 	.word	0x08006ae3
 800686c:	08006ae3 	.word	0x08006ae3
 8006870:	08006ae3 	.word	0x08006ae3
 8006874:	08006ae3 	.word	0x08006ae3
 8006878:	08006ae3 	.word	0x08006ae3
 800687c:	08006ae3 	.word	0x08006ae3
 8006880:	080068d1 	.word	0x080068d1
 8006884:	08006ae3 	.word	0x08006ae3
 8006888:	08006ae3 	.word	0x08006ae3
 800688c:	08006ae3 	.word	0x08006ae3
 8006890:	08006ae3 	.word	0x08006ae3
 8006894:	08006ae3 	.word	0x08006ae3
 8006898:	08006ae3 	.word	0x08006ae3
 800689c:	08006ae3 	.word	0x08006ae3
 80068a0:	080068d7 	.word	0x080068d7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068a4:	4b94      	ldr	r3, [pc, #592]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d009      	beq.n	80068c4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068b0:	4b91      	ldr	r3, [pc, #580]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	08db      	lsrs	r3, r3, #3
 80068b6:	f003 0303 	and.w	r3, r3, #3
 80068ba:	4a90      	ldr	r2, [pc, #576]	@ (8006afc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80068bc:	fa22 f303 	lsr.w	r3, r2, r3
 80068c0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80068c2:	e111      	b.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80068c4:	4b8d      	ldr	r3, [pc, #564]	@ (8006afc <HAL_RCC_GetSysClockFreq+0x2d8>)
 80068c6:	61bb      	str	r3, [r7, #24]
      break;
 80068c8:	e10e      	b.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80068ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80068cc:	61bb      	str	r3, [r7, #24]
      break;
 80068ce:	e10b      	b.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80068d0:	4b8c      	ldr	r3, [pc, #560]	@ (8006b04 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80068d2:	61bb      	str	r3, [r7, #24]
      break;
 80068d4:	e108      	b.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80068d6:	4b88      	ldr	r3, [pc, #544]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068da:	f003 0303 	and.w	r3, r3, #3
 80068de:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80068e0:	4b85      	ldr	r3, [pc, #532]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	091b      	lsrs	r3, r3, #4
 80068e6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80068ea:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80068ec:	4b82      	ldr	r3, [pc, #520]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f0:	f003 0301 	and.w	r3, r3, #1
 80068f4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80068f6:	4b80      	ldr	r3, [pc, #512]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80068f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068fa:	08db      	lsrs	r3, r3, #3
 80068fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	fb02 f303 	mul.w	r3, r2, r3
 8006906:	ee07 3a90 	vmov	s15, r3
 800690a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800690e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	f000 80e1 	beq.w	8006adc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	2b02      	cmp	r3, #2
 800691e:	f000 8083 	beq.w	8006a28 <HAL_RCC_GetSysClockFreq+0x204>
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	2b02      	cmp	r3, #2
 8006926:	f200 80a1 	bhi.w	8006a6c <HAL_RCC_GetSysClockFreq+0x248>
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d003      	beq.n	8006938 <HAL_RCC_GetSysClockFreq+0x114>
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	2b01      	cmp	r3, #1
 8006934:	d056      	beq.n	80069e4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006936:	e099      	b.n	8006a6c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006938:	4b6f      	ldr	r3, [pc, #444]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0320 	and.w	r3, r3, #32
 8006940:	2b00      	cmp	r3, #0
 8006942:	d02d      	beq.n	80069a0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006944:	4b6c      	ldr	r3, [pc, #432]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	08db      	lsrs	r3, r3, #3
 800694a:	f003 0303 	and.w	r3, r3, #3
 800694e:	4a6b      	ldr	r2, [pc, #428]	@ (8006afc <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006950:	fa22 f303 	lsr.w	r3, r2, r3
 8006954:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	ee07 3a90 	vmov	s15, r3
 800695c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006960:	693b      	ldr	r3, [r7, #16]
 8006962:	ee07 3a90 	vmov	s15, r3
 8006966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800696a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800696e:	4b62      	ldr	r3, [pc, #392]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006972:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006976:	ee07 3a90 	vmov	s15, r3
 800697a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800697e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006982:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8006b08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006986:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800698a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800698e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006992:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006996:	ee67 7a27 	vmul.f32	s15, s14, s15
 800699a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800699e:	e087      	b.n	8006ab0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	ee07 3a90 	vmov	s15, r3
 80069a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069aa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8006b0c <HAL_RCC_GetSysClockFreq+0x2e8>
 80069ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069b2:	4b51      	ldr	r3, [pc, #324]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069ba:	ee07 3a90 	vmov	s15, r3
 80069be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80069c6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8006b08 <HAL_RCC_GetSysClockFreq+0x2e4>
 80069ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069de:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80069e2:	e065      	b.n	8006ab0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	ee07 3a90 	vmov	s15, r3
 80069ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069ee:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8006b10 <HAL_RCC_GetSysClockFreq+0x2ec>
 80069f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069f6:	4b40      	ldr	r3, [pc, #256]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80069f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80069fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069fe:	ee07 3a90 	vmov	s15, r3
 8006a02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a06:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a0a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8006b08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a22:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006a26:	e043      	b.n	8006ab0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	ee07 3a90 	vmov	s15, r3
 8006a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a32:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8006b14 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006a36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a42:	ee07 3a90 	vmov	s15, r3
 8006a46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a4a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a4e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8006b08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a66:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006a6a:	e021      	b.n	8006ab0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	ee07 3a90 	vmov	s15, r3
 8006a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a76:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006b10 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006a7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a86:	ee07 3a90 	vmov	s15, r3
 8006a8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a8e:	ed97 6a02 	vldr	s12, [r7, #8]
 8006a92:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8006b08 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006a96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006aa2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aaa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006aae:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006ab0:	4b11      	ldr	r3, [pc, #68]	@ (8006af8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ab4:	0a5b      	lsrs	r3, r3, #9
 8006ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006aba:	3301      	adds	r3, #1
 8006abc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	ee07 3a90 	vmov	s15, r3
 8006ac4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006ac8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006acc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ad0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ad4:	ee17 3a90 	vmov	r3, s15
 8006ad8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8006ada:	e005      	b.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	61bb      	str	r3, [r7, #24]
      break;
 8006ae0:	e002      	b.n	8006ae8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8006ae2:	4b07      	ldr	r3, [pc, #28]	@ (8006b00 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006ae4:	61bb      	str	r3, [r7, #24]
      break;
 8006ae6:	bf00      	nop
  }

  return sysclockfreq;
 8006ae8:	69bb      	ldr	r3, [r7, #24]
}
 8006aea:	4618      	mov	r0, r3
 8006aec:	3724      	adds	r7, #36	@ 0x24
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	58024400 	.word	0x58024400
 8006afc:	03d09000 	.word	0x03d09000
 8006b00:	003d0900 	.word	0x003d0900
 8006b04:	017d7840 	.word	0x017d7840
 8006b08:	46000000 	.word	0x46000000
 8006b0c:	4c742400 	.word	0x4c742400
 8006b10:	4a742400 	.word	0x4a742400
 8006b14:	4bbebc20 	.word	0x4bbebc20

08006b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b082      	sub	sp, #8
 8006b1c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8006b1e:	f7ff fe81 	bl	8006824 <HAL_RCC_GetSysClockFreq>
 8006b22:	4602      	mov	r2, r0
 8006b24:	4b10      	ldr	r3, [pc, #64]	@ (8006b68 <HAL_RCC_GetHCLKFreq+0x50>)
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	0a1b      	lsrs	r3, r3, #8
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	490f      	ldr	r1, [pc, #60]	@ (8006b6c <HAL_RCC_GetHCLKFreq+0x54>)
 8006b30:	5ccb      	ldrb	r3, [r1, r3]
 8006b32:	f003 031f 	and.w	r3, r3, #31
 8006b36:	fa22 f303 	lsr.w	r3, r2, r3
 8006b3a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006b3c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b68 <HAL_RCC_GetHCLKFreq+0x50>)
 8006b3e:	699b      	ldr	r3, [r3, #24]
 8006b40:	f003 030f 	and.w	r3, r3, #15
 8006b44:	4a09      	ldr	r2, [pc, #36]	@ (8006b6c <HAL_RCC_GetHCLKFreq+0x54>)
 8006b46:	5cd3      	ldrb	r3, [r2, r3]
 8006b48:	f003 031f 	and.w	r3, r3, #31
 8006b4c:	687a      	ldr	r2, [r7, #4]
 8006b4e:	fa22 f303 	lsr.w	r3, r2, r3
 8006b52:	4a07      	ldr	r2, [pc, #28]	@ (8006b70 <HAL_RCC_GetHCLKFreq+0x58>)
 8006b54:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006b56:	4a07      	ldr	r2, [pc, #28]	@ (8006b74 <HAL_RCC_GetHCLKFreq+0x5c>)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8006b5c:	4b04      	ldr	r3, [pc, #16]	@ (8006b70 <HAL_RCC_GetHCLKFreq+0x58>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
}
 8006b60:	4618      	mov	r0, r3
 8006b62:	3708      	adds	r7, #8
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}
 8006b68:	58024400 	.word	0x58024400
 8006b6c:	08011fac 	.word	0x08011fac
 8006b70:	240000a4 	.word	0x240000a4
 8006b74:	240000a0 	.word	0x240000a0

08006b78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006b7c:	f7ff ffcc 	bl	8006b18 <HAL_RCC_GetHCLKFreq>
 8006b80:	4602      	mov	r2, r0
 8006b82:	4b06      	ldr	r3, [pc, #24]	@ (8006b9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b84:	69db      	ldr	r3, [r3, #28]
 8006b86:	091b      	lsrs	r3, r3, #4
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	4904      	ldr	r1, [pc, #16]	@ (8006ba0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006b8e:	5ccb      	ldrb	r3, [r1, r3]
 8006b90:	f003 031f 	and.w	r3, r3, #31
 8006b94:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8006b98:	4618      	mov	r0, r3
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	58024400 	.word	0x58024400
 8006ba0:	08011fac 	.word	0x08011fac

08006ba4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8006ba8:	f7ff ffb6 	bl	8006b18 <HAL_RCC_GetHCLKFreq>
 8006bac:	4602      	mov	r2, r0
 8006bae:	4b06      	ldr	r3, [pc, #24]	@ (8006bc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006bb0:	69db      	ldr	r3, [r3, #28]
 8006bb2:	0a1b      	lsrs	r3, r3, #8
 8006bb4:	f003 0307 	and.w	r3, r3, #7
 8006bb8:	4904      	ldr	r1, [pc, #16]	@ (8006bcc <HAL_RCC_GetPCLK2Freq+0x28>)
 8006bba:	5ccb      	ldrb	r3, [r1, r3]
 8006bbc:	f003 031f 	and.w	r3, r3, #31
 8006bc0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	58024400 	.word	0x58024400
 8006bcc:	08011fac 	.word	0x08011fac

08006bd0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006bd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bd4:	b0ca      	sub	sp, #296	@ 0x128
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006bdc:	2300      	movs	r3, #0
 8006bde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006be2:	2300      	movs	r3, #0
 8006be4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bf0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006bf4:	2500      	movs	r5, #0
 8006bf6:	ea54 0305 	orrs.w	r3, r4, r5
 8006bfa:	d049      	beq.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c02:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006c06:	d02f      	beq.n	8006c68 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8006c08:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006c0c:	d828      	bhi.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006c0e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c12:	d01a      	beq.n	8006c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006c14:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006c18:	d822      	bhi.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d003      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006c1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c22:	d007      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006c24:	e01c      	b.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c26:	4bb8      	ldr	r3, [pc, #736]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c2a:	4ab7      	ldr	r2, [pc, #732]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006c32:	e01a      	b.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c38:	3308      	adds	r3, #8
 8006c3a:	2102      	movs	r1, #2
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f002 fb61 	bl	8009304 <RCCEx_PLL2_Config>
 8006c42:	4603      	mov	r3, r0
 8006c44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006c48:	e00f      	b.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c4e:	3328      	adds	r3, #40	@ 0x28
 8006c50:	2102      	movs	r1, #2
 8006c52:	4618      	mov	r0, r3
 8006c54:	f002 fc08 	bl	8009468 <RCCEx_PLL3_Config>
 8006c58:	4603      	mov	r3, r0
 8006c5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8006c5e:	e004      	b.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c66:	e000      	b.n	8006c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8006c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d10a      	bne.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8006c72:	4ba5      	ldr	r3, [pc, #660]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006c76:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006c80:	4aa1      	ldr	r2, [pc, #644]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006c82:	430b      	orrs	r3, r1
 8006c84:	6513      	str	r3, [r2, #80]	@ 0x50
 8006c86:	e003      	b.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006c8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c98:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006c9c:	f04f 0900 	mov.w	r9, #0
 8006ca0:	ea58 0309 	orrs.w	r3, r8, r9
 8006ca4:	d047      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8006ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006caa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006cac:	2b04      	cmp	r3, #4
 8006cae:	d82a      	bhi.n	8006d06 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006cb0:	a201      	add	r2, pc, #4	@ (adr r2, 8006cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb6:	bf00      	nop
 8006cb8:	08006ccd 	.word	0x08006ccd
 8006cbc:	08006cdb 	.word	0x08006cdb
 8006cc0:	08006cf1 	.word	0x08006cf1
 8006cc4:	08006d0f 	.word	0x08006d0f
 8006cc8:	08006d0f 	.word	0x08006d0f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ccc:	4b8e      	ldr	r3, [pc, #568]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006cce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd0:	4a8d      	ldr	r2, [pc, #564]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006cd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006cd6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cd8:	e01a      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cde:	3308      	adds	r3, #8
 8006ce0:	2100      	movs	r1, #0
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f002 fb0e 	bl	8009304 <RCCEx_PLL2_Config>
 8006ce8:	4603      	mov	r3, r0
 8006cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006cee:	e00f      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cf4:	3328      	adds	r3, #40	@ 0x28
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f002 fbb5 	bl	8009468 <RCCEx_PLL3_Config>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006d04:	e004      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d0c:	e000      	b.n	8006d10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006d0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d10a      	bne.n	8006d2e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006d18:	4b7b      	ldr	r3, [pc, #492]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d1c:	f023 0107 	bic.w	r1, r3, #7
 8006d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d26:	4a78      	ldr	r2, [pc, #480]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d28:	430b      	orrs	r3, r1
 8006d2a:	6513      	str	r3, [r2, #80]	@ 0x50
 8006d2c:	e003      	b.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8006d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8006d42:	f04f 0b00 	mov.w	fp, #0
 8006d46:	ea5a 030b 	orrs.w	r3, sl, fp
 8006d4a:	d04c      	beq.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8006d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006d52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d56:	d030      	beq.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8006d58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d5c:	d829      	bhi.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006d5e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d60:	d02d      	beq.n	8006dbe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8006d62:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d64:	d825      	bhi.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006d66:	2b80      	cmp	r3, #128	@ 0x80
 8006d68:	d018      	beq.n	8006d9c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8006d6a:	2b80      	cmp	r3, #128	@ 0x80
 8006d6c:	d821      	bhi.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d002      	beq.n	8006d78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8006d72:	2b40      	cmp	r3, #64	@ 0x40
 8006d74:	d007      	beq.n	8006d86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8006d76:	e01c      	b.n	8006db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006d78:	4b63      	ldr	r3, [pc, #396]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d7c:	4a62      	ldr	r2, [pc, #392]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006d7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006d84:	e01c      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d8a:	3308      	adds	r3, #8
 8006d8c:	2100      	movs	r1, #0
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f002 fab8 	bl	8009304 <RCCEx_PLL2_Config>
 8006d94:	4603      	mov	r3, r0
 8006d96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006d9a:	e011      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006da0:	3328      	adds	r3, #40	@ 0x28
 8006da2:	2100      	movs	r1, #0
 8006da4:	4618      	mov	r0, r3
 8006da6:	f002 fb5f 	bl	8009468 <RCCEx_PLL3_Config>
 8006daa:	4603      	mov	r3, r0
 8006dac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006db0:	e006      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006db8:	e002      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006dba:	bf00      	nop
 8006dbc:	e000      	b.n	8006dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006dbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d10a      	bne.n	8006dde <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8006dc8:	4b4f      	ldr	r3, [pc, #316]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006dcc:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006dd6:	4a4c      	ldr	r2, [pc, #304]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006dd8:	430b      	orrs	r3, r1
 8006dda:	6513      	str	r3, [r2, #80]	@ 0x50
 8006ddc:	e003      	b.n	8006de6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006de2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8006de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dee:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006df2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8006df6:	2300      	movs	r3, #0
 8006df8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006dfc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006e00:	460b      	mov	r3, r1
 8006e02:	4313      	orrs	r3, r2
 8006e04:	d053      	beq.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8006e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006e0e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e12:	d035      	beq.n	8006e80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006e14:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006e18:	d82e      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006e1a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e1e:	d031      	beq.n	8006e84 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8006e20:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006e24:	d828      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006e26:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e2a:	d01a      	beq.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8006e2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e30:	d822      	bhi.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d003      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8006e36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e3a:	d007      	beq.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8006e3c:	e01c      	b.n	8006e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e3e:	4b32      	ldr	r3, [pc, #200]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e42:	4a31      	ldr	r2, [pc, #196]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e4a:	e01c      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e50:	3308      	adds	r3, #8
 8006e52:	2100      	movs	r1, #0
 8006e54:	4618      	mov	r0, r3
 8006e56:	f002 fa55 	bl	8009304 <RCCEx_PLL2_Config>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006e60:	e011      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e66:	3328      	adds	r3, #40	@ 0x28
 8006e68:	2100      	movs	r1, #0
 8006e6a:	4618      	mov	r0, r3
 8006e6c:	f002 fafc 	bl	8009468 <RCCEx_PLL3_Config>
 8006e70:	4603      	mov	r3, r0
 8006e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006e76:	e006      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006e78:	2301      	movs	r3, #1
 8006e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e7e:	e002      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006e80:	bf00      	nop
 8006e82:	e000      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10b      	bne.n	8006ea6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e92:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8006e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006e9e:	4a1a      	ldr	r2, [pc, #104]	@ (8006f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006ea0:	430b      	orrs	r3, r1
 8006ea2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006ea4:	e003      	b.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006eaa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8006eba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006ec4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8006ec8:	460b      	mov	r3, r1
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	d056      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ed2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006ed6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006eda:	d038      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006edc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006ee0:	d831      	bhi.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006ee2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006ee6:	d034      	beq.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8006ee8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006eec:	d82b      	bhi.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006eee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ef2:	d01d      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006ef4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006ef8:	d825      	bhi.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d006      	beq.n	8006f0c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006efe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f02:	d00a      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006f04:	e01f      	b.n	8006f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006f06:	bf00      	nop
 8006f08:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f0c:	4ba2      	ldr	r3, [pc, #648]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f10:	4aa1      	ldr	r2, [pc, #644]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f16:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f18:	e01c      	b.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f1e:	3308      	adds	r3, #8
 8006f20:	2100      	movs	r1, #0
 8006f22:	4618      	mov	r0, r3
 8006f24:	f002 f9ee 	bl	8009304 <RCCEx_PLL2_Config>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8006f2e:	e011      	b.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f34:	3328      	adds	r3, #40	@ 0x28
 8006f36:	2100      	movs	r1, #0
 8006f38:	4618      	mov	r0, r3
 8006f3a:	f002 fa95 	bl	8009468 <RCCEx_PLL3_Config>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006f44:	e006      	b.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8006f46:	2301      	movs	r3, #1
 8006f48:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f4c:	e002      	b.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006f4e:	bf00      	nop
 8006f50:	e000      	b.n	8006f54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8006f52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f54:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d10b      	bne.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8006f5c:	4b8e      	ldr	r3, [pc, #568]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f60:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8006f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f68:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006f6c:	4a8a      	ldr	r2, [pc, #552]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006f6e:	430b      	orrs	r3, r1
 8006f70:	6593      	str	r3, [r2, #88]	@ 0x58
 8006f72:	e003      	b.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f84:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006f88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006f92:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8006f96:	460b      	mov	r3, r1
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	d03a      	beq.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006fa2:	2b30      	cmp	r3, #48	@ 0x30
 8006fa4:	d01f      	beq.n	8006fe6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8006fa6:	2b30      	cmp	r3, #48	@ 0x30
 8006fa8:	d819      	bhi.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006faa:	2b20      	cmp	r3, #32
 8006fac:	d00c      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006fae:	2b20      	cmp	r3, #32
 8006fb0:	d815      	bhi.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d019      	beq.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8006fb6:	2b10      	cmp	r3, #16
 8006fb8:	d111      	bne.n	8006fde <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006fba:	4b77      	ldr	r3, [pc, #476]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fbe:	4a76      	ldr	r2, [pc, #472]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006fc6:	e011      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fcc:	3308      	adds	r3, #8
 8006fce:	2102      	movs	r1, #2
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f002 f997 	bl	8009304 <RCCEx_PLL2_Config>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006fdc:	e006      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006fde:	2301      	movs	r3, #1
 8006fe0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006fe4:	e002      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006fe6:	bf00      	nop
 8006fe8:	e000      	b.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8006fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006fec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d10a      	bne.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006ff4:	4b68      	ldr	r3, [pc, #416]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006ff6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ff8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007002:	4a65      	ldr	r2, [pc, #404]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007004:	430b      	orrs	r3, r1
 8007006:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007008:	e003      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800700a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800700e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007012:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800701e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007022:	2300      	movs	r3, #0
 8007024:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007028:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800702c:	460b      	mov	r3, r1
 800702e:	4313      	orrs	r3, r2
 8007030:	d051      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007038:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800703c:	d035      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800703e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007042:	d82e      	bhi.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007044:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007048:	d031      	beq.n	80070ae <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800704a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800704e:	d828      	bhi.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007054:	d01a      	beq.n	800708c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800705a:	d822      	bhi.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800705c:	2b00      	cmp	r3, #0
 800705e:	d003      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8007060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007064:	d007      	beq.n	8007076 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8007066:	e01c      	b.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007068:	4b4b      	ldr	r3, [pc, #300]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800706a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800706c:	4a4a      	ldr	r2, [pc, #296]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800706e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007072:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007074:	e01c      	b.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007076:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800707a:	3308      	adds	r3, #8
 800707c:	2100      	movs	r1, #0
 800707e:	4618      	mov	r0, r3
 8007080:	f002 f940 	bl	8009304 <RCCEx_PLL2_Config>
 8007084:	4603      	mov	r3, r0
 8007086:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800708a:	e011      	b.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800708c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007090:	3328      	adds	r3, #40	@ 0x28
 8007092:	2100      	movs	r1, #0
 8007094:	4618      	mov	r0, r3
 8007096:	f002 f9e7 	bl	8009468 <RCCEx_PLL3_Config>
 800709a:	4603      	mov	r3, r0
 800709c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80070a0:	e006      	b.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070a8:	e002      	b.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80070aa:	bf00      	nop
 80070ac:	e000      	b.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80070ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d10a      	bne.n	80070ce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80070b8:	4b37      	ldr	r3, [pc, #220]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070bc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80070c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80070c6:	4a34      	ldr	r2, [pc, #208]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80070c8:	430b      	orrs	r3, r1
 80070ca:	6513      	str	r3, [r2, #80]	@ 0x50
 80070cc:	e003      	b.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80070d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070de:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80070e2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80070e6:	2300      	movs	r3, #0
 80070e8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80070ec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80070f0:	460b      	mov	r3, r1
 80070f2:	4313      	orrs	r3, r2
 80070f4:	d056      	beq.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80070f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070fc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007100:	d033      	beq.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007102:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007106:	d82c      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007108:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800710c:	d02f      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800710e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007112:	d826      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007114:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007118:	d02b      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800711a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800711e:	d820      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007120:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007124:	d012      	beq.n	800714c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007126:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800712a:	d81a      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800712c:	2b00      	cmp	r3, #0
 800712e:	d022      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007134:	d115      	bne.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800713a:	3308      	adds	r3, #8
 800713c:	2101      	movs	r1, #1
 800713e:	4618      	mov	r0, r3
 8007140:	f002 f8e0 	bl	8009304 <RCCEx_PLL2_Config>
 8007144:	4603      	mov	r3, r0
 8007146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800714a:	e015      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800714c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007150:	3328      	adds	r3, #40	@ 0x28
 8007152:	2101      	movs	r1, #1
 8007154:	4618      	mov	r0, r3
 8007156:	f002 f987 	bl	8009468 <RCCEx_PLL3_Config>
 800715a:	4603      	mov	r3, r0
 800715c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8007160:	e00a      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007168:	e006      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800716a:	bf00      	nop
 800716c:	e004      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800716e:	bf00      	nop
 8007170:	e002      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007172:	bf00      	nop
 8007174:	e000      	b.n	8007178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8007176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007178:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800717c:	2b00      	cmp	r3, #0
 800717e:	d10d      	bne.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8007180:	4b05      	ldr	r3, [pc, #20]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007182:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007184:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007188:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800718e:	4a02      	ldr	r2, [pc, #8]	@ (8007198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007190:	430b      	orrs	r3, r1
 8007192:	6513      	str	r3, [r2, #80]	@ 0x50
 8007194:	e006      	b.n	80071a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8007196:	bf00      	nop
 8007198:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800719c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80071a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ac:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80071b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80071b4:	2300      	movs	r3, #0
 80071b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80071ba:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80071be:	460b      	mov	r3, r1
 80071c0:	4313      	orrs	r3, r2
 80071c2:	d055      	beq.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80071c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80071cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071d0:	d033      	beq.n	800723a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80071d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80071d6:	d82c      	bhi.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80071d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071dc:	d02f      	beq.n	800723e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80071de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071e2:	d826      	bhi.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80071e4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80071e8:	d02b      	beq.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80071ea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80071ee:	d820      	bhi.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80071f0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071f4:	d012      	beq.n	800721c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80071f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80071fa:	d81a      	bhi.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d022      	beq.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007200:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007204:	d115      	bne.n	8007232 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007206:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800720a:	3308      	adds	r3, #8
 800720c:	2101      	movs	r1, #1
 800720e:	4618      	mov	r0, r3
 8007210:	f002 f878 	bl	8009304 <RCCEx_PLL2_Config>
 8007214:	4603      	mov	r3, r0
 8007216:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800721a:	e015      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800721c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007220:	3328      	adds	r3, #40	@ 0x28
 8007222:	2101      	movs	r1, #1
 8007224:	4618      	mov	r0, r3
 8007226:	f002 f91f 	bl	8009468 <RCCEx_PLL3_Config>
 800722a:	4603      	mov	r3, r0
 800722c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007230:	e00a      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007238:	e006      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800723a:	bf00      	nop
 800723c:	e004      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800723e:	bf00      	nop
 8007240:	e002      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007242:	bf00      	nop
 8007244:	e000      	b.n	8007248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007248:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10b      	bne.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007250:	4ba3      	ldr	r3, [pc, #652]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007254:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007260:	4a9f      	ldr	r2, [pc, #636]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007262:	430b      	orrs	r3, r1
 8007264:	6593      	str	r3, [r2, #88]	@ 0x58
 8007266:	e003      	b.n	8007270 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007268:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800726c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007270:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007278:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800727c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007280:	2300      	movs	r3, #0
 8007282:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007286:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800728a:	460b      	mov	r3, r1
 800728c:	4313      	orrs	r3, r2
 800728e:	d037      	beq.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8007290:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007294:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007296:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800729a:	d00e      	beq.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800729c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80072a0:	d816      	bhi.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d018      	beq.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80072a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80072aa:	d111      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072ac:	4b8c      	ldr	r3, [pc, #560]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b0:	4a8b      	ldr	r2, [pc, #556]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80072b8:	e00f      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80072ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072be:	3308      	adds	r3, #8
 80072c0:	2101      	movs	r1, #1
 80072c2:	4618      	mov	r0, r3
 80072c4:	f002 f81e 	bl	8009304 <RCCEx_PLL2_Config>
 80072c8:	4603      	mov	r3, r0
 80072ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80072ce:	e004      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072d6:	e000      	b.n	80072da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80072d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80072da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d10a      	bne.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80072e2:	4b7f      	ldr	r3, [pc, #508]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80072ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072f0:	4a7b      	ldr	r2, [pc, #492]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80072f2:	430b      	orrs	r3, r1
 80072f4:	6513      	str	r3, [r2, #80]	@ 0x50
 80072f6:	e003      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007308:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800730c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007310:	2300      	movs	r3, #0
 8007312:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007316:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800731a:	460b      	mov	r3, r1
 800731c:	4313      	orrs	r3, r2
 800731e:	d039      	beq.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007320:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007324:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007326:	2b03      	cmp	r3, #3
 8007328:	d81c      	bhi.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800732a:	a201      	add	r2, pc, #4	@ (adr r2, 8007330 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800732c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007330:	0800736d 	.word	0x0800736d
 8007334:	08007341 	.word	0x08007341
 8007338:	0800734f 	.word	0x0800734f
 800733c:	0800736d 	.word	0x0800736d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007340:	4b67      	ldr	r3, [pc, #412]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007344:	4a66      	ldr	r2, [pc, #408]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007346:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800734a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800734c:	e00f      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800734e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007352:	3308      	adds	r3, #8
 8007354:	2102      	movs	r1, #2
 8007356:	4618      	mov	r0, r3
 8007358:	f001 ffd4 	bl	8009304 <RCCEx_PLL2_Config>
 800735c:	4603      	mov	r3, r0
 800735e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8007362:	e004      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800736a:	e000      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800736c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800736e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10a      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8007376:	4b5a      	ldr	r3, [pc, #360]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800737a:	f023 0103 	bic.w	r1, r3, #3
 800737e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007382:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007384:	4a56      	ldr	r2, [pc, #344]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007386:	430b      	orrs	r3, r1
 8007388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800738a:	e003      	b.n	8007394 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007390:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800739c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80073a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80073a4:	2300      	movs	r3, #0
 80073a6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80073aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80073ae:	460b      	mov	r3, r1
 80073b0:	4313      	orrs	r3, r2
 80073b2:	f000 809f 	beq.w	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80073b6:	4b4b      	ldr	r3, [pc, #300]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a4a      	ldr	r2, [pc, #296]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80073bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80073c2:	f7f9 fa01 	bl	80007c8 <HAL_GetTick>
 80073c6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80073ca:	e00b      	b.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073cc:	f7f9 f9fc 	bl	80007c8 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	2b64      	cmp	r3, #100	@ 0x64
 80073da:	d903      	bls.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073e2:	e005      	b.n	80073f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80073e4:	4b3f      	ldr	r3, [pc, #252]	@ (80074e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d0ed      	beq.n	80073cc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80073f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d179      	bne.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80073f8:	4b39      	ldr	r3, [pc, #228]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80073fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80073fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007400:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007404:	4053      	eors	r3, r2
 8007406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800740a:	2b00      	cmp	r3, #0
 800740c:	d015      	beq.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800740e:	4b34      	ldr	r3, [pc, #208]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007412:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007416:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800741a:	4b31      	ldr	r3, [pc, #196]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800741c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800741e:	4a30      	ldr	r2, [pc, #192]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007424:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007426:	4b2e      	ldr	r3, [pc, #184]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800742a:	4a2d      	ldr	r2, [pc, #180]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800742c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007430:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007432:	4a2b      	ldr	r2, [pc, #172]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007434:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007438:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800743a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800743e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007446:	d118      	bne.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007448:	f7f9 f9be 	bl	80007c8 <HAL_GetTick>
 800744c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007450:	e00d      	b.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007452:	f7f9 f9b9 	bl	80007c8 <HAL_GetTick>
 8007456:	4602      	mov	r2, r0
 8007458:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800745c:	1ad2      	subs	r2, r2, r3
 800745e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8007462:	429a      	cmp	r2, r3
 8007464:	d903      	bls.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8007466:	2303      	movs	r3, #3
 8007468:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800746c:	e005      	b.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800746e:	4b1c      	ldr	r3, [pc, #112]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007470:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007472:	f003 0302 	and.w	r3, r3, #2
 8007476:	2b00      	cmp	r3, #0
 8007478:	d0eb      	beq.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800747a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800747e:	2b00      	cmp	r3, #0
 8007480:	d129      	bne.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007486:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800748a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800748e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007492:	d10e      	bne.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8007494:	4b12      	ldr	r3, [pc, #72]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007496:	691b      	ldr	r3, [r3, #16]
 8007498:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800749c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80074a4:	091a      	lsrs	r2, r3, #4
 80074a6:	4b10      	ldr	r3, [pc, #64]	@ (80074e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80074a8:	4013      	ands	r3, r2
 80074aa:	4a0d      	ldr	r2, [pc, #52]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074ac:	430b      	orrs	r3, r1
 80074ae:	6113      	str	r3, [r2, #16]
 80074b0:	e005      	b.n	80074be <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80074b2:	4b0b      	ldr	r3, [pc, #44]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074b4:	691b      	ldr	r3, [r3, #16]
 80074b6:	4a0a      	ldr	r2, [pc, #40]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074b8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80074bc:	6113      	str	r3, [r2, #16]
 80074be:	4b08      	ldr	r3, [pc, #32]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074c0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80074c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80074ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80074ce:	4a04      	ldr	r2, [pc, #16]	@ (80074e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80074d0:	430b      	orrs	r3, r1
 80074d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80074d4:	e00e      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80074d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80074de:	e009      	b.n	80074f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80074e0:	58024400 	.word	0x58024400
 80074e4:	58024800 	.word	0x58024800
 80074e8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80074f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fc:	f002 0301 	and.w	r3, r2, #1
 8007500:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007504:	2300      	movs	r3, #0
 8007506:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800750a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800750e:	460b      	mov	r3, r1
 8007510:	4313      	orrs	r3, r2
 8007512:	f000 8089 	beq.w	8007628 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800751a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800751c:	2b28      	cmp	r3, #40	@ 0x28
 800751e:	d86b      	bhi.n	80075f8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007520:	a201      	add	r2, pc, #4	@ (adr r2, 8007528 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007526:	bf00      	nop
 8007528:	08007601 	.word	0x08007601
 800752c:	080075f9 	.word	0x080075f9
 8007530:	080075f9 	.word	0x080075f9
 8007534:	080075f9 	.word	0x080075f9
 8007538:	080075f9 	.word	0x080075f9
 800753c:	080075f9 	.word	0x080075f9
 8007540:	080075f9 	.word	0x080075f9
 8007544:	080075f9 	.word	0x080075f9
 8007548:	080075cd 	.word	0x080075cd
 800754c:	080075f9 	.word	0x080075f9
 8007550:	080075f9 	.word	0x080075f9
 8007554:	080075f9 	.word	0x080075f9
 8007558:	080075f9 	.word	0x080075f9
 800755c:	080075f9 	.word	0x080075f9
 8007560:	080075f9 	.word	0x080075f9
 8007564:	080075f9 	.word	0x080075f9
 8007568:	080075e3 	.word	0x080075e3
 800756c:	080075f9 	.word	0x080075f9
 8007570:	080075f9 	.word	0x080075f9
 8007574:	080075f9 	.word	0x080075f9
 8007578:	080075f9 	.word	0x080075f9
 800757c:	080075f9 	.word	0x080075f9
 8007580:	080075f9 	.word	0x080075f9
 8007584:	080075f9 	.word	0x080075f9
 8007588:	08007601 	.word	0x08007601
 800758c:	080075f9 	.word	0x080075f9
 8007590:	080075f9 	.word	0x080075f9
 8007594:	080075f9 	.word	0x080075f9
 8007598:	080075f9 	.word	0x080075f9
 800759c:	080075f9 	.word	0x080075f9
 80075a0:	080075f9 	.word	0x080075f9
 80075a4:	080075f9 	.word	0x080075f9
 80075a8:	08007601 	.word	0x08007601
 80075ac:	080075f9 	.word	0x080075f9
 80075b0:	080075f9 	.word	0x080075f9
 80075b4:	080075f9 	.word	0x080075f9
 80075b8:	080075f9 	.word	0x080075f9
 80075bc:	080075f9 	.word	0x080075f9
 80075c0:	080075f9 	.word	0x080075f9
 80075c4:	080075f9 	.word	0x080075f9
 80075c8:	08007601 	.word	0x08007601
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80075cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d0:	3308      	adds	r3, #8
 80075d2:	2101      	movs	r1, #1
 80075d4:	4618      	mov	r0, r3
 80075d6:	f001 fe95 	bl	8009304 <RCCEx_PLL2_Config>
 80075da:	4603      	mov	r3, r0
 80075dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80075e0:	e00f      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80075e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075e6:	3328      	adds	r3, #40	@ 0x28
 80075e8:	2101      	movs	r1, #1
 80075ea:	4618      	mov	r0, r3
 80075ec:	f001 ff3c 	bl	8009468 <RCCEx_PLL3_Config>
 80075f0:	4603      	mov	r3, r0
 80075f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80075f6:	e004      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075f8:	2301      	movs	r3, #1
 80075fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075fe:	e000      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10a      	bne.n	8007620 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800760a:	4bbf      	ldr	r3, [pc, #764]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800760c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800760e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007612:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007616:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007618:	4abb      	ldr	r2, [pc, #748]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800761a:	430b      	orrs	r3, r1
 800761c:	6553      	str	r3, [r2, #84]	@ 0x54
 800761e:	e003      	b.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007620:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007624:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800762c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007630:	f002 0302 	and.w	r3, r2, #2
 8007634:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007638:	2300      	movs	r3, #0
 800763a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800763e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007642:	460b      	mov	r3, r1
 8007644:	4313      	orrs	r3, r2
 8007646:	d041      	beq.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800764c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800764e:	2b05      	cmp	r3, #5
 8007650:	d824      	bhi.n	800769c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007652:	a201      	add	r2, pc, #4	@ (adr r2, 8007658 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007658:	080076a5 	.word	0x080076a5
 800765c:	08007671 	.word	0x08007671
 8007660:	08007687 	.word	0x08007687
 8007664:	080076a5 	.word	0x080076a5
 8007668:	080076a5 	.word	0x080076a5
 800766c:	080076a5 	.word	0x080076a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007674:	3308      	adds	r3, #8
 8007676:	2101      	movs	r1, #1
 8007678:	4618      	mov	r0, r3
 800767a:	f001 fe43 	bl	8009304 <RCCEx_PLL2_Config>
 800767e:	4603      	mov	r3, r0
 8007680:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007684:	e00f      	b.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800768a:	3328      	adds	r3, #40	@ 0x28
 800768c:	2101      	movs	r1, #1
 800768e:	4618      	mov	r0, r3
 8007690:	f001 feea 	bl	8009468 <RCCEx_PLL3_Config>
 8007694:	4603      	mov	r3, r0
 8007696:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800769a:	e004      	b.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076a2:	e000      	b.n	80076a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80076a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d10a      	bne.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80076ae:	4b96      	ldr	r3, [pc, #600]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80076b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076b2:	f023 0107 	bic.w	r1, r3, #7
 80076b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076ba:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80076bc:	4a92      	ldr	r2, [pc, #584]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80076be:	430b      	orrs	r3, r1
 80076c0:	6553      	str	r3, [r2, #84]	@ 0x54
 80076c2:	e003      	b.n	80076cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80076cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d4:	f002 0304 	and.w	r3, r2, #4
 80076d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80076dc:	2300      	movs	r3, #0
 80076de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80076e6:	460b      	mov	r3, r1
 80076e8:	4313      	orrs	r3, r2
 80076ea:	d044      	beq.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80076ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80076f4:	2b05      	cmp	r3, #5
 80076f6:	d825      	bhi.n	8007744 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80076f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007700 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80076fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076fe:	bf00      	nop
 8007700:	0800774d 	.word	0x0800774d
 8007704:	08007719 	.word	0x08007719
 8007708:	0800772f 	.word	0x0800772f
 800770c:	0800774d 	.word	0x0800774d
 8007710:	0800774d 	.word	0x0800774d
 8007714:	0800774d 	.word	0x0800774d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800771c:	3308      	adds	r3, #8
 800771e:	2101      	movs	r1, #1
 8007720:	4618      	mov	r0, r3
 8007722:	f001 fdef 	bl	8009304 <RCCEx_PLL2_Config>
 8007726:	4603      	mov	r3, r0
 8007728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800772c:	e00f      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800772e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007732:	3328      	adds	r3, #40	@ 0x28
 8007734:	2101      	movs	r1, #1
 8007736:	4618      	mov	r0, r3
 8007738:	f001 fe96 	bl	8009468 <RCCEx_PLL3_Config>
 800773c:	4603      	mov	r3, r0
 800773e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007742:	e004      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007744:	2301      	movs	r3, #1
 8007746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800774a:	e000      	b.n	800774e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800774c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800774e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10b      	bne.n	800776e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007756:	4b6c      	ldr	r3, [pc, #432]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007758:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800775a:	f023 0107 	bic.w	r1, r3, #7
 800775e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007762:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007766:	4a68      	ldr	r2, [pc, #416]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007768:	430b      	orrs	r3, r1
 800776a:	6593      	str	r3, [r2, #88]	@ 0x58
 800776c:	e003      	b.n	8007776 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800776e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007772:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800777a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800777e:	f002 0320 	and.w	r3, r2, #32
 8007782:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007786:	2300      	movs	r3, #0
 8007788:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800778c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007790:	460b      	mov	r3, r1
 8007792:	4313      	orrs	r3, r2
 8007794:	d055      	beq.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800779a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800779e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077a2:	d033      	beq.n	800780c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80077a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80077a8:	d82c      	bhi.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80077aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077ae:	d02f      	beq.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80077b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077b4:	d826      	bhi.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80077b6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80077ba:	d02b      	beq.n	8007814 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80077bc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80077c0:	d820      	bhi.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80077c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077c6:	d012      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80077c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077cc:	d81a      	bhi.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d022      	beq.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80077d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077d6:	d115      	bne.n	8007804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80077d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077dc:	3308      	adds	r3, #8
 80077de:	2100      	movs	r1, #0
 80077e0:	4618      	mov	r0, r3
 80077e2:	f001 fd8f 	bl	8009304 <RCCEx_PLL2_Config>
 80077e6:	4603      	mov	r3, r0
 80077e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80077ec:	e015      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80077ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077f2:	3328      	adds	r3, #40	@ 0x28
 80077f4:	2102      	movs	r1, #2
 80077f6:	4618      	mov	r0, r3
 80077f8:	f001 fe36 	bl	8009468 <RCCEx_PLL3_Config>
 80077fc:	4603      	mov	r3, r0
 80077fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007802:	e00a      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800780a:	e006      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800780c:	bf00      	nop
 800780e:	e004      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007810:	bf00      	nop
 8007812:	e002      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007814:	bf00      	nop
 8007816:	e000      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800781a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10b      	bne.n	800783a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007822:	4b39      	ldr	r3, [pc, #228]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007824:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007826:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800782a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800782e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007832:	4a35      	ldr	r2, [pc, #212]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007834:	430b      	orrs	r3, r1
 8007836:	6553      	str	r3, [r2, #84]	@ 0x54
 8007838:	e003      	b.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800783a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800783e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007842:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800784e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007852:	2300      	movs	r3, #0
 8007854:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007858:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800785c:	460b      	mov	r3, r1
 800785e:	4313      	orrs	r3, r2
 8007860:	d058      	beq.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007866:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800786a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800786e:	d033      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007870:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007874:	d82c      	bhi.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007876:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800787a:	d02f      	beq.n	80078dc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800787c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007880:	d826      	bhi.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007882:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007886:	d02b      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007888:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800788c:	d820      	bhi.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800788e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007892:	d012      	beq.n	80078ba <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007894:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007898:	d81a      	bhi.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800789a:	2b00      	cmp	r3, #0
 800789c:	d022      	beq.n	80078e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800789e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078a2:	d115      	bne.n	80078d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80078a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078a8:	3308      	adds	r3, #8
 80078aa:	2100      	movs	r1, #0
 80078ac:	4618      	mov	r0, r3
 80078ae:	f001 fd29 	bl	8009304 <RCCEx_PLL2_Config>
 80078b2:	4603      	mov	r3, r0
 80078b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80078b8:	e015      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80078ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078be:	3328      	adds	r3, #40	@ 0x28
 80078c0:	2102      	movs	r1, #2
 80078c2:	4618      	mov	r0, r3
 80078c4:	f001 fdd0 	bl	8009468 <RCCEx_PLL3_Config>
 80078c8:	4603      	mov	r3, r0
 80078ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80078ce:	e00a      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80078d0:	2301      	movs	r3, #1
 80078d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078d6:	e006      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80078d8:	bf00      	nop
 80078da:	e004      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80078dc:	bf00      	nop
 80078de:	e002      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80078e0:	bf00      	nop
 80078e2:	e000      	b.n	80078e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80078e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d10e      	bne.n	800790c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80078ee:	4b06      	ldr	r3, [pc, #24]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80078f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078f2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80078f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80078fe:	4a02      	ldr	r2, [pc, #8]	@ (8007908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007900:	430b      	orrs	r3, r1
 8007902:	6593      	str	r3, [r2, #88]	@ 0x58
 8007904:	e006      	b.n	8007914 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007906:	bf00      	nop
 8007908:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800790c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007910:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007914:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007920:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007924:	2300      	movs	r3, #0
 8007926:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800792a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800792e:	460b      	mov	r3, r1
 8007930:	4313      	orrs	r3, r2
 8007932:	d055      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007934:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007938:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800793c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007940:	d033      	beq.n	80079aa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007942:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007946:	d82c      	bhi.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007948:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800794c:	d02f      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800794e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007952:	d826      	bhi.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007954:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007958:	d02b      	beq.n	80079b2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800795a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800795e:	d820      	bhi.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007960:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007964:	d012      	beq.n	800798c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007966:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800796a:	d81a      	bhi.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800796c:	2b00      	cmp	r3, #0
 800796e:	d022      	beq.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007970:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007974:	d115      	bne.n	80079a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797a:	3308      	adds	r3, #8
 800797c:	2100      	movs	r1, #0
 800797e:	4618      	mov	r0, r3
 8007980:	f001 fcc0 	bl	8009304 <RCCEx_PLL2_Config>
 8007984:	4603      	mov	r3, r0
 8007986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800798a:	e015      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800798c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007990:	3328      	adds	r3, #40	@ 0x28
 8007992:	2102      	movs	r1, #2
 8007994:	4618      	mov	r0, r3
 8007996:	f001 fd67 	bl	8009468 <RCCEx_PLL3_Config>
 800799a:	4603      	mov	r3, r0
 800799c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80079a0:	e00a      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079a2:	2301      	movs	r3, #1
 80079a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80079a8:	e006      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80079aa:	bf00      	nop
 80079ac:	e004      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80079ae:	bf00      	nop
 80079b0:	e002      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80079b2:	bf00      	nop
 80079b4:	e000      	b.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80079b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80079b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10b      	bne.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80079c0:	4ba1      	ldr	r3, [pc, #644]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079c4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80079c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80079d0:	4a9d      	ldr	r2, [pc, #628]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80079d2:	430b      	orrs	r3, r1
 80079d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80079d6:	e003      	b.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079dc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80079e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e8:	f002 0308 	and.w	r3, r2, #8
 80079ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80079f0:	2300      	movs	r3, #0
 80079f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079f6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80079fa:	460b      	mov	r3, r1
 80079fc:	4313      	orrs	r3, r2
 80079fe:	d01e      	beq.n	8007a3e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a0c:	d10c      	bne.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a12:	3328      	adds	r3, #40	@ 0x28
 8007a14:	2102      	movs	r1, #2
 8007a16:	4618      	mov	r0, r3
 8007a18:	f001 fd26 	bl	8009468 <RCCEx_PLL3_Config>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d002      	beq.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007a28:	4b87      	ldr	r3, [pc, #540]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a2c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a38:	4a83      	ldr	r2, [pc, #524]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a3a:	430b      	orrs	r3, r1
 8007a3c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a46:	f002 0310 	and.w	r3, r2, #16
 8007a4a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007a4e:	2300      	movs	r3, #0
 8007a50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007a54:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007a58:	460b      	mov	r3, r1
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	d01e      	beq.n	8007a9c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a66:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a6a:	d10c      	bne.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a70:	3328      	adds	r3, #40	@ 0x28
 8007a72:	2102      	movs	r1, #2
 8007a74:	4618      	mov	r0, r3
 8007a76:	f001 fcf7 	bl	8009468 <RCCEx_PLL3_Config>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d002      	beq.n	8007a86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007a86:	4b70      	ldr	r3, [pc, #448]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a8a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007a96:	4a6c      	ldr	r2, [pc, #432]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007a98:	430b      	orrs	r3, r1
 8007a9a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007aa8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007aac:	2300      	movs	r3, #0
 8007aae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ab2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	d03e      	beq.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ac0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007ac4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ac8:	d022      	beq.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8007aca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ace:	d81b      	bhi.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d003      	beq.n	8007adc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8007ad4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ad8:	d00b      	beq.n	8007af2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8007ada:	e015      	b.n	8007b08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ae0:	3308      	adds	r3, #8
 8007ae2:	2100      	movs	r1, #0
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f001 fc0d 	bl	8009304 <RCCEx_PLL2_Config>
 8007aea:	4603      	mov	r3, r0
 8007aec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007af0:	e00f      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007af6:	3328      	adds	r3, #40	@ 0x28
 8007af8:	2102      	movs	r1, #2
 8007afa:	4618      	mov	r0, r3
 8007afc:	f001 fcb4 	bl	8009468 <RCCEx_PLL3_Config>
 8007b00:	4603      	mov	r3, r0
 8007b02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8007b06:	e004      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b0e:	e000      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8007b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d10b      	bne.n	8007b32 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007b1e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007b2a:	4a47      	ldr	r2, [pc, #284]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b2c:	430b      	orrs	r3, r1
 8007b2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8007b30:	e003      	b.n	8007b3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b36:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b42:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8007b46:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b48:	2300      	movs	r3, #0
 8007b4a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007b50:	460b      	mov	r3, r1
 8007b52:	4313      	orrs	r3, r2
 8007b54:	d03b      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8007b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b62:	d01f      	beq.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8007b64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b68:	d818      	bhi.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8007b6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b6e:	d003      	beq.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8007b70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b74:	d007      	beq.n	8007b86 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8007b76:	e011      	b.n	8007b9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007b78:	4b33      	ldr	r3, [pc, #204]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b7c:	4a32      	ldr	r2, [pc, #200]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007b7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007b82:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007b84:	e00f      	b.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b8a:	3328      	adds	r3, #40	@ 0x28
 8007b8c:	2101      	movs	r1, #1
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f001 fc6a 	bl	8009468 <RCCEx_PLL3_Config>
 8007b94:	4603      	mov	r3, r0
 8007b96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8007b9a:	e004      	b.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ba2:	e000      	b.n	8007ba6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d10b      	bne.n	8007bc6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007bae:	4b26      	ldr	r3, [pc, #152]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007bb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bb2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bbe:	4a22      	ldr	r2, [pc, #136]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007bc0:	430b      	orrs	r3, r1
 8007bc2:	6553      	str	r3, [r2, #84]	@ 0x54
 8007bc4:	e003      	b.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007bda:	673b      	str	r3, [r7, #112]	@ 0x70
 8007bdc:	2300      	movs	r3, #0
 8007bde:	677b      	str	r3, [r7, #116]	@ 0x74
 8007be0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007be4:	460b      	mov	r3, r1
 8007be6:	4313      	orrs	r3, r2
 8007be8:	d034      	beq.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8007bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d003      	beq.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007bf4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007bf8:	d007      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8007bfa:	e011      	b.n	8007c20 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007bfc:	4b12      	ldr	r3, [pc, #72]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007bfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c00:	4a11      	ldr	r2, [pc, #68]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007c08:	e00e      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c0e:	3308      	adds	r3, #8
 8007c10:	2102      	movs	r1, #2
 8007c12:	4618      	mov	r0, r3
 8007c14:	f001 fb76 	bl	8009304 <RCCEx_PLL2_Config>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8007c1e:	e003      	b.n	8007c28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8007c20:	2301      	movs	r3, #1
 8007c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d10d      	bne.n	8007c4c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8007c30:	4b05      	ldr	r3, [pc, #20]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c34:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c3e:	4a02      	ldr	r2, [pc, #8]	@ (8007c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007c40:	430b      	orrs	r3, r1
 8007c42:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c44:	e006      	b.n	8007c54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8007c46:	bf00      	nop
 8007c48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c5c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8007c60:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007c62:	2300      	movs	r3, #0
 8007c64:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007c66:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007c6a:	460b      	mov	r3, r1
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	d00c      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c74:	3328      	adds	r3, #40	@ 0x28
 8007c76:	2102      	movs	r1, #2
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 fbf5 	bl	8009468 <RCCEx_PLL3_Config>
 8007c7e:	4603      	mov	r3, r0
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8007c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c92:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007c96:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c98:	2300      	movs	r3, #0
 8007c9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8007c9c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	d038      	beq.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8007ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007cae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cb2:	d018      	beq.n	8007ce6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007cb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cb8:	d811      	bhi.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007cba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cbe:	d014      	beq.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007cc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007cc4:	d80b      	bhi.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d011      	beq.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8007cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007cce:	d106      	bne.n	8007cde <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007cd0:	4bc3      	ldr	r3, [pc, #780]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cd4:	4ac2      	ldr	r2, [pc, #776]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007cda:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007cdc:	e008      	b.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ce4:	e004      	b.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007ce6:	bf00      	nop
 8007ce8:	e002      	b.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007cea:	bf00      	nop
 8007cec:	e000      	b.n	8007cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007cee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d10b      	bne.n	8007d10 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007cf8:	4bb9      	ldr	r3, [pc, #740]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007cfc:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d08:	4ab5      	ldr	r2, [pc, #724]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d0a:	430b      	orrs	r3, r1
 8007d0c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d0e:	e003      	b.n	8007d18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d20:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007d24:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007d26:	2300      	movs	r3, #0
 8007d28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007d2e:	460b      	mov	r3, r1
 8007d30:	4313      	orrs	r3, r2
 8007d32:	d009      	beq.n	8007d48 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007d34:	4baa      	ldr	r3, [pc, #680]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d38:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007d42:	4aa7      	ldr	r2, [pc, #668]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d44:	430b      	orrs	r3, r1
 8007d46:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8007d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d50:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007d54:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d56:	2300      	movs	r3, #0
 8007d58:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8007d5e:	460b      	mov	r3, r1
 8007d60:	4313      	orrs	r3, r2
 8007d62:	d00a      	beq.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8007d64:	4b9e      	ldr	r3, [pc, #632]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8007d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007d74:	4a9a      	ldr	r2, [pc, #616]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d76:	430b      	orrs	r3, r1
 8007d78:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d82:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007d86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d88:	2300      	movs	r3, #0
 8007d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d8c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007d90:	460b      	mov	r3, r1
 8007d92:	4313      	orrs	r3, r2
 8007d94:	d009      	beq.n	8007daa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007d96:	4b92      	ldr	r3, [pc, #584]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d9a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007da2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007da4:	4a8e      	ldr	r2, [pc, #568]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007da6:	430b      	orrs	r3, r1
 8007da8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007db2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8007db6:	643b      	str	r3, [r7, #64]	@ 0x40
 8007db8:	2300      	movs	r3, #0
 8007dba:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dbc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007dc0:	460b      	mov	r3, r1
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	d00e      	beq.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007dc6:	4b86      	ldr	r3, [pc, #536]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dc8:	691b      	ldr	r3, [r3, #16]
 8007dca:	4a85      	ldr	r2, [pc, #532]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dcc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007dd0:	6113      	str	r3, [r2, #16]
 8007dd2:	4b83      	ldr	r3, [pc, #524]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007dd4:	6919      	ldr	r1, [r3, #16]
 8007dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007dde:	4a80      	ldr	r2, [pc, #512]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007de0:	430b      	orrs	r3, r1
 8007de2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dec:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007df0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007df2:	2300      	movs	r3, #0
 8007df4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007df6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	d009      	beq.n	8007e14 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007e00:	4b77      	ldr	r3, [pc, #476]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e04:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8007e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e0e:	4a74      	ldr	r2, [pc, #464]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e10:	430b      	orrs	r3, r1
 8007e12:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8007e20:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e22:	2300      	movs	r3, #0
 8007e24:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e26:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	d00a      	beq.n	8007e46 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007e30:	4b6b      	ldr	r3, [pc, #428]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e34:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e40:	4a67      	ldr	r2, [pc, #412]	@ (8007fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007e42:	430b      	orrs	r3, r1
 8007e44:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8007e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4e:	2100      	movs	r1, #0
 8007e50:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e58:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8007e5c:	460b      	mov	r3, r1
 8007e5e:	4313      	orrs	r3, r2
 8007e60:	d011      	beq.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e66:	3308      	adds	r3, #8
 8007e68:	2100      	movs	r1, #0
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f001 fa4a 	bl	8009304 <RCCEx_PLL2_Config>
 8007e70:	4603      	mov	r3, r0
 8007e72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d003      	beq.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8007e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8e:	2100      	movs	r1, #0
 8007e90:	6239      	str	r1, [r7, #32]
 8007e92:	f003 0302 	and.w	r3, r3, #2
 8007e96:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e98:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	d011      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	2101      	movs	r1, #1
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f001 fa2a 	bl	8009304 <RCCEx_PLL2_Config>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d003      	beq.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007ec2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8007ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ece:	2100      	movs	r1, #0
 8007ed0:	61b9      	str	r1, [r7, #24]
 8007ed2:	f003 0304 	and.w	r3, r3, #4
 8007ed6:	61fb      	str	r3, [r7, #28]
 8007ed8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007edc:	460b      	mov	r3, r1
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	d011      	beq.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ee6:	3308      	adds	r3, #8
 8007ee8:	2102      	movs	r1, #2
 8007eea:	4618      	mov	r0, r3
 8007eec:	f001 fa0a 	bl	8009304 <RCCEx_PLL2_Config>
 8007ef0:	4603      	mov	r3, r0
 8007ef2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d003      	beq.n	8007f06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007efe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8007f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0e:	2100      	movs	r1, #0
 8007f10:	6139      	str	r1, [r7, #16]
 8007f12:	f003 0308 	and.w	r3, r3, #8
 8007f16:	617b      	str	r3, [r7, #20]
 8007f18:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	d011      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f26:	3328      	adds	r3, #40	@ 0x28
 8007f28:	2100      	movs	r1, #0
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f001 fa9c 	bl	8009468 <RCCEx_PLL3_Config>
 8007f30:	4603      	mov	r3, r0
 8007f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8007f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d003      	beq.n	8007f46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8007f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	2100      	movs	r1, #0
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	f003 0310 	and.w	r3, r3, #16
 8007f56:	60fb      	str	r3, [r7, #12]
 8007f58:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007f5c:	460b      	mov	r3, r1
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	d011      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f66:	3328      	adds	r3, #40	@ 0x28
 8007f68:	2101      	movs	r1, #1
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	f001 fa7c 	bl	8009468 <RCCEx_PLL3_Config>
 8007f70:	4603      	mov	r3, r0
 8007f72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007f76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d003      	beq.n	8007f86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8007f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8e:	2100      	movs	r1, #0
 8007f90:	6039      	str	r1, [r7, #0]
 8007f92:	f003 0320 	and.w	r3, r3, #32
 8007f96:	607b      	str	r3, [r7, #4]
 8007f98:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007f9c:	460b      	mov	r3, r1
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	d011      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa6:	3328      	adds	r3, #40	@ 0x28
 8007fa8:	2102      	movs	r1, #2
 8007faa:	4618      	mov	r0, r3
 8007fac:	f001 fa5c 	bl	8009468 <RCCEx_PLL3_Config>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8007fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d003      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8007fc6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d101      	bne.n	8007fd2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	e000      	b.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fe0:	58024400 	.word	0x58024400

08007fe4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b090      	sub	sp, #64	@ 0x40
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ff2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8007ff6:	430b      	orrs	r3, r1
 8007ff8:	f040 8094 	bne.w	8008124 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8007ffc:	4b9e      	ldr	r3, [pc, #632]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8007ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008000:	f003 0307 	and.w	r3, r3, #7
 8008004:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008008:	2b04      	cmp	r3, #4
 800800a:	f200 8087 	bhi.w	800811c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800800e:	a201      	add	r2, pc, #4	@ (adr r2, 8008014 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008014:	08008029 	.word	0x08008029
 8008018:	08008051 	.word	0x08008051
 800801c:	08008079 	.word	0x08008079
 8008020:	08008115 	.word	0x08008115
 8008024:	080080a1 	.word	0x080080a1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008028:	4b93      	ldr	r3, [pc, #588]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008030:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008034:	d108      	bne.n	8008048 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008036:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800803a:	4618      	mov	r0, r3
 800803c:	f001 f810 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008044:	f000 bd45 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008048:	2300      	movs	r3, #0
 800804a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800804c:	f000 bd41 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008050:	4b89      	ldr	r3, [pc, #548]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008058:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800805c:	d108      	bne.n	8008070 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800805e:	f107 0318 	add.w	r3, r7, #24
 8008062:	4618      	mov	r0, r3
 8008064:	f000 fd54 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008068:	69bb      	ldr	r3, [r7, #24]
 800806a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800806c:	f000 bd31 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008070:	2300      	movs	r3, #0
 8008072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008074:	f000 bd2d 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008078:	4b7f      	ldr	r3, [pc, #508]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008080:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008084:	d108      	bne.n	8008098 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008086:	f107 030c 	add.w	r3, r7, #12
 800808a:	4618      	mov	r0, r3
 800808c:	f000 fe94 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008094:	f000 bd1d 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008098:	2300      	movs	r3, #0
 800809a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800809c:	f000 bd19 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80080a0:	4b75      	ldr	r3, [pc, #468]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80080a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080a4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80080a8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80080aa:	4b73      	ldr	r3, [pc, #460]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f003 0304 	and.w	r3, r3, #4
 80080b2:	2b04      	cmp	r3, #4
 80080b4:	d10c      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80080b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d109      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80080bc:	4b6e      	ldr	r3, [pc, #440]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	08db      	lsrs	r3, r3, #3
 80080c2:	f003 0303 	and.w	r3, r3, #3
 80080c6:	4a6d      	ldr	r2, [pc, #436]	@ (800827c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80080c8:	fa22 f303 	lsr.w	r3, r2, r3
 80080cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ce:	e01f      	b.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80080d0:	4b69      	ldr	r3, [pc, #420]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80080dc:	d106      	bne.n	80080ec <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 80080de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080e4:	d102      	bne.n	80080ec <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80080e6:	4b66      	ldr	r3, [pc, #408]	@ (8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80080e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80080ea:	e011      	b.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80080ec:	4b62      	ldr	r3, [pc, #392]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80080f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80080f8:	d106      	bne.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80080fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008100:	d102      	bne.n	8008108 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008102:	4b60      	ldr	r3, [pc, #384]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008104:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008106:	e003      	b.n	8008110 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008108:	2300      	movs	r3, #0
 800810a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800810c:	f000 bce1 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008110:	f000 bcdf 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008114:	4b5c      	ldr	r3, [pc, #368]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008118:	f000 bcdb 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800811c:	2300      	movs	r3, #0
 800811e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008120:	f000 bcd7 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008128:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800812c:	430b      	orrs	r3, r1
 800812e:	f040 80ad 	bne.w	800828c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008132:	4b51      	ldr	r3, [pc, #324]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008134:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008136:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800813a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008142:	d056      	beq.n	80081f2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008146:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800814a:	f200 8090 	bhi.w	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800814e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008150:	2bc0      	cmp	r3, #192	@ 0xc0
 8008152:	f000 8088 	beq.w	8008266 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008158:	2bc0      	cmp	r3, #192	@ 0xc0
 800815a:	f200 8088 	bhi.w	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800815e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008160:	2b80      	cmp	r3, #128	@ 0x80
 8008162:	d032      	beq.n	80081ca <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8008164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008166:	2b80      	cmp	r3, #128	@ 0x80
 8008168:	f200 8081 	bhi.w	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800816c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816e:	2b00      	cmp	r3, #0
 8008170:	d003      	beq.n	800817a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8008172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008174:	2b40      	cmp	r3, #64	@ 0x40
 8008176:	d014      	beq.n	80081a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8008178:	e079      	b.n	800826e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800817a:	4b3f      	ldr	r3, [pc, #252]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008182:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008186:	d108      	bne.n	800819a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008188:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800818c:	4618      	mov	r0, r3
 800818e:	f000 ff67 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008194:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008196:	f000 bc9c 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800819a:	2300      	movs	r3, #0
 800819c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800819e:	f000 bc98 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80081a2:	4b35      	ldr	r3, [pc, #212]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80081aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80081ae:	d108      	bne.n	80081c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80081b0:	f107 0318 	add.w	r3, r7, #24
 80081b4:	4618      	mov	r0, r3
 80081b6:	f000 fcab 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081be:	f000 bc88 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80081c2:	2300      	movs	r3, #0
 80081c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081c6:	f000 bc84 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80081ca:	4b2b      	ldr	r3, [pc, #172]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80081d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80081d6:	d108      	bne.n	80081ea <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80081d8:	f107 030c 	add.w	r3, r7, #12
 80081dc:	4618      	mov	r0, r3
 80081de:	f000 fdeb 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80081e6:	f000 bc74 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80081ea:	2300      	movs	r3, #0
 80081ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80081ee:	f000 bc70 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80081f2:	4b21      	ldr	r3, [pc, #132]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80081f6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80081fa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80081fc:	4b1e      	ldr	r3, [pc, #120]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0304 	and.w	r3, r3, #4
 8008204:	2b04      	cmp	r3, #4
 8008206:	d10c      	bne.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800820a:	2b00      	cmp	r3, #0
 800820c:	d109      	bne.n	8008222 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800820e:	4b1a      	ldr	r3, [pc, #104]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	08db      	lsrs	r3, r3, #3
 8008214:	f003 0303 	and.w	r3, r3, #3
 8008218:	4a18      	ldr	r2, [pc, #96]	@ (800827c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800821a:	fa22 f303 	lsr.w	r3, r2, r3
 800821e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008220:	e01f      	b.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008222:	4b15      	ldr	r3, [pc, #84]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800822a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800822e:	d106      	bne.n	800823e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008230:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008232:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008236:	d102      	bne.n	800823e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008238:	4b11      	ldr	r3, [pc, #68]	@ (8008280 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800823a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800823c:	e011      	b.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800823e:	4b0e      	ldr	r3, [pc, #56]	@ (8008278 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008246:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800824a:	d106      	bne.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800824c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800824e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008252:	d102      	bne.n	800825a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008254:	4b0b      	ldr	r3, [pc, #44]	@ (8008284 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008258:	e003      	b.n	8008262 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800825a:	2300      	movs	r3, #0
 800825c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800825e:	f000 bc38 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008262:	f000 bc36 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008266:	4b08      	ldr	r3, [pc, #32]	@ (8008288 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800826a:	f000 bc32 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800826e:	2300      	movs	r3, #0
 8008270:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008272:	f000 bc2e 	b.w	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008276:	bf00      	nop
 8008278:	58024400 	.word	0x58024400
 800827c:	03d09000 	.word	0x03d09000
 8008280:	003d0900 	.word	0x003d0900
 8008284:	017d7840 	.word	0x017d7840
 8008288:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800828c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008290:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008294:	430b      	orrs	r3, r1
 8008296:	f040 809c 	bne.w	80083d2 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800829a:	4b9e      	ldr	r3, [pc, #632]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800829c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800829e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80082a2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80082a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082a6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80082aa:	d054      	beq.n	8008356 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80082ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80082b2:	f200 808b 	bhi.w	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80082b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082b8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80082bc:	f000 8083 	beq.w	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 80082c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082c2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80082c6:	f200 8081 	bhi.w	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80082ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80082d0:	d02f      	beq.n	8008332 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 80082d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80082d8:	d878      	bhi.n	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80082da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d004      	beq.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80082e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80082e6:	d012      	beq.n	800830e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 80082e8:	e070      	b.n	80083cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80082ea:	4b8a      	ldr	r3, [pc, #552]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80082f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80082f6:	d107      	bne.n	8008308 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80082f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80082fc:	4618      	mov	r0, r3
 80082fe:	f000 feaf 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008302:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008304:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008306:	e3e4      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008308:	2300      	movs	r3, #0
 800830a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800830c:	e3e1      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800830e:	4b81      	ldr	r3, [pc, #516]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800831a:	d107      	bne.n	800832c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800831c:	f107 0318 	add.w	r3, r7, #24
 8008320:	4618      	mov	r0, r3
 8008322:	f000 fbf5 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800832a:	e3d2      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800832c:	2300      	movs	r3, #0
 800832e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008330:	e3cf      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008332:	4b78      	ldr	r3, [pc, #480]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800833a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800833e:	d107      	bne.n	8008350 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008340:	f107 030c 	add.w	r3, r7, #12
 8008344:	4618      	mov	r0, r3
 8008346:	f000 fd37 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800834e:	e3c0      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008350:	2300      	movs	r3, #0
 8008352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008354:	e3bd      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008356:	4b6f      	ldr	r3, [pc, #444]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800835a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800835e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008360:	4b6c      	ldr	r3, [pc, #432]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f003 0304 	and.w	r3, r3, #4
 8008368:	2b04      	cmp	r3, #4
 800836a:	d10c      	bne.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800836c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800836e:	2b00      	cmp	r3, #0
 8008370:	d109      	bne.n	8008386 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008372:	4b68      	ldr	r3, [pc, #416]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	08db      	lsrs	r3, r3, #3
 8008378:	f003 0303 	and.w	r3, r3, #3
 800837c:	4a66      	ldr	r2, [pc, #408]	@ (8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800837e:	fa22 f303 	lsr.w	r3, r2, r3
 8008382:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008384:	e01e      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008386:	4b63      	ldr	r3, [pc, #396]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800838e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008392:	d106      	bne.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8008394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008396:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800839a:	d102      	bne.n	80083a2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800839c:	4b5f      	ldr	r3, [pc, #380]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800839e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083a0:	e010      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80083a2:	4b5c      	ldr	r3, [pc, #368]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80083ae:	d106      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80083b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083b6:	d102      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80083b8:	4b59      	ldr	r3, [pc, #356]	@ (8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80083ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80083bc:	e002      	b.n	80083c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80083be:	2300      	movs	r3, #0
 80083c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80083c2:	e386      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80083c4:	e385      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80083c6:	4b57      	ldr	r3, [pc, #348]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 80083c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083ca:	e382      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 80083cc:	2300      	movs	r3, #0
 80083ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083d0:	e37f      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 80083d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083d6:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 80083da:	430b      	orrs	r3, r1
 80083dc:	f040 80a7 	bne.w	800852e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 80083e0:	4b4c      	ldr	r3, [pc, #304]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80083e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083e4:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 80083e8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80083ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ec:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083f0:	d055      	beq.n	800849e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80083f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083f8:	f200 8096 	bhi.w	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80083fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008402:	f000 8084 	beq.w	800850e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008408:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800840c:	f200 808c 	bhi.w	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008412:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008416:	d030      	beq.n	800847a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800841e:	f200 8083 	bhi.w	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008424:	2b00      	cmp	r3, #0
 8008426:	d004      	beq.n	8008432 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800842e:	d012      	beq.n	8008456 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008430:	e07a      	b.n	8008528 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008432:	4b38      	ldr	r3, [pc, #224]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800843a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800843e:	d107      	bne.n	8008450 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008444:	4618      	mov	r0, r3
 8008446:	f000 fe0b 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800844a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800844c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800844e:	e340      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008450:	2300      	movs	r3, #0
 8008452:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008454:	e33d      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008456:	4b2f      	ldr	r3, [pc, #188]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800845e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008462:	d107      	bne.n	8008474 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008464:	f107 0318 	add.w	r3, r7, #24
 8008468:	4618      	mov	r0, r3
 800846a:	f000 fb51 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800846e:	69bb      	ldr	r3, [r7, #24]
 8008470:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008472:	e32e      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008474:	2300      	movs	r3, #0
 8008476:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008478:	e32b      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800847a:	4b26      	ldr	r3, [pc, #152]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008482:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008486:	d107      	bne.n	8008498 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008488:	f107 030c 	add.w	r3, r7, #12
 800848c:	4618      	mov	r0, r3
 800848e:	f000 fc93 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008496:	e31c      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008498:	2300      	movs	r3, #0
 800849a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800849c:	e319      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800849e:	4b1d      	ldr	r3, [pc, #116]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80084a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80084a6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80084a8:	4b1a      	ldr	r3, [pc, #104]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0304 	and.w	r3, r3, #4
 80084b0:	2b04      	cmp	r3, #4
 80084b2:	d10c      	bne.n	80084ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80084b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d109      	bne.n	80084ce <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80084ba:	4b16      	ldr	r3, [pc, #88]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	08db      	lsrs	r3, r3, #3
 80084c0:	f003 0303 	and.w	r3, r3, #3
 80084c4:	4a14      	ldr	r2, [pc, #80]	@ (8008518 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80084c6:	fa22 f303 	lsr.w	r3, r2, r3
 80084ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084cc:	e01e      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80084ce:	4b11      	ldr	r3, [pc, #68]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084da:	d106      	bne.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80084dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80084e2:	d102      	bne.n	80084ea <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80084e4:	4b0d      	ldr	r3, [pc, #52]	@ (800851c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80084e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80084e8:	e010      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80084ea:	4b0a      	ldr	r3, [pc, #40]	@ (8008514 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084f6:	d106      	bne.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 80084f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80084fe:	d102      	bne.n	8008506 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008500:	4b07      	ldr	r3, [pc, #28]	@ (8008520 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008504:	e002      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008506:	2300      	movs	r3, #0
 8008508:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800850a:	e2e2      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800850c:	e2e1      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800850e:	4b05      	ldr	r3, [pc, #20]	@ (8008524 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008510:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008512:	e2de      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008514:	58024400 	.word	0x58024400
 8008518:	03d09000 	.word	0x03d09000
 800851c:	003d0900 	.word	0x003d0900
 8008520:	017d7840 	.word	0x017d7840
 8008524:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008528:	2300      	movs	r3, #0
 800852a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800852c:	e2d1      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800852e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008532:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008536:	430b      	orrs	r3, r1
 8008538:	f040 809c 	bne.w	8008674 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800853c:	4b93      	ldr	r3, [pc, #588]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800853e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008540:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008544:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008548:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800854c:	d054      	beq.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800854e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008550:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008554:	f200 808b 	bhi.w	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800855a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800855e:	f000 8083 	beq.w	8008668 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008562:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008564:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008568:	f200 8081 	bhi.w	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800856c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800856e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008572:	d02f      	beq.n	80085d4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008576:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800857a:	d878      	bhi.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800857c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800857e:	2b00      	cmp	r3, #0
 8008580:	d004      	beq.n	800858c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008584:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008588:	d012      	beq.n	80085b0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800858a:	e070      	b.n	800866e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800858c:	4b7f      	ldr	r3, [pc, #508]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008594:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008598:	d107      	bne.n	80085aa <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800859a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fd5e 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80085a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085a8:	e293      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085aa:	2300      	movs	r3, #0
 80085ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085ae:	e290      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80085b0:	4b76      	ldr	r3, [pc, #472]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80085b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80085bc:	d107      	bne.n	80085ce <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085be:	f107 0318 	add.w	r3, r7, #24
 80085c2:	4618      	mov	r0, r3
 80085c4:	f000 faa4 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80085c8:	69bb      	ldr	r3, [r7, #24]
 80085ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085cc:	e281      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085ce:	2300      	movs	r3, #0
 80085d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085d2:	e27e      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80085d4:	4b6d      	ldr	r3, [pc, #436]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085e0:	d107      	bne.n	80085f2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085e2:	f107 030c 	add.w	r3, r7, #12
 80085e6:	4618      	mov	r0, r3
 80085e8:	f000 fbe6 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085f0:	e26f      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085f2:	2300      	movs	r3, #0
 80085f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085f6:	e26c      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085f8:	4b64      	ldr	r3, [pc, #400]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80085fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085fc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008600:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008602:	4b62      	ldr	r3, [pc, #392]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 0304 	and.w	r3, r3, #4
 800860a:	2b04      	cmp	r3, #4
 800860c:	d10c      	bne.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800860e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008610:	2b00      	cmp	r3, #0
 8008612:	d109      	bne.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008614:	4b5d      	ldr	r3, [pc, #372]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	08db      	lsrs	r3, r3, #3
 800861a:	f003 0303 	and.w	r3, r3, #3
 800861e:	4a5c      	ldr	r2, [pc, #368]	@ (8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008620:	fa22 f303 	lsr.w	r3, r2, r3
 8008624:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008626:	e01e      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008628:	4b58      	ldr	r3, [pc, #352]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008630:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008634:	d106      	bne.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008638:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800863c:	d102      	bne.n	8008644 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800863e:	4b55      	ldr	r3, [pc, #340]	@ (8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008640:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008642:	e010      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008644:	4b51      	ldr	r3, [pc, #324]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800864c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008650:	d106      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008654:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008658:	d102      	bne.n	8008660 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800865a:	4b4f      	ldr	r3, [pc, #316]	@ (8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800865c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800865e:	e002      	b.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008660:	2300      	movs	r3, #0
 8008662:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008664:	e235      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008666:	e234      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008668:	4b4c      	ldr	r3, [pc, #304]	@ (800879c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800866a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800866c:	e231      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800866e:	2300      	movs	r3, #0
 8008670:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008672:	e22e      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008674:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008678:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800867c:	430b      	orrs	r3, r1
 800867e:	f040 808f 	bne.w	80087a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008682:	4b42      	ldr	r3, [pc, #264]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008684:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008686:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800868a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800868c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008692:	d06b      	beq.n	800876c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008696:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800869a:	d874      	bhi.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80086a2:	d056      	beq.n	8008752 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 80086a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086a6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80086aa:	d86c      	bhi.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80086ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80086b2:	d03b      	beq.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 80086b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80086ba:	d864      	bhi.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80086bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086c2:	d021      	beq.n	8008708 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 80086c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80086ca:	d85c      	bhi.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 80086cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d004      	beq.n	80086dc <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 80086d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80086d8:	d004      	beq.n	80086e4 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 80086da:	e054      	b.n	8008786 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 80086dc:	f7fe fa4c 	bl	8006b78 <HAL_RCC_GetPCLK1Freq>
 80086e0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80086e2:	e1f6      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086e4:	4b29      	ldr	r3, [pc, #164]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086f0:	d107      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086f2:	f107 0318 	add.w	r3, r7, #24
 80086f6:	4618      	mov	r0, r3
 80086f8:	f000 fa0a 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80086fc:	69fb      	ldr	r3, [r7, #28]
 80086fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008700:	e1e7      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008702:	2300      	movs	r3, #0
 8008704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008706:	e1e4      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008708:	4b20      	ldr	r3, [pc, #128]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008710:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008714:	d107      	bne.n	8008726 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008716:	f107 030c 	add.w	r3, r7, #12
 800871a:	4618      	mov	r0, r3
 800871c:	f000 fb4c 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008724:	e1d5      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008726:	2300      	movs	r3, #0
 8008728:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800872a:	e1d2      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800872c:	4b17      	ldr	r3, [pc, #92]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f003 0304 	and.w	r3, r3, #4
 8008734:	2b04      	cmp	r3, #4
 8008736:	d109      	bne.n	800874c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008738:	4b14      	ldr	r3, [pc, #80]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	08db      	lsrs	r3, r3, #3
 800873e:	f003 0303 	and.w	r3, r3, #3
 8008742:	4a13      	ldr	r2, [pc, #76]	@ (8008790 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008744:	fa22 f303 	lsr.w	r3, r2, r3
 8008748:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800874a:	e1c2      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800874c:	2300      	movs	r3, #0
 800874e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008750:	e1bf      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008752:	4b0e      	ldr	r3, [pc, #56]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800875a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800875e:	d102      	bne.n	8008766 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008760:	4b0c      	ldr	r3, [pc, #48]	@ (8008794 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008762:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008764:	e1b5      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008766:	2300      	movs	r3, #0
 8008768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800876a:	e1b2      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800876c:	4b07      	ldr	r3, [pc, #28]	@ (800878c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008774:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008778:	d102      	bne.n	8008780 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800877a:	4b07      	ldr	r3, [pc, #28]	@ (8008798 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800877c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800877e:	e1a8      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008780:	2300      	movs	r3, #0
 8008782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008784:	e1a5      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008786:	2300      	movs	r3, #0
 8008788:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800878a:	e1a2      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800878c:	58024400 	.word	0x58024400
 8008790:	03d09000 	.word	0x03d09000
 8008794:	003d0900 	.word	0x003d0900
 8008798:	017d7840 	.word	0x017d7840
 800879c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80087a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087a4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80087a8:	430b      	orrs	r3, r1
 80087aa:	d173      	bne.n	8008894 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80087ac:	4b9c      	ldr	r3, [pc, #624]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80087b4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80087b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087bc:	d02f      	beq.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 80087be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80087c4:	d863      	bhi.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 80087c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d004      	beq.n	80087d6 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 80087cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80087d2:	d012      	beq.n	80087fa <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 80087d4:	e05b      	b.n	800888e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80087d6:	4b92      	ldr	r3, [pc, #584]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087de:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087e2:	d107      	bne.n	80087f4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80087e4:	f107 0318 	add.w	r3, r7, #24
 80087e8:	4618      	mov	r0, r3
 80087ea:	f000 f991 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80087ee:	69bb      	ldr	r3, [r7, #24]
 80087f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80087f2:	e16e      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80087f4:	2300      	movs	r3, #0
 80087f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087f8:	e16b      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80087fa:	4b89      	ldr	r3, [pc, #548]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008802:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008806:	d107      	bne.n	8008818 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008808:	f107 030c 	add.w	r3, r7, #12
 800880c:	4618      	mov	r0, r3
 800880e:	f000 fad3 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008812:	697b      	ldr	r3, [r7, #20]
 8008814:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008816:	e15c      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008818:	2300      	movs	r3, #0
 800881a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800881c:	e159      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800881e:	4b80      	ldr	r3, [pc, #512]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008822:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008826:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008828:	4b7d      	ldr	r3, [pc, #500]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f003 0304 	and.w	r3, r3, #4
 8008830:	2b04      	cmp	r3, #4
 8008832:	d10c      	bne.n	800884e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008836:	2b00      	cmp	r3, #0
 8008838:	d109      	bne.n	800884e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800883a:	4b79      	ldr	r3, [pc, #484]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	08db      	lsrs	r3, r3, #3
 8008840:	f003 0303 	and.w	r3, r3, #3
 8008844:	4a77      	ldr	r2, [pc, #476]	@ (8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008846:	fa22 f303 	lsr.w	r3, r2, r3
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800884c:	e01e      	b.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800884e:	4b74      	ldr	r3, [pc, #464]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008856:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800885a:	d106      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800885c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800885e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008862:	d102      	bne.n	800886a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008864:	4b70      	ldr	r3, [pc, #448]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008866:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008868:	e010      	b.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800886a:	4b6d      	ldr	r3, [pc, #436]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008872:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008876:	d106      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008878:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800887a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800887e:	d102      	bne.n	8008886 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008880:	4b6a      	ldr	r3, [pc, #424]	@ (8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008882:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008884:	e002      	b.n	800888c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008886:	2300      	movs	r3, #0
 8008888:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800888a:	e122      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800888c:	e121      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800888e:	2300      	movs	r3, #0
 8008890:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008892:	e11e      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008894:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008898:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800889c:	430b      	orrs	r3, r1
 800889e:	d133      	bne.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80088a0:	4b5f      	ldr	r3, [pc, #380]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80088a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80088a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80088a8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80088aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d004      	beq.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 80088b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80088b6:	d012      	beq.n	80088de <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 80088b8:	e023      	b.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80088ba:	4b59      	ldr	r3, [pc, #356]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80088c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80088c6:	d107      	bne.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088cc:	4618      	mov	r0, r3
 80088ce:	f000 fbc7 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80088d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088d6:	e0fc      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088d8:	2300      	movs	r3, #0
 80088da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80088dc:	e0f9      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80088de:	4b50      	ldr	r3, [pc, #320]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80088ea:	d107      	bne.n	80088fc <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80088ec:	f107 0318 	add.w	r3, r7, #24
 80088f0:	4618      	mov	r0, r3
 80088f2:	f000 f90d 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 80088f6:	6a3b      	ldr	r3, [r7, #32]
 80088f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80088fa:	e0ea      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80088fc:	2300      	movs	r3, #0
 80088fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008900:	e0e7      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008902:	2300      	movs	r3, #0
 8008904:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008906:	e0e4      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800890c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008910:	430b      	orrs	r3, r1
 8008912:	f040 808d 	bne.w	8008a30 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008916:	4b42      	ldr	r3, [pc, #264]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800891a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800891e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008922:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008926:	d06b      	beq.n	8008a00 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800892a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800892e:	d874      	bhi.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008936:	d056      	beq.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800893e:	d86c      	bhi.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008940:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008942:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008946:	d03b      	beq.n	80089c0 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800894a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800894e:	d864      	bhi.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008950:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008952:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008956:	d021      	beq.n	800899c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800895a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800895e:	d85c      	bhi.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008962:	2b00      	cmp	r3, #0
 8008964:	d004      	beq.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008968:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800896c:	d004      	beq.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800896e:	e054      	b.n	8008a1a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008970:	f000 f8b8 	bl	8008ae4 <HAL_RCCEx_GetD3PCLK1Freq>
 8008974:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008976:	e0ac      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008978:	4b29      	ldr	r3, [pc, #164]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008980:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008984:	d107      	bne.n	8008996 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008986:	f107 0318 	add.w	r3, r7, #24
 800898a:	4618      	mov	r0, r3
 800898c:	f000 f8c0 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008990:	69fb      	ldr	r3, [r7, #28]
 8008992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008994:	e09d      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008996:	2300      	movs	r3, #0
 8008998:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800899a:	e09a      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800899c:	4b20      	ldr	r3, [pc, #128]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089a8:	d107      	bne.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089aa:	f107 030c 	add.w	r3, r7, #12
 80089ae:	4618      	mov	r0, r3
 80089b0:	f000 fa02 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089b8:	e08b      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089ba:	2300      	movs	r3, #0
 80089bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089be:	e088      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80089c0:	4b17      	ldr	r3, [pc, #92]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	f003 0304 	and.w	r3, r3, #4
 80089c8:	2b04      	cmp	r3, #4
 80089ca:	d109      	bne.n	80089e0 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089cc:	4b14      	ldr	r3, [pc, #80]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	08db      	lsrs	r3, r3, #3
 80089d2:	f003 0303 	and.w	r3, r3, #3
 80089d6:	4a13      	ldr	r2, [pc, #76]	@ (8008a24 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 80089d8:	fa22 f303 	lsr.w	r3, r2, r3
 80089dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089de:	e078      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089e0:	2300      	movs	r3, #0
 80089e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089e4:	e075      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80089e6:	4b0e      	ldr	r3, [pc, #56]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80089ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80089f2:	d102      	bne.n	80089fa <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 80089f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008a28 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 80089f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089f8:	e06b      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089fa:	2300      	movs	r3, #0
 80089fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089fe:	e068      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a00:	4b07      	ldr	r3, [pc, #28]	@ (8008a20 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a0c:	d102      	bne.n	8008a14 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008a0e:	4b07      	ldr	r3, [pc, #28]	@ (8008a2c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008a10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a12:	e05e      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a14:	2300      	movs	r3, #0
 8008a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a18:	e05b      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a1e:	e058      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008a20:	58024400 	.word	0x58024400
 8008a24:	03d09000 	.word	0x03d09000
 8008a28:	003d0900 	.word	0x003d0900
 8008a2c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008a30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a34:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008a38:	430b      	orrs	r3, r1
 8008a3a:	d148      	bne.n	8008ace <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008a3c:	4b27      	ldr	r3, [pc, #156]	@ (8008adc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008a3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a40:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008a44:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a48:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a4c:	d02a      	beq.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a54:	d838      	bhi.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d004      	beq.n	8008a66 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008a5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a62:	d00d      	beq.n	8008a80 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008a64:	e030      	b.n	8008ac8 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008a66:	4b1d      	ldr	r3, [pc, #116]	@ (8008adc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a72:	d102      	bne.n	8008a7a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008a74:	4b1a      	ldr	r3, [pc, #104]	@ (8008ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008a76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a78:	e02b      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a7e:	e028      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008a80:	4b16      	ldr	r3, [pc, #88]	@ (8008adc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008a8c:	d107      	bne.n	8008a9e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008a8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008a92:	4618      	mov	r0, r3
 8008a94:	f000 fae4 	bl	8009060 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008a9c:	e019      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aa2:	e016      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008aa4:	4b0d      	ldr	r3, [pc, #52]	@ (8008adc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008aac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ab0:	d107      	bne.n	8008ac2 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ab2:	f107 0318 	add.w	r3, r7, #24
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	f000 f82a 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ac0:	e007      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ac6:	e004      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008ac8:	2300      	movs	r3, #0
 8008aca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008acc:	e001      	b.n	8008ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8008ace:	2300      	movs	r3, #0
 8008ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8008ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3740      	adds	r7, #64	@ 0x40
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	58024400 	.word	0x58024400
 8008ae0:	017d7840 	.word	0x017d7840

08008ae4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8008ae8:	f7fe f816 	bl	8006b18 <HAL_RCC_GetHCLKFreq>
 8008aec:	4602      	mov	r2, r0
 8008aee:	4b06      	ldr	r3, [pc, #24]	@ (8008b08 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8008af0:	6a1b      	ldr	r3, [r3, #32]
 8008af2:	091b      	lsrs	r3, r3, #4
 8008af4:	f003 0307 	and.w	r3, r3, #7
 8008af8:	4904      	ldr	r1, [pc, #16]	@ (8008b0c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8008afa:	5ccb      	ldrb	r3, [r1, r3]
 8008afc:	f003 031f 	and.w	r3, r3, #31
 8008b00:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	bd80      	pop	{r7, pc}
 8008b08:	58024400 	.word	0x58024400
 8008b0c:	08011fac 	.word	0x08011fac

08008b10 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b089      	sub	sp, #36	@ 0x24
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008b18:	4ba1      	ldr	r3, [pc, #644]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b1c:	f003 0303 	and.w	r3, r3, #3
 8008b20:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8008b22:	4b9f      	ldr	r3, [pc, #636]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b26:	0b1b      	lsrs	r3, r3, #12
 8008b28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008b2c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8008b2e:	4b9c      	ldr	r3, [pc, #624]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b32:	091b      	lsrs	r3, r3, #4
 8008b34:	f003 0301 	and.w	r3, r3, #1
 8008b38:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8008b3a:	4b99      	ldr	r3, [pc, #612]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b3e:	08db      	lsrs	r3, r3, #3
 8008b40:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008b44:	693a      	ldr	r2, [r7, #16]
 8008b46:	fb02 f303 	mul.w	r3, r2, r3
 8008b4a:	ee07 3a90 	vmov	s15, r3
 8008b4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008b52:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	f000 8111 	beq.w	8008d80 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8008b5e:	69bb      	ldr	r3, [r7, #24]
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	f000 8083 	beq.w	8008c6c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	f200 80a1 	bhi.w	8008cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8008b6e:	69bb      	ldr	r3, [r7, #24]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d003      	beq.n	8008b7c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8008b74:	69bb      	ldr	r3, [r7, #24]
 8008b76:	2b01      	cmp	r3, #1
 8008b78:	d056      	beq.n	8008c28 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8008b7a:	e099      	b.n	8008cb0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008b7c:	4b88      	ldr	r3, [pc, #544]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	f003 0320 	and.w	r3, r3, #32
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d02d      	beq.n	8008be4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b88:	4b85      	ldr	r3, [pc, #532]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	08db      	lsrs	r3, r3, #3
 8008b8e:	f003 0303 	and.w	r3, r3, #3
 8008b92:	4a84      	ldr	r2, [pc, #528]	@ (8008da4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8008b94:	fa22 f303 	lsr.w	r3, r2, r3
 8008b98:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	ee07 3a90 	vmov	s15, r3
 8008ba0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ba4:	697b      	ldr	r3, [r7, #20]
 8008ba6:	ee07 3a90 	vmov	s15, r3
 8008baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bb2:	4b7b      	ldr	r3, [pc, #492]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bba:	ee07 3a90 	vmov	s15, r3
 8008bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008bc6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8008da8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008bd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008bde:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008be2:	e087      	b.n	8008cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	ee07 3a90 	vmov	s15, r3
 8008bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008bee:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8008dac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8008bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008bf6:	4b6a      	ldr	r3, [pc, #424]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008bfe:	ee07 3a90 	vmov	s15, r3
 8008c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c0a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8008da8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c26:	e065      	b.n	8008cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	ee07 3a90 	vmov	s15, r3
 8008c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c32:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8008db0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c3a:	4b59      	ldr	r3, [pc, #356]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c42:	ee07 3a90 	vmov	s15, r3
 8008c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c4e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8008da8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008c66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008c6a:	e043      	b.n	8008cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	ee07 3a90 	vmov	s15, r3
 8008c72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c76:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8008db4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8008c7a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008c7e:	4b48      	ldr	r3, [pc, #288]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008c80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c86:	ee07 3a90 	vmov	s15, r3
 8008c8a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c8e:	ed97 6a03 	vldr	s12, [r7, #12]
 8008c92:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8008da8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008c96:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008c9a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008c9e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ca2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008caa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cae:	e021      	b.n	8008cf4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	ee07 3a90 	vmov	s15, r3
 8008cb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cba:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8008db0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8008cbe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008cc2:	4b37      	ldr	r3, [pc, #220]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cc6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cca:	ee07 3a90 	vmov	s15, r3
 8008cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cd2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008cd6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8008da8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8008cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008cf2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8008cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008cf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cf8:	0a5b      	lsrs	r3, r3, #9
 8008cfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008cfe:	ee07 3a90 	vmov	s15, r3
 8008d02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d0e:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d1a:	ee17 2a90 	vmov	r2, s15
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8008d22:	4b1f      	ldr	r3, [pc, #124]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d26:	0c1b      	lsrs	r3, r3, #16
 8008d28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d2c:	ee07 3a90 	vmov	s15, r3
 8008d30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d34:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d38:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d3c:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d48:	ee17 2a90 	vmov	r2, s15
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8008d50:	4b13      	ldr	r3, [pc, #76]	@ (8008da0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8008d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d54:	0e1b      	lsrs	r3, r3, #24
 8008d56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008d5a:	ee07 3a90 	vmov	s15, r3
 8008d5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d62:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008d66:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008d6a:	edd7 6a07 	vldr	s13, [r7, #28]
 8008d6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008d76:	ee17 2a90 	vmov	r2, s15
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8008d7e:	e008      	b.n	8008d92 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	2200      	movs	r2, #0
 8008d84:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2200      	movs	r2, #0
 8008d8a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2200      	movs	r2, #0
 8008d90:	609a      	str	r2, [r3, #8]
}
 8008d92:	bf00      	nop
 8008d94:	3724      	adds	r7, #36	@ 0x24
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr
 8008d9e:	bf00      	nop
 8008da0:	58024400 	.word	0x58024400
 8008da4:	03d09000 	.word	0x03d09000
 8008da8:	46000000 	.word	0x46000000
 8008dac:	4c742400 	.word	0x4c742400
 8008db0:	4a742400 	.word	0x4a742400
 8008db4:	4bbebc20 	.word	0x4bbebc20

08008db8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8008db8:	b480      	push	{r7}
 8008dba:	b089      	sub	sp, #36	@ 0x24
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008dc0:	4ba1      	ldr	r3, [pc, #644]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc4:	f003 0303 	and.w	r3, r3, #3
 8008dc8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8008dca:	4b9f      	ldr	r3, [pc, #636]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dce:	0d1b      	lsrs	r3, r3, #20
 8008dd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008dd4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8008dd6:	4b9c      	ldr	r3, [pc, #624]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dda:	0a1b      	lsrs	r3, r3, #8
 8008ddc:	f003 0301 	and.w	r3, r3, #1
 8008de0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8008de2:	4b99      	ldr	r3, [pc, #612]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008de6:	08db      	lsrs	r3, r3, #3
 8008de8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008dec:	693a      	ldr	r2, [r7, #16]
 8008dee:	fb02 f303 	mul.w	r3, r2, r3
 8008df2:	ee07 3a90 	vmov	s15, r3
 8008df6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008dfa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8008dfe:	697b      	ldr	r3, [r7, #20]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f000 8111 	beq.w	8009028 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	f000 8083 	beq.w	8008f14 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8008e0e:	69bb      	ldr	r3, [r7, #24]
 8008e10:	2b02      	cmp	r3, #2
 8008e12:	f200 80a1 	bhi.w	8008f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d003      	beq.n	8008e24 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	2b01      	cmp	r3, #1
 8008e20:	d056      	beq.n	8008ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8008e22:	e099      	b.n	8008f58 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e24:	4b88      	ldr	r3, [pc, #544]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f003 0320 	and.w	r3, r3, #32
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d02d      	beq.n	8008e8c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008e30:	4b85      	ldr	r3, [pc, #532]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	08db      	lsrs	r3, r3, #3
 8008e36:	f003 0303 	and.w	r3, r3, #3
 8008e3a:	4a84      	ldr	r2, [pc, #528]	@ (800904c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8008e3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008e40:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008e42:	68bb      	ldr	r3, [r7, #8]
 8008e44:	ee07 3a90 	vmov	s15, r3
 8008e48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e4c:	697b      	ldr	r3, [r7, #20]
 8008e4e:	ee07 3a90 	vmov	s15, r3
 8008e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e5a:	4b7b      	ldr	r3, [pc, #492]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e62:	ee07 3a90 	vmov	s15, r3
 8008e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008e6e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009050 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008e86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8008e8a:	e087      	b.n	8008f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008e8c:	697b      	ldr	r3, [r7, #20]
 8008e8e:	ee07 3a90 	vmov	s15, r3
 8008e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008e96:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009054 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8008e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008e9e:	4b6a      	ldr	r3, [pc, #424]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ea6:	ee07 3a90 	vmov	s15, r3
 8008eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8008eb2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009050 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008ece:	e065      	b.n	8008f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008ed0:	697b      	ldr	r3, [r7, #20]
 8008ed2:	ee07 3a90 	vmov	s15, r3
 8008ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008eda:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009058 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ee2:	4b59      	ldr	r3, [pc, #356]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008eea:	ee07 3a90 	vmov	s15, r3
 8008eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8008ef6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009050 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f12:	e043      	b.n	8008f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008f14:	697b      	ldr	r3, [r7, #20]
 8008f16:	ee07 3a90 	vmov	s15, r3
 8008f1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f1e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800905c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8008f22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f26:	4b48      	ldr	r3, [pc, #288]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f2e:	ee07 3a90 	vmov	s15, r3
 8008f32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f36:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f3a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009050 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f56:	e021      	b.n	8008f9c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	ee07 3a90 	vmov	s15, r3
 8008f5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008f62:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009058 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8008f66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008f6a:	4b37      	ldr	r3, [pc, #220]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f72:	ee07 3a90 	vmov	s15, r3
 8008f76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008f7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8008f7e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009050 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8008f82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008f86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008f8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008f8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008f92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8008f9a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8008f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fa0:	0a5b      	lsrs	r3, r3, #9
 8008fa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fa6:	ee07 3a90 	vmov	s15, r3
 8008faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008fc2:	ee17 2a90 	vmov	r2, s15
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8008fca:	4b1f      	ldr	r3, [pc, #124]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008fce:	0c1b      	lsrs	r3, r3, #16
 8008fd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008fd4:	ee07 3a90 	vmov	s15, r3
 8008fd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008fdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008fe0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8008fe4:	edd7 6a07 	vldr	s13, [r7, #28]
 8008fe8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008fec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008ff0:	ee17 2a90 	vmov	r2, s15
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8008ff8:	4b13      	ldr	r3, [pc, #76]	@ (8009048 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8008ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ffc:	0e1b      	lsrs	r3, r3, #24
 8008ffe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009002:	ee07 3a90 	vmov	s15, r3
 8009006:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800900a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800900e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009012:	edd7 6a07 	vldr	s13, [r7, #28]
 8009016:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800901a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800901e:	ee17 2a90 	vmov	r2, s15
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009026:	e008      	b.n	800903a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	2200      	movs	r2, #0
 800902c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	2200      	movs	r2, #0
 8009032:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2200      	movs	r2, #0
 8009038:	609a      	str	r2, [r3, #8]
}
 800903a:	bf00      	nop
 800903c:	3724      	adds	r7, #36	@ 0x24
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop
 8009048:	58024400 	.word	0x58024400
 800904c:	03d09000 	.word	0x03d09000
 8009050:	46000000 	.word	0x46000000
 8009054:	4c742400 	.word	0x4c742400
 8009058:	4a742400 	.word	0x4a742400
 800905c:	4bbebc20 	.word	0x4bbebc20

08009060 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009060:	b480      	push	{r7}
 8009062:	b089      	sub	sp, #36	@ 0x24
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009068:	4ba0      	ldr	r3, [pc, #640]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800906a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800906c:	f003 0303 	and.w	r3, r3, #3
 8009070:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009072:	4b9e      	ldr	r3, [pc, #632]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009076:	091b      	lsrs	r3, r3, #4
 8009078:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800907c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800907e:	4b9b      	ldr	r3, [pc, #620]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009082:	f003 0301 	and.w	r3, r3, #1
 8009086:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009088:	4b98      	ldr	r3, [pc, #608]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800908a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800908c:	08db      	lsrs	r3, r3, #3
 800908e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009092:	693a      	ldr	r2, [r7, #16]
 8009094:	fb02 f303 	mul.w	r3, r2, r3
 8009098:	ee07 3a90 	vmov	s15, r3
 800909c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090a0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80090a4:	697b      	ldr	r3, [r7, #20]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	f000 8111 	beq.w	80092ce <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80090ac:	69bb      	ldr	r3, [r7, #24]
 80090ae:	2b02      	cmp	r3, #2
 80090b0:	f000 8083 	beq.w	80091ba <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	2b02      	cmp	r3, #2
 80090b8:	f200 80a1 	bhi.w	80091fe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d003      	beq.n	80090ca <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80090c2:	69bb      	ldr	r3, [r7, #24]
 80090c4:	2b01      	cmp	r3, #1
 80090c6:	d056      	beq.n	8009176 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80090c8:	e099      	b.n	80091fe <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80090ca:	4b88      	ldr	r3, [pc, #544]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 0320 	and.w	r3, r3, #32
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d02d      	beq.n	8009132 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090d6:	4b85      	ldr	r3, [pc, #532]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	08db      	lsrs	r3, r3, #3
 80090dc:	f003 0303 	and.w	r3, r3, #3
 80090e0:	4a83      	ldr	r2, [pc, #524]	@ (80092f0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80090e2:	fa22 f303 	lsr.w	r3, r2, r3
 80090e6:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80090e8:	68bb      	ldr	r3, [r7, #8]
 80090ea:	ee07 3a90 	vmov	s15, r3
 80090ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	ee07 3a90 	vmov	s15, r3
 80090f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009100:	4b7a      	ldr	r3, [pc, #488]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009108:	ee07 3a90 	vmov	s15, r3
 800910c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009110:	ed97 6a03 	vldr	s12, [r7, #12]
 8009114:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80092f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009118:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800911c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009120:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009124:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800912c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009130:	e087      	b.n	8009242 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009132:	697b      	ldr	r3, [r7, #20]
 8009134:	ee07 3a90 	vmov	s15, r3
 8009138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800913c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80092f8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009144:	4b69      	ldr	r3, [pc, #420]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800914c:	ee07 3a90 	vmov	s15, r3
 8009150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009154:	ed97 6a03 	vldr	s12, [r7, #12]
 8009158:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80092f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800915c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009160:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009164:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800916c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009170:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009174:	e065      	b.n	8009242 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009176:	697b      	ldr	r3, [r7, #20]
 8009178:	ee07 3a90 	vmov	s15, r3
 800917c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009180:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80092fc <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009188:	4b58      	ldr	r3, [pc, #352]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800918a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800918c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009190:	ee07 3a90 	vmov	s15, r3
 8009194:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009198:	ed97 6a03 	vldr	s12, [r7, #12]
 800919c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80092f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80091a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091b4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091b8:	e043      	b.n	8009242 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80091ba:	697b      	ldr	r3, [r7, #20]
 80091bc:	ee07 3a90 	vmov	s15, r3
 80091c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091c4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009300 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 80091c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091cc:	4b47      	ldr	r3, [pc, #284]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80091ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80091d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091d4:	ee07 3a90 	vmov	s15, r3
 80091d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091dc:	ed97 6a03 	vldr	s12, [r7, #12]
 80091e0:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80092f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80091e4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091ec:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091f8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091fc:	e021      	b.n	8009242 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	ee07 3a90 	vmov	s15, r3
 8009204:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009208:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80092f8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800920c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009210:	4b36      	ldr	r3, [pc, #216]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009212:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009214:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009218:	ee07 3a90 	vmov	s15, r3
 800921c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009220:	ed97 6a03 	vldr	s12, [r7, #12]
 8009224:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80092f4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009228:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800922c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009230:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009234:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800923c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009240:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009242:	4b2a      	ldr	r3, [pc, #168]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009246:	0a5b      	lsrs	r3, r3, #9
 8009248:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800924c:	ee07 3a90 	vmov	s15, r3
 8009250:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009254:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009258:	ee37 7a87 	vadd.f32	s14, s15, s14
 800925c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009260:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009264:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009268:	ee17 2a90 	vmov	r2, s15
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009270:	4b1e      	ldr	r3, [pc, #120]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009272:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009274:	0c1b      	lsrs	r3, r3, #16
 8009276:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800927a:	ee07 3a90 	vmov	s15, r3
 800927e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009282:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009286:	ee37 7a87 	vadd.f32	s14, s15, s14
 800928a:	edd7 6a07 	vldr	s13, [r7, #28]
 800928e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009292:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009296:	ee17 2a90 	vmov	r2, s15
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800929e:	4b13      	ldr	r3, [pc, #76]	@ (80092ec <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80092a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092a2:	0e1b      	lsrs	r3, r3, #24
 80092a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092a8:	ee07 3a90 	vmov	s15, r3
 80092ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80092bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092c4:	ee17 2a90 	vmov	r2, s15
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 80092cc:	e008      	b.n	80092e0 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	2200      	movs	r2, #0
 80092d8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	609a      	str	r2, [r3, #8]
}
 80092e0:	bf00      	nop
 80092e2:	3724      	adds	r7, #36	@ 0x24
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr
 80092ec:	58024400 	.word	0x58024400
 80092f0:	03d09000 	.word	0x03d09000
 80092f4:	46000000 	.word	0x46000000
 80092f8:	4c742400 	.word	0x4c742400
 80092fc:	4a742400 	.word	0x4a742400
 8009300:	4bbebc20 	.word	0x4bbebc20

08009304 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009304:	b580      	push	{r7, lr}
 8009306:	b084      	sub	sp, #16
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800930e:	2300      	movs	r3, #0
 8009310:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009312:	4b53      	ldr	r3, [pc, #332]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009316:	f003 0303 	and.w	r3, r3, #3
 800931a:	2b03      	cmp	r3, #3
 800931c:	d101      	bne.n	8009322 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800931e:	2301      	movs	r3, #1
 8009320:	e099      	b.n	8009456 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009322:	4b4f      	ldr	r3, [pc, #316]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a4e      	ldr	r2, [pc, #312]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009328:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800932c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800932e:	f7f7 fa4b 	bl	80007c8 <HAL_GetTick>
 8009332:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009334:	e008      	b.n	8009348 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009336:	f7f7 fa47 	bl	80007c8 <HAL_GetTick>
 800933a:	4602      	mov	r2, r0
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	1ad3      	subs	r3, r2, r3
 8009340:	2b02      	cmp	r3, #2
 8009342:	d901      	bls.n	8009348 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009344:	2303      	movs	r3, #3
 8009346:	e086      	b.n	8009456 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009348:	4b45      	ldr	r3, [pc, #276]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1f0      	bne.n	8009336 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009354:	4b42      	ldr	r3, [pc, #264]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009358:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	031b      	lsls	r3, r3, #12
 8009362:	493f      	ldr	r1, [pc, #252]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009364:	4313      	orrs	r3, r2
 8009366:	628b      	str	r3, [r1, #40]	@ 0x28
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	3b01      	subs	r3, #1
 800936e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	689b      	ldr	r3, [r3, #8]
 8009376:	3b01      	subs	r3, #1
 8009378:	025b      	lsls	r3, r3, #9
 800937a:	b29b      	uxth	r3, r3
 800937c:	431a      	orrs	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	3b01      	subs	r3, #1
 8009384:	041b      	lsls	r3, r3, #16
 8009386:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800938a:	431a      	orrs	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	691b      	ldr	r3, [r3, #16]
 8009390:	3b01      	subs	r3, #1
 8009392:	061b      	lsls	r3, r3, #24
 8009394:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009398:	4931      	ldr	r1, [pc, #196]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 800939a:	4313      	orrs	r3, r2
 800939c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800939e:	4b30      	ldr	r3, [pc, #192]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	695b      	ldr	r3, [r3, #20]
 80093aa:	492d      	ldr	r1, [pc, #180]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093ac:	4313      	orrs	r3, r2
 80093ae:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80093b0:	4b2b      	ldr	r3, [pc, #172]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b4:	f023 0220 	bic.w	r2, r3, #32
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	699b      	ldr	r3, [r3, #24]
 80093bc:	4928      	ldr	r1, [pc, #160]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093be:	4313      	orrs	r3, r2
 80093c0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80093c2:	4b27      	ldr	r3, [pc, #156]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c6:	4a26      	ldr	r2, [pc, #152]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093c8:	f023 0310 	bic.w	r3, r3, #16
 80093cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80093ce:	4b24      	ldr	r3, [pc, #144]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093d0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80093d2:	4b24      	ldr	r3, [pc, #144]	@ (8009464 <RCCEx_PLL2_Config+0x160>)
 80093d4:	4013      	ands	r3, r2
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	69d2      	ldr	r2, [r2, #28]
 80093da:	00d2      	lsls	r2, r2, #3
 80093dc:	4920      	ldr	r1, [pc, #128]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093de:	4313      	orrs	r3, r2
 80093e0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80093e2:	4b1f      	ldr	r3, [pc, #124]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e6:	4a1e      	ldr	r2, [pc, #120]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093e8:	f043 0310 	orr.w	r3, r3, #16
 80093ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d106      	bne.n	8009402 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80093f4:	4b1a      	ldr	r3, [pc, #104]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093f8:	4a19      	ldr	r2, [pc, #100]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 80093fa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80093fe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009400:	e00f      	b.n	8009422 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2b01      	cmp	r3, #1
 8009406:	d106      	bne.n	8009416 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009408:	4b15      	ldr	r3, [pc, #84]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 800940a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940c:	4a14      	ldr	r2, [pc, #80]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 800940e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009412:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009414:	e005      	b.n	8009422 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009416:	4b12      	ldr	r3, [pc, #72]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800941a:	4a11      	ldr	r2, [pc, #68]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 800941c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009420:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009422:	4b0f      	ldr	r3, [pc, #60]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a0e      	ldr	r2, [pc, #56]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 8009428:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800942c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800942e:	f7f7 f9cb 	bl	80007c8 <HAL_GetTick>
 8009432:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009434:	e008      	b.n	8009448 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009436:	f7f7 f9c7 	bl	80007c8 <HAL_GetTick>
 800943a:	4602      	mov	r2, r0
 800943c:	68bb      	ldr	r3, [r7, #8]
 800943e:	1ad3      	subs	r3, r2, r3
 8009440:	2b02      	cmp	r3, #2
 8009442:	d901      	bls.n	8009448 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009444:	2303      	movs	r3, #3
 8009446:	e006      	b.n	8009456 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009448:	4b05      	ldr	r3, [pc, #20]	@ (8009460 <RCCEx_PLL2_Config+0x15c>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009450:	2b00      	cmp	r3, #0
 8009452:	d0f0      	beq.n	8009436 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009454:	7bfb      	ldrb	r3, [r7, #15]
}
 8009456:	4618      	mov	r0, r3
 8009458:	3710      	adds	r7, #16
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	58024400 	.word	0x58024400
 8009464:	ffff0007 	.word	0xffff0007

08009468 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009472:	2300      	movs	r3, #0
 8009474:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009476:	4b53      	ldr	r3, [pc, #332]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009478:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800947a:	f003 0303 	and.w	r3, r3, #3
 800947e:	2b03      	cmp	r3, #3
 8009480:	d101      	bne.n	8009486 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009482:	2301      	movs	r3, #1
 8009484:	e099      	b.n	80095ba <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009486:	4b4f      	ldr	r3, [pc, #316]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	4a4e      	ldr	r2, [pc, #312]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800948c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009490:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009492:	f7f7 f999 	bl	80007c8 <HAL_GetTick>
 8009496:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009498:	e008      	b.n	80094ac <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800949a:	f7f7 f995 	bl	80007c8 <HAL_GetTick>
 800949e:	4602      	mov	r2, r0
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	1ad3      	subs	r3, r2, r3
 80094a4:	2b02      	cmp	r3, #2
 80094a6:	d901      	bls.n	80094ac <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80094a8:	2303      	movs	r3, #3
 80094aa:	e086      	b.n	80095ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80094ac:	4b45      	ldr	r3, [pc, #276]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d1f0      	bne.n	800949a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80094b8:	4b42      	ldr	r3, [pc, #264]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 80094ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094bc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	051b      	lsls	r3, r3, #20
 80094c6:	493f      	ldr	r1, [pc, #252]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 80094c8:	4313      	orrs	r3, r2
 80094ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	3b01      	subs	r3, #1
 80094d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	689b      	ldr	r3, [r3, #8]
 80094da:	3b01      	subs	r3, #1
 80094dc:	025b      	lsls	r3, r3, #9
 80094de:	b29b      	uxth	r3, r3
 80094e0:	431a      	orrs	r2, r3
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	68db      	ldr	r3, [r3, #12]
 80094e6:	3b01      	subs	r3, #1
 80094e8:	041b      	lsls	r3, r3, #16
 80094ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80094ee:	431a      	orrs	r2, r3
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	3b01      	subs	r3, #1
 80094f6:	061b      	lsls	r3, r3, #24
 80094f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80094fc:	4931      	ldr	r1, [pc, #196]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 80094fe:	4313      	orrs	r3, r2
 8009500:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009502:	4b30      	ldr	r3, [pc, #192]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009506:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	695b      	ldr	r3, [r3, #20]
 800950e:	492d      	ldr	r1, [pc, #180]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009510:	4313      	orrs	r3, r2
 8009512:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009514:	4b2b      	ldr	r3, [pc, #172]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009516:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009518:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	699b      	ldr	r3, [r3, #24]
 8009520:	4928      	ldr	r1, [pc, #160]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009522:	4313      	orrs	r3, r2
 8009524:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009526:	4b27      	ldr	r3, [pc, #156]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800952a:	4a26      	ldr	r2, [pc, #152]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800952c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009530:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009532:	4b24      	ldr	r3, [pc, #144]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009534:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009536:	4b24      	ldr	r3, [pc, #144]	@ (80095c8 <RCCEx_PLL3_Config+0x160>)
 8009538:	4013      	ands	r3, r2
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	69d2      	ldr	r2, [r2, #28]
 800953e:	00d2      	lsls	r2, r2, #3
 8009540:	4920      	ldr	r1, [pc, #128]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009542:	4313      	orrs	r3, r2
 8009544:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009546:	4b1f      	ldr	r3, [pc, #124]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800954a:	4a1e      	ldr	r2, [pc, #120]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800954c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009550:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	2b00      	cmp	r3, #0
 8009556:	d106      	bne.n	8009566 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009558:	4b1a      	ldr	r3, [pc, #104]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800955a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800955c:	4a19      	ldr	r2, [pc, #100]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800955e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009562:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009564:	e00f      	b.n	8009586 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	2b01      	cmp	r3, #1
 800956a:	d106      	bne.n	800957a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800956c:	4b15      	ldr	r3, [pc, #84]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800956e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009570:	4a14      	ldr	r2, [pc, #80]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009572:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009576:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009578:	e005      	b.n	8009586 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800957a:	4b12      	ldr	r3, [pc, #72]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800957c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800957e:	4a11      	ldr	r2, [pc, #68]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009580:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009584:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009586:	4b0f      	ldr	r3, [pc, #60]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a0e      	ldr	r2, [pc, #56]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 800958c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009590:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009592:	f7f7 f919 	bl	80007c8 <HAL_GetTick>
 8009596:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009598:	e008      	b.n	80095ac <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800959a:	f7f7 f915 	bl	80007c8 <HAL_GetTick>
 800959e:	4602      	mov	r2, r0
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	1ad3      	subs	r3, r2, r3
 80095a4:	2b02      	cmp	r3, #2
 80095a6:	d901      	bls.n	80095ac <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80095a8:	2303      	movs	r3, #3
 80095aa:	e006      	b.n	80095ba <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80095ac:	4b05      	ldr	r3, [pc, #20]	@ (80095c4 <RCCEx_PLL3_Config+0x15c>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d0f0      	beq.n	800959a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80095b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3710      	adds	r7, #16
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}
 80095c2:	bf00      	nop
 80095c4:	58024400 	.word	0x58024400
 80095c8:	ffff0007 	.word	0xffff0007

080095cc <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b08a      	sub	sp, #40	@ 0x28
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d101      	bne.n	80095de <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 80095da:	2301      	movs	r3, #1
 80095dc:	e28e      	b.n	8009afc <HAL_SAI_Init+0x530>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 80095de:	f7f7 f923 	bl	8000828 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80095e8:	2b01      	cmp	r3, #1
 80095ea:	d113      	bne.n	8009614 <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	4a96      	ldr	r2, [pc, #600]	@ (800984c <HAL_SAI_Init+0x280>)
 80095f2:	4293      	cmp	r3, r2
 80095f4:	d004      	beq.n	8009600 <HAL_SAI_Init+0x34>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	4a95      	ldr	r2, [pc, #596]	@ (8009850 <HAL_SAI_Init+0x284>)
 80095fc:	4293      	cmp	r3, r2
 80095fe:	d107      	bne.n	8009610 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 8009604:	2b01      	cmp	r3, #1
 8009606:	d103      	bne.n	8009610 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 800960c:	2b00      	cmp	r3, #0
 800960e:	d001      	beq.n	8009614 <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8009610:	2301      	movs	r3, #1
 8009612:	e273      	b.n	8009afc <HAL_SAI_Init+0x530>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4a8c      	ldr	r2, [pc, #560]	@ (800984c <HAL_SAI_Init+0x280>)
 800961a:	4293      	cmp	r3, r2
 800961c:	d004      	beq.n	8009628 <HAL_SAI_Init+0x5c>
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	4a8c      	ldr	r2, [pc, #560]	@ (8009854 <HAL_SAI_Init+0x288>)
 8009624:	4293      	cmp	r3, r2
 8009626:	d102      	bne.n	800962e <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8009628:	4b8b      	ldr	r3, [pc, #556]	@ (8009858 <HAL_SAI_Init+0x28c>)
 800962a:	61bb      	str	r3, [r7, #24]
 800962c:	e028      	b.n	8009680 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	4a8a      	ldr	r2, [pc, #552]	@ (800985c <HAL_SAI_Init+0x290>)
 8009634:	4293      	cmp	r3, r2
 8009636:	d004      	beq.n	8009642 <HAL_SAI_Init+0x76>
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a88      	ldr	r2, [pc, #544]	@ (8009860 <HAL_SAI_Init+0x294>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d102      	bne.n	8009648 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 8009642:	4b88      	ldr	r3, [pc, #544]	@ (8009864 <HAL_SAI_Init+0x298>)
 8009644:	61bb      	str	r3, [r7, #24]
 8009646:	e01b      	b.n	8009680 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a86      	ldr	r2, [pc, #536]	@ (8009868 <HAL_SAI_Init+0x29c>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d004      	beq.n	800965c <HAL_SAI_Init+0x90>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	4a85      	ldr	r2, [pc, #532]	@ (800986c <HAL_SAI_Init+0x2a0>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d102      	bne.n	8009662 <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 800965c:	4b84      	ldr	r3, [pc, #528]	@ (8009870 <HAL_SAI_Init+0x2a4>)
 800965e:	61bb      	str	r3, [r7, #24]
 8009660:	e00e      	b.n	8009680 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	4a7a      	ldr	r2, [pc, #488]	@ (8009850 <HAL_SAI_Init+0x284>)
 8009668:	4293      	cmp	r3, r2
 800966a:	d004      	beq.n	8009676 <HAL_SAI_Init+0xaa>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	4a80      	ldr	r2, [pc, #512]	@ (8009874 <HAL_SAI_Init+0x2a8>)
 8009672:	4293      	cmp	r3, r2
 8009674:	d102      	bne.n	800967c <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 8009676:	4b80      	ldr	r3, [pc, #512]	@ (8009878 <HAL_SAI_Init+0x2ac>)
 8009678:	61bb      	str	r3, [r7, #24]
 800967a:	e001      	b.n	8009680 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e23d      	b.n	8009afc <HAL_SAI_Init+0x530>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009686:	b2db      	uxtb	r3, r3
 8009688:	2b00      	cmp	r3, #0
 800968a:	d106      	bne.n	800969a <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f006 fdfb 	bl	8010290 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f000 fe20 	bl	800a2e0 <SAI_Disable>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d001      	beq.n	80096aa <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e228      	b.n	8009afc <HAL_SAI_Init+0x530>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2202      	movs	r2, #2
 80096ae:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	2b02      	cmp	r3, #2
 80096b8:	d00c      	beq.n	80096d4 <HAL_SAI_Init+0x108>
 80096ba:	2b02      	cmp	r3, #2
 80096bc:	d80d      	bhi.n	80096da <HAL_SAI_Init+0x10e>
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d002      	beq.n	80096c8 <HAL_SAI_Init+0xfc>
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d003      	beq.n	80096ce <HAL_SAI_Init+0x102>
 80096c6:	e008      	b.n	80096da <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80096c8:	2300      	movs	r3, #0
 80096ca:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80096cc:	e008      	b.n	80096e0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80096ce:	2310      	movs	r3, #16
 80096d0:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80096d2:	e005      	b.n	80096e0 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80096d4:	2320      	movs	r3, #32
 80096d6:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80096d8:	e002      	b.n	80096e0 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 80096da:	2300      	movs	r3, #0
 80096dc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 80096de:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	2b05      	cmp	r3, #5
 80096e6:	d832      	bhi.n	800974e <HAL_SAI_Init+0x182>
 80096e8:	a201      	add	r2, pc, #4	@ (adr r2, 80096f0 <HAL_SAI_Init+0x124>)
 80096ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ee:	bf00      	nop
 80096f0:	08009709 	.word	0x08009709
 80096f4:	0800970f 	.word	0x0800970f
 80096f8:	08009717 	.word	0x08009717
 80096fc:	0800971f 	.word	0x0800971f
 8009700:	0800972f 	.word	0x0800972f
 8009704:	0800973f 	.word	0x0800973f
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	61fb      	str	r3, [r7, #28]
      break;
 800970c:	e022      	b.n	8009754 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800970e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009712:	61fb      	str	r3, [r7, #28]
      break;
 8009714:	e01e      	b.n	8009754 <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009716:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800971a:	61fb      	str	r3, [r7, #28]
      break;
 800971c:	e01a      	b.n	8009754 <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800971e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009722:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8009724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009726:	f043 0301 	orr.w	r3, r3, #1
 800972a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800972c:	e012      	b.n	8009754 <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800972e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009732:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 8009734:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009736:	f043 0302 	orr.w	r3, r3, #2
 800973a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800973c:	e00a      	b.n	8009754 <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800973e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009742:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 8009744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009746:	f043 0303 	orr.w	r3, r3, #3
 800974a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800974c:	e002      	b.n	8009754 <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 800974e:	2300      	movs	r3, #0
 8009750:	61fb      	str	r3, [r7, #28]
      break;
 8009752:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 8009754:	69bb      	ldr	r3, [r7, #24]
 8009756:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009758:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6a1b      	ldr	r3, [r3, #32]
 800975e:	2b00      	cmp	r3, #0
 8009760:	f000 80c5 	beq.w	80098ee <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 8009764:	2300      	movs	r3, #0
 8009766:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	4a37      	ldr	r2, [pc, #220]	@ (800984c <HAL_SAI_Init+0x280>)
 800976e:	4293      	cmp	r3, r2
 8009770:	d004      	beq.n	800977c <HAL_SAI_Init+0x1b0>
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	4a37      	ldr	r2, [pc, #220]	@ (8009854 <HAL_SAI_Init+0x288>)
 8009778:	4293      	cmp	r3, r2
 800977a:	d106      	bne.n	800978a <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800977c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8009780:	f04f 0100 	mov.w	r1, #0
 8009784:	f7fe fc2e 	bl	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 8009788:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	4a33      	ldr	r2, [pc, #204]	@ (800985c <HAL_SAI_Init+0x290>)
 8009790:	4293      	cmp	r3, r2
 8009792:	d004      	beq.n	800979e <HAL_SAI_Init+0x1d2>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a31      	ldr	r2, [pc, #196]	@ (8009860 <HAL_SAI_Init+0x294>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d106      	bne.n	80097ac <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800979e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80097a2:	f04f 0100 	mov.w	r1, #0
 80097a6:	f7fe fc1d 	bl	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 80097aa:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4a2d      	ldr	r2, [pc, #180]	@ (8009868 <HAL_SAI_Init+0x29c>)
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d004      	beq.n	80097c0 <HAL_SAI_Init+0x1f4>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	4a2c      	ldr	r2, [pc, #176]	@ (800986c <HAL_SAI_Init+0x2a0>)
 80097bc:	4293      	cmp	r3, r2
 80097be:	d106      	bne.n	80097ce <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 80097c0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80097c4:	f04f 0100 	mov.w	r1, #0
 80097c8:	f7fe fc0c 	bl	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 80097cc:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a1f      	ldr	r2, [pc, #124]	@ (8009850 <HAL_SAI_Init+0x284>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d106      	bne.n	80097e6 <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 80097d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80097dc:	f04f 0100 	mov.w	r1, #0
 80097e0:	f7fe fc00 	bl	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 80097e4:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4a22      	ldr	r2, [pc, #136]	@ (8009874 <HAL_SAI_Init+0x2a8>)
 80097ec:	4293      	cmp	r3, r2
 80097ee:	d106      	bne.n	80097fe <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 80097f0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80097f4:	f04f 0100 	mov.w	r1, #0
 80097f8:	f7fe fbf4 	bl	8007fe4 <HAL_RCCEx_GetPeriphCLKFreq>
 80097fc:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009806:	d139      	bne.n	800987c <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800980c:	2b04      	cmp	r3, #4
 800980e:	d102      	bne.n	8009816 <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8009810:	2340      	movs	r3, #64	@ 0x40
 8009812:	60fb      	str	r3, [r7, #12]
 8009814:	e00a      	b.n	800982c <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800981a:	2b08      	cmp	r3, #8
 800981c:	d103      	bne.n	8009826 <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 800981e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009822:	60fb      	str	r3, [r7, #12]
 8009824:	e002      	b.n	800982c <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800982a:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 800982c:	697a      	ldr	r2, [r7, #20]
 800982e:	4613      	mov	r3, r2
 8009830:	009b      	lsls	r3, r3, #2
 8009832:	4413      	add	r3, r2
 8009834:	005b      	lsls	r3, r3, #1
 8009836:	4619      	mov	r1, r3
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	6a1b      	ldr	r3, [r3, #32]
 800983c:	68fa      	ldr	r2, [r7, #12]
 800983e:	fb02 f303 	mul.w	r3, r2, r3
 8009842:	fbb1 f3f3 	udiv	r3, r1, r3
 8009846:	613b      	str	r3, [r7, #16]
 8009848:	e030      	b.n	80098ac <HAL_SAI_Init+0x2e0>
 800984a:	bf00      	nop
 800984c:	40015804 	.word	0x40015804
 8009850:	58005404 	.word	0x58005404
 8009854:	40015824 	.word	0x40015824
 8009858:	40015800 	.word	0x40015800
 800985c:	40015c04 	.word	0x40015c04
 8009860:	40015c24 	.word	0x40015c24
 8009864:	40015c00 	.word	0x40015c00
 8009868:	40016004 	.word	0x40016004
 800986c:	40016024 	.word	0x40016024
 8009870:	40016000 	.word	0x40016000
 8009874:	58005424 	.word	0x58005424
 8009878:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009880:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009884:	d101      	bne.n	800988a <HAL_SAI_Init+0x2be>
 8009886:	2302      	movs	r3, #2
 8009888:	e000      	b.n	800988c <HAL_SAI_Init+0x2c0>
 800988a:	2301      	movs	r3, #1
 800988c:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 800988e:	697a      	ldr	r2, [r7, #20]
 8009890:	4613      	mov	r3, r2
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	4413      	add	r3, r2
 8009896:	005b      	lsls	r3, r3, #1
 8009898:	4619      	mov	r1, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6a1b      	ldr	r3, [r3, #32]
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	fb02 f303 	mul.w	r3, r2, r3
 80098a4:	021b      	lsls	r3, r3, #8
 80098a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80098aa:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	4a95      	ldr	r2, [pc, #596]	@ (8009b04 <HAL_SAI_Init+0x538>)
 80098b0:	fba2 2303 	umull	r2, r3, r2, r3
 80098b4:	08da      	lsrs	r2, r3, #3
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80098ba:	6939      	ldr	r1, [r7, #16]
 80098bc:	4b91      	ldr	r3, [pc, #580]	@ (8009b04 <HAL_SAI_Init+0x538>)
 80098be:	fba3 2301 	umull	r2, r3, r3, r1
 80098c2:	08da      	lsrs	r2, r3, #3
 80098c4:	4613      	mov	r3, r2
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	4413      	add	r3, r2
 80098ca:	005b      	lsls	r3, r3, #1
 80098cc:	1aca      	subs	r2, r1, r3
 80098ce:	2a08      	cmp	r2, #8
 80098d0:	d904      	bls.n	80098dc <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098d6:	1c5a      	adds	r2, r3, #1
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098e0:	2b04      	cmp	r3, #4
 80098e2:	d104      	bne.n	80098ee <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e8:	085a      	lsrs	r2, r3, #1
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	685b      	ldr	r3, [r3, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d003      	beq.n	80098fe <HAL_SAI_Init+0x332>
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	685b      	ldr	r3, [r3, #4]
 80098fa:	2b02      	cmp	r3, #2
 80098fc:	d109      	bne.n	8009912 <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009902:	2b01      	cmp	r3, #1
 8009904:	d101      	bne.n	800990a <HAL_SAI_Init+0x33e>
 8009906:	2300      	movs	r3, #0
 8009908:	e001      	b.n	800990e <HAL_SAI_Init+0x342>
 800990a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800990e:	623b      	str	r3, [r7, #32]
 8009910:	e008      	b.n	8009924 <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009916:	2b01      	cmp	r3, #1
 8009918:	d102      	bne.n	8009920 <HAL_SAI_Init+0x354>
 800991a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800991e:	e000      	b.n	8009922 <HAL_SAI_Init+0x356>
 8009920:	2300      	movs	r3, #0
 8009922:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 8009924:	f7f6 ff80 	bl	8000828 <HAL_GetREVID>
 8009928:	4603      	mov	r3, r0
 800992a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800992e:	d331      	bcc.n	8009994 <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	6819      	ldr	r1, [r3, #0]
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	4b73      	ldr	r3, [pc, #460]	@ (8009b08 <HAL_SAI_Init+0x53c>)
 800993c:	400b      	ands	r3, r1
 800993e:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	6819      	ldr	r1, [r3, #0]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	685a      	ldr	r2, [r3, #4]
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800994e:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009954:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800995a:	431a      	orrs	r2, r3
 800995c:	6a3b      	ldr	r3, [r7, #32]
 800995e:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8009960:	69fb      	ldr	r3, [r7, #28]
 8009962:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 8009968:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	695b      	ldr	r3, [r3, #20]
 800996e:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009974:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800997a:	051b      	lsls	r3, r3, #20
 800997c:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8009982:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	691b      	ldr	r3, [r3, #16]
 8009988:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	430a      	orrs	r2, r1
 8009990:	601a      	str	r2, [r3, #0]
 8009992:	e02d      	b.n	80099f0 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	6819      	ldr	r1, [r3, #0]
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	4b5b      	ldr	r3, [pc, #364]	@ (8009b0c <HAL_SAI_Init+0x540>)
 80099a0:	400b      	ands	r3, r1
 80099a2:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	6819      	ldr	r1, [r3, #0]
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	685a      	ldr	r2, [r3, #4]
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099b2:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80099b8:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80099be:	431a      	orrs	r2, r3
 80099c0:	6a3b      	ldr	r3, [r7, #32]
 80099c2:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 80099c4:	69fb      	ldr	r3, [r7, #28]
 80099c6:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                            ckstr_bits | syncen_bits |                             \
 80099cc:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 80099d8:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099de:	051b      	lsls	r3, r3, #20
 80099e0:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 80099e6:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	430a      	orrs	r2, r1
 80099ee:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	6859      	ldr	r1, [r3, #4]
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681a      	ldr	r2, [r3, #0]
 80099fa:	4b45      	ldr	r3, [pc, #276]	@ (8009b10 <HAL_SAI_Init+0x544>)
 80099fc:	400b      	ands	r3, r1
 80099fe:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	6859      	ldr	r1, [r3, #4]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	69da      	ldr	r2, [r3, #28]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a0e:	431a      	orrs	r2, r3
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009a14:	431a      	orrs	r2, r3
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	430a      	orrs	r2, r1
 8009a1c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	6899      	ldr	r1, [r3, #8]
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681a      	ldr	r2, [r3, #0]
 8009a28:	4b3a      	ldr	r3, [pc, #232]	@ (8009b14 <HAL_SAI_Init+0x548>)
 8009a2a:	400b      	ands	r3, r1
 8009a2c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	6899      	ldr	r1, [r3, #8]
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a38:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009a3e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                           hsai->FrameInit.FSOffset |
 8009a44:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                           hsai->FrameInit.FSDefinition |
 8009a4a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a50:	3b01      	subs	r3, #1
 8009a52:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8009a54:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	430a      	orrs	r2, r1
 8009a5c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	68d9      	ldr	r1, [r3, #12]
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681a      	ldr	r2, [r3, #0]
 8009a68:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8009a6c:	400b      	ands	r3, r1
 8009a6e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	68d9      	ldr	r1, [r3, #12]
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009a7e:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a84:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009a86:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a8c:	3b01      	subs	r3, #1
 8009a8e:	021b      	lsls	r3, r3, #8
 8009a90:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	430a      	orrs	r2, r1
 8009a98:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4a1e      	ldr	r2, [pc, #120]	@ (8009b18 <HAL_SAI_Init+0x54c>)
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d004      	beq.n	8009aae <HAL_SAI_Init+0x4e2>
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4a1c      	ldr	r2, [pc, #112]	@ (8009b1c <HAL_SAI_Init+0x550>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d119      	bne.n	8009ae2 <HAL_SAI_Init+0x516>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 8009aae:	69bb      	ldr	r3, [r7, #24]
 8009ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ab2:	f023 0201 	bic.w	r2, r3, #1
 8009ab6:	69bb      	ldr	r3, [r7, #24]
 8009ab8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009ac0:	2b01      	cmp	r3, #1
 8009ac2:	d10e      	bne.n	8009ae2 <HAL_SAI_Init+0x516>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009acc:	3b01      	subs	r3, #1
 8009ace:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 8009ad0:	431a      	orrs	r2, r3
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	645a      	str	r2, [r3, #68]	@ 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 8009ad6:	69bb      	ldr	r3, [r7, #24]
 8009ad8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ada:	f043 0201 	orr.w	r2, r3, #1
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2201      	movs	r2, #1
 8009aee:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2200      	movs	r2, #0
 8009af6:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 8009afa:	2300      	movs	r3, #0
}
 8009afc:	4618      	mov	r0, r3
 8009afe:	3728      	adds	r7, #40	@ 0x28
 8009b00:	46bd      	mov	sp, r7
 8009b02:	bd80      	pop	{r7, pc}
 8009b04:	cccccccd 	.word	0xcccccccd
 8009b08:	f005c010 	.word	0xf005c010
 8009b0c:	f805c010 	.word	0xf805c010
 8009b10:	ffff1ff0 	.word	0xffff1ff0
 8009b14:	fff88000 	.word	0xfff88000
 8009b18:	40015804 	.word	0x40015804
 8009b1c:	58005404 	.word	0x58005404

08009b20 <HAL_SAI_Abort>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b084      	sub	sp, #16
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hsai);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009b32:	2b01      	cmp	r3, #1
 8009b34:	d101      	bne.n	8009b3a <HAL_SAI_Abort+0x1a>
 8009b36:	2302      	movs	r3, #2
 8009b38:	e07d      	b.n	8009c36 <HAL_SAI_Abort+0x116>
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  /* Disable SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fbcc 	bl	800a2e0 <SAI_Disable>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d001      	beq.n	8009b52 <HAL_SAI_Abort+0x32>
  {
    status = HAL_ERROR;
 8009b4e:	2301      	movs	r3, #1
 8009b50:	73fb      	strb	r3, [r7, #15]
  }

  /* Check SAI DMA is enabled or not */
  if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009b5c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009b60:	d14f      	bne.n	8009c02 <HAL_SAI_Abort+0xe2>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681a      	ldr	r2, [r3, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8009b70:	601a      	str	r2, [r3, #0]

    /* Abort the SAI Tx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_TX)&& (hsai->hdmatx != NULL))
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	2b12      	cmp	r3, #18
 8009b7c:	d11d      	bne.n	8009bba <HAL_SAI_Abort+0x9a>
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d018      	beq.n	8009bba <HAL_SAI_Abort+0x9a>
    {
      if (HAL_DMA_Abort(hsai->hdmatx) != HAL_OK)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7f7 fd2c 	bl	80015ec <HAL_DMA_Abort>
 8009b94:	4603      	mov	r3, r0
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d00f      	beq.n	8009bba <HAL_SAI_Abort+0x9a>
      {
        /* If the DMA Tx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmatx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ba0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ba2:	2b80      	cmp	r3, #128	@ 0x80
 8009ba4:	d009      	beq.n	8009bba <HAL_SAI_Abort+0x9a>
        {
          status = HAL_ERROR;
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009bb0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        }
      }
    }

    /* Abort the SAI Rx DMA Stream */
    if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL))
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009bc0:	b2db      	uxtb	r3, r3
 8009bc2:	2b22      	cmp	r3, #34	@ 0x22
 8009bc4:	d11d      	bne.n	8009c02 <HAL_SAI_Abort+0xe2>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d018      	beq.n	8009c02 <HAL_SAI_Abort+0xe2>
    {
      if (HAL_DMA_Abort(hsai->hdmarx) != HAL_OK)
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7f7 fd08 	bl	80015ec <HAL_DMA_Abort>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d00f      	beq.n	8009c02 <HAL_SAI_Abort+0xe2>
      {
        /* If the DMA Rx errorCode is different from DMA No Transfer then return Error */
        if (hsai->hdmarx->ErrorCode != HAL_DMA_ERROR_NO_XFER)
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009be8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bea:	2b80      	cmp	r3, #128	@ 0x80
 8009bec:	d009      	beq.n	8009c02 <HAL_SAI_Abort+0xe2>
        {
          status = HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	73fb      	strb	r3, [r7, #15]
          hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009bf8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      }
    }
  }

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	2200      	movs	r2, #0
 8009c08:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c12:	619a      	str	r2, [r3, #24]

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	685a      	ldr	r2, [r3, #4]
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f042 0208 	orr.w	r2, r2, #8
 8009c22:	605a      	str	r2, [r3, #4]

  /* Set hsai state to ready */
  hsai->State = HAL_SAI_STATE_READY;
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Process Unlocked */
  __HAL_UNLOCK(hsai);
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2200      	movs	r2, #0
 8009c30:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

  return status;
 8009c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3710      	adds	r7, #16
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
	...

08009c40 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b086      	sub	sp, #24
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	60f8      	str	r0, [r7, #12]
 8009c48:	60b9      	str	r1, [r7, #8]
 8009c4a:	4613      	mov	r3, r2
 8009c4c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8009c4e:	f7f6 fdbb 	bl	80007c8 <HAL_GetTick>
 8009c52:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8009c54:	68bb      	ldr	r3, [r7, #8]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d002      	beq.n	8009c60 <HAL_SAI_Transmit_DMA+0x20>
 8009c5a:	88fb      	ldrh	r3, [r7, #6]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d101      	bne.n	8009c64 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8009c60:	2301      	movs	r3, #1
 8009c62:	e098      	b.n	8009d96 <HAL_SAI_Transmit_DMA+0x156>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009c6a:	b2db      	uxtb	r3, r3
 8009c6c:	2b01      	cmp	r3, #1
 8009c6e:	f040 8091 	bne.w	8009d94 <HAL_SAI_Transmit_DMA+0x154>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d101      	bne.n	8009c80 <HAL_SAI_Transmit_DMA+0x40>
 8009c7c:	2302      	movs	r3, #2
 8009c7e:	e08a      	b.n	8009d96 <HAL_SAI_Transmit_DMA+0x156>
 8009c80:	68fb      	ldr	r3, [r7, #12]
 8009c82:	2201      	movs	r2, #1
 8009c84:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	68ba      	ldr	r2, [r7, #8]
 8009c8c:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	88fa      	ldrh	r2, [r7, #6]
 8009c92:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	88fa      	ldrh	r2, [r7, #6]
 8009c9a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	2212      	movs	r2, #18
 8009caa:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cb4:	4a3a      	ldr	r2, [pc, #232]	@ (8009da0 <HAL_SAI_Transmit_DMA+0x160>)
 8009cb6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cbe:	4a39      	ldr	r2, [pc, #228]	@ (8009da4 <HAL_SAI_Transmit_DMA+0x164>)
 8009cc0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cc8:	4a37      	ldr	r2, [pc, #220]	@ (8009da8 <HAL_SAI_Transmit_DMA+0x168>)
 8009cca:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009ce0:	4619      	mov	r1, r3
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	331c      	adds	r3, #28
 8009ce8:	461a      	mov	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8009cf0:	f7f7 fa12 	bl	8001118 <HAL_DMA_Start_IT>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d005      	beq.n	8009d06 <HAL_SAI_Transmit_DMA+0xc6>
    {
      __HAL_UNLOCK(hsai);
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8009d02:	2301      	movs	r3, #1
 8009d04:	e047      	b.n	8009d96 <HAL_SAI_Transmit_DMA+0x156>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009d06:	2100      	movs	r1, #0
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f000 fab2 	bl	800a272 <SAI_InterruptFlag>
 8009d0e:	4601      	mov	r1, r0
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	691a      	ldr	r2, [r3, #16]
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	430a      	orrs	r2, r1
 8009d1c:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681a      	ldr	r2, [r3, #0]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009d2c:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009d2e:	e015      	b.n	8009d5c <HAL_SAI_Transmit_DMA+0x11c>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8009d30:	f7f6 fd4a 	bl	80007c8 <HAL_GetTick>
 8009d34:	4602      	mov	r2, r0
 8009d36:	697b      	ldr	r3, [r7, #20]
 8009d38:	1ad3      	subs	r3, r2, r3
 8009d3a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009d3e:	d90d      	bls.n	8009d5c <HAL_SAI_Transmit_DMA+0x11c>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009d46:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	2200      	movs	r2, #0
 8009d54:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

        return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e01c      	b.n	8009d96 <HAL_SAI_Transmit_DMA+0x156>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	695b      	ldr	r3, [r3, #20]
 8009d62:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d0e2      	beq.n	8009d30 <HAL_SAI_Transmit_DMA+0xf0>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d107      	bne.n	8009d88 <HAL_SAI_Transmit_DMA+0x148>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	681a      	ldr	r2, [r3, #0]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009d86:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8009d90:	2300      	movs	r3, #0
 8009d92:	e000      	b.n	8009d96 <HAL_SAI_Transmit_DMA+0x156>
  }
  else
  {
    return HAL_BUSY;
 8009d94:	2302      	movs	r3, #2
  }
}
 8009d96:	4618      	mov	r0, r3
 8009d98:	3718      	adds	r7, #24
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	bd80      	pop	{r7, pc}
 8009d9e:	bf00      	nop
 8009da0:	0800a3b5 	.word	0x0800a3b5
 8009da4:	0800a355 	.word	0x0800a355
 8009da8:	0800a44d 	.word	0x0800a44d

08009dac <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	b084      	sub	sp, #16
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	60f8      	str	r0, [r7, #12]
 8009db4:	60b9      	str	r1, [r7, #8]
 8009db6:	4613      	mov	r3, r2
 8009db8:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8009dba:	68bb      	ldr	r3, [r7, #8]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d002      	beq.n	8009dc6 <HAL_SAI_Receive_DMA+0x1a>
 8009dc0:	88fb      	ldrh	r3, [r7, #6]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d101      	bne.n	8009dca <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8009dc6:	2301      	movs	r3, #1
 8009dc8:	e079      	b.n	8009ebe <HAL_SAI_Receive_DMA+0x112>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009dd0:	b2db      	uxtb	r3, r3
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d172      	bne.n	8009ebc <HAL_SAI_Receive_DMA+0x110>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d101      	bne.n	8009de4 <HAL_SAI_Receive_DMA+0x38>
 8009de0:	2302      	movs	r3, #2
 8009de2:	e06c      	b.n	8009ebe <HAL_SAI_Receive_DMA+0x112>
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    hsai->pBuffPtr = pData;
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	68ba      	ldr	r2, [r7, #8]
 8009df0:	679a      	str	r2, [r3, #120]	@ 0x78
    hsai->XferSize = Size;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	88fa      	ldrh	r2, [r7, #6]
 8009df6:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
    hsai->XferCount = Size;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	88fa      	ldrh	r2, [r7, #6]
 8009dfe:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2200      	movs	r2, #0
 8009e06:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2222      	movs	r2, #34	@ 0x22
 8009e0e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e18:	4a2b      	ldr	r2, [pc, #172]	@ (8009ec8 <HAL_SAI_Receive_DMA+0x11c>)
 8009e1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e22:	4a2a      	ldr	r2, [pc, #168]	@ (8009ecc <HAL_SAI_Receive_DMA+0x120>)
 8009e24:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e2c:	4a28      	ldr	r2, [pc, #160]	@ (8009ed0 <HAL_SAI_Receive_DMA+0x124>)
 8009e2e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009e36:	2200      	movs	r2, #0
 8009e38:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f8d3 0084 	ldr.w	r0, [r3, #132]	@ 0x84
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	331c      	adds	r3, #28
 8009e46:	4619      	mov	r1, r3
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e4c:	461a      	mov	r2, r3
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	f8b3 307c 	ldrh.w	r3, [r3, #124]	@ 0x7c
 8009e54:	f7f7 f960 	bl	8001118 <HAL_DMA_Start_IT>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	d005      	beq.n	8009e6a <HAL_SAI_Receive_DMA+0xbe>
    {
      __HAL_UNLOCK(hsai);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	2200      	movs	r2, #0
 8009e62:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
      return  HAL_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	e029      	b.n	8009ebe <HAL_SAI_Receive_DMA+0x112>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8009e6a:	2100      	movs	r1, #0
 8009e6c:	68f8      	ldr	r0, [r7, #12]
 8009e6e:	f000 fa00 	bl	800a272 <SAI_InterruptFlag>
 8009e72:	4601      	mov	r1, r0
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	691a      	ldr	r2, [r3, #16]
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8009e82:	68fb      	ldr	r3, [r7, #12]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	681a      	ldr	r2, [r3, #0]
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8009e90:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d107      	bne.n	8009eb0 <HAL_SAI_Receive_DMA+0x104>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	681a      	ldr	r2, [r3, #0]
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8009eae:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90

    return HAL_OK;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	e000      	b.n	8009ebe <HAL_SAI_Receive_DMA+0x112>
  }
  else
  {
    return HAL_BUSY;
 8009ebc:	2302      	movs	r3, #2
  }
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3710      	adds	r7, #16
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	0800a431 	.word	0x0800a431
 8009ecc:	0800a3d1 	.word	0x0800a3d1
 8009ed0:	0800a44d 	.word	0x0800a44d

08009ed4 <HAL_SAI_IRQHandler>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b086      	sub	sp, #24
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
  if (hsai->State != HAL_SAI_STATE_RESET)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009ee2:	b2db      	uxtb	r3, r3
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	f000 81a7 	beq.w	800a238 <HAL_SAI_IRQHandler+0x364>
  {
    uint32_t itflags = hsai->Instance->SR;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	695b      	ldr	r3, [r3, #20]
 8009ef0:	617b      	str	r3, [r7, #20]
    uint32_t itsources = hsai->Instance->IMR;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	691b      	ldr	r3, [r3, #16]
 8009ef8:	613b      	str	r3, [r7, #16]
    uint32_t cr1config = hsai->Instance->CR1;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	60fb      	str	r3, [r7, #12]
    uint32_t tmperror;

    /* SAI Fifo request interrupt occurred ------------------------------------*/
    if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ))
 8009f02:	697b      	ldr	r3, [r7, #20]
 8009f04:	f003 0308 	and.w	r3, r3, #8
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d00a      	beq.n	8009f22 <HAL_SAI_IRQHandler+0x4e>
 8009f0c:	693b      	ldr	r3, [r7, #16]
 8009f0e:	f003 0308 	and.w	r3, r3, #8
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d005      	beq.n	8009f22 <HAL_SAI_IRQHandler+0x4e>
    {
      hsai->InterruptServiceRoutine(hsai);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	4798      	blx	r3
 8009f20:	e18a      	b.n	800a238 <HAL_SAI_IRQHandler+0x364>
    }
    /* SAI Overrun error interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR))
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	f003 0301 	and.w	r3, r3, #1
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d01e      	beq.n	8009f6a <HAL_SAI_IRQHandler+0x96>
 8009f2c:	693b      	ldr	r3, [r7, #16]
 8009f2e:	f003 0301 	and.w	r3, r3, #1
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d019      	beq.n	8009f6a <HAL_SAI_IRQHandler+0x96>
    {
      /* Clear the SAI Overrun flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	2201      	movs	r2, #1
 8009f3c:	619a      	str	r2, [r3, #24]
      /* Get the SAI error code */
      tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 8009f44:	b2db      	uxtb	r3, r3
 8009f46:	2b22      	cmp	r3, #34	@ 0x22
 8009f48:	d101      	bne.n	8009f4e <HAL_SAI_IRQHandler+0x7a>
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	e000      	b.n	8009f50 <HAL_SAI_IRQHandler+0x7c>
 8009f4e:	2302      	movs	r3, #2
 8009f50:	60bb      	str	r3, [r7, #8]
      /* Change the SAI error code */
      hsai->ErrorCode |= tmperror;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	431a      	orrs	r2, r3
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f000 f96e 	bl	800a244 <HAL_SAI_ErrorCallback>
 8009f68:	e166      	b.n	800a238 <HAL_SAI_IRQHandler+0x364>
#endif
    }
    /* SAI mutedet interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET))
 8009f6a:	697b      	ldr	r3, [r7, #20]
 8009f6c:	f003 0302 	and.w	r3, r3, #2
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d013      	beq.n	8009f9c <HAL_SAI_IRQHandler+0xc8>
 8009f74:	693b      	ldr	r3, [r7, #16]
 8009f76:	f003 0302 	and.w	r3, r3, #2
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00e      	beq.n	8009f9c <HAL_SAI_IRQHandler+0xc8>
    {
      /* Clear the SAI mutedet flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET);
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2202      	movs	r2, #2
 8009f84:	619a      	str	r2, [r3, #24]
      /* call the call back function */
      if (hsai->mutecallback != NULL)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	f000 8153 	beq.w	800a238 <HAL_SAI_IRQHandler+0x364>
      {
        /* inform the user that an RX mute event has been detected */
        hsai->mutecallback();
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009f98:	4798      	blx	r3
      if (hsai->mutecallback != NULL)
 8009f9a:	e14d      	b.n	800a238 <HAL_SAI_IRQHandler+0x364>
      }
    }
    /* SAI AFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET))
 8009f9c:	697b      	ldr	r3, [r7, #20]
 8009f9e:	f003 0320 	and.w	r3, r3, #32
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d05b      	beq.n	800a05e <HAL_SAI_IRQHandler+0x18a>
 8009fa6:	693b      	ldr	r3, [r7, #16]
 8009fa8:	f003 0320 	and.w	r3, r3, #32
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d056      	beq.n	800a05e <HAL_SAI_IRQHandler+0x18a>
    {
      /* Clear the SAI AFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	2220      	movs	r2, #32
 8009fb6:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009fbe:	f043 0204 	orr.w	r2, r3, #4
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d03e      	beq.n	800a050 <HAL_SAI_IRQHandler+0x17c>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d018      	beq.n	800a00e <HAL_SAI_IRQHandler+0x13a>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fe2:	4a97      	ldr	r2, [pc, #604]	@ (800a240 <HAL_SAI_IRQHandler+0x36c>)
 8009fe4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7f7 fe1b 	bl	8001c28 <HAL_DMA_Abort_IT>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d00a      	beq.n	800a00e <HAL_SAI_IRQHandler+0x13a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ffe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 f91b 	bl	800a244 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a014:	2b00      	cmp	r3, #0
 800a016:	f000 810a 	beq.w	800a22e <HAL_SAI_IRQHandler+0x35a>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a020:	4a87      	ldr	r2, [pc, #540]	@ (800a240 <HAL_SAI_IRQHandler+0x36c>)
 800a022:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a02a:	4618      	mov	r0, r3
 800a02c:	f7f7 fdfc 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a030:	4603      	mov	r3, r0
 800a032:	2b00      	cmp	r3, #0
 800a034:	f000 80fb 	beq.w	800a22e <HAL_SAI_IRQHandler+0x35a>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a03e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a048:	6878      	ldr	r0, [r7, #4]
 800a04a:	f000 f8fb 	bl	800a244 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a04e:	e0ee      	b.n	800a22e <HAL_SAI_IRQHandler+0x35a>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800a050:	6878      	ldr	r0, [r7, #4]
 800a052:	f7ff fd65 	bl	8009b20 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 f8f4 	bl	800a244 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a05c:	e0e7      	b.n	800a22e <HAL_SAI_IRQHandler+0x35a>
#endif
      }
    }
    /* SAI LFSDET interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET))
 800a05e:	697b      	ldr	r3, [r7, #20]
 800a060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a064:	2b00      	cmp	r3, #0
 800a066:	d05b      	beq.n	800a120 <HAL_SAI_IRQHandler+0x24c>
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d056      	beq.n	800a120 <HAL_SAI_IRQHandler+0x24c>
    {
      /* Clear the SAI LFSDET flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	2240      	movs	r2, #64	@ 0x40
 800a078:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a080:	f043 0208 	orr.w	r2, r3, #8
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a090:	2b00      	cmp	r3, #0
 800a092:	d03e      	beq.n	800a112 <HAL_SAI_IRQHandler+0x23e>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d018      	beq.n	800a0d0 <HAL_SAI_IRQHandler+0x1fc>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0a4:	4a66      	ldr	r2, [pc, #408]	@ (800a240 <HAL_SAI_IRQHandler+0x36c>)
 800a0a6:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7f7 fdba 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d00a      	beq.n	800a0d0 <HAL_SAI_IRQHandler+0x1fc>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a0c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 f8ba 	bl	800a244 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	f000 80ab 	beq.w	800a232 <HAL_SAI_IRQHandler+0x35e>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0e2:	4a57      	ldr	r2, [pc, #348]	@ (800a240 <HAL_SAI_IRQHandler+0x36c>)
 800a0e4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7f7 fd9b 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	f000 809c 	beq.w	800a232 <HAL_SAI_IRQHandler+0x35e>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a100:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 f89a 	bl	800a244 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a110:	e08f      	b.n	800a232 <HAL_SAI_IRQHandler+0x35e>
      }
      else
      {
        /* Abort SAI */
        /* No need to check return value because HAL_SAI_ErrorCallback will be called later */
        (void) HAL_SAI_Abort(hsai);
 800a112:	6878      	ldr	r0, [r7, #4]
 800a114:	f7ff fd04 	bl	8009b20 <HAL_SAI_Abort>

        /* Set error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f893 	bl	800a244 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a11e:	e088      	b.n	800a232 <HAL_SAI_IRQHandler+0x35e>
#endif
      }
    }
    /* SAI WCKCFG interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG))
 800a120:	697b      	ldr	r3, [r7, #20]
 800a122:	f003 0304 	and.w	r3, r3, #4
 800a126:	2b00      	cmp	r3, #0
 800a128:	d067      	beq.n	800a1fa <HAL_SAI_IRQHandler+0x326>
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	f003 0304 	and.w	r3, r3, #4
 800a130:	2b00      	cmp	r3, #0
 800a132:	d062      	beq.n	800a1fa <HAL_SAI_IRQHandler+0x326>
    {
      /* Clear the SAI WCKCFG flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG);
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	2204      	movs	r2, #4
 800a13a:	619a      	str	r2, [r3, #24]

      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a142:	f043 0220 	orr.w	r2, r3, #32
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

      /* Check SAI DMA is enabled or not */
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a152:	2b00      	cmp	r3, #0
 800a154:	d03c      	beq.n	800a1d0 <HAL_SAI_IRQHandler+0x2fc>
      {
        /* Abort the SAI DMA Streams */
        if (hsai->hdmatx != NULL)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d018      	beq.n	800a192 <HAL_SAI_IRQHandler+0x2be>
        {
          /* Set the DMA Tx abort callback */
          hsai->hdmatx->XferAbortCallback = SAI_DMAAbort;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a166:	4a36      	ldr	r2, [pc, #216]	@ (800a240 <HAL_SAI_IRQHandler+0x36c>)
 800a168:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a170:	4618      	mov	r0, r3
 800a172:	f7f7 fd59 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d00a      	beq.n	800a192 <HAL_SAI_IRQHandler+0x2be>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a182:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 f859 	bl	800a244 <HAL_SAI_ErrorCallback>
#endif
          }
        }
        if (hsai->hdmarx != NULL)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d04c      	beq.n	800a236 <HAL_SAI_IRQHandler+0x362>
        {
          /* Set the DMA Rx abort callback */
          hsai->hdmarx->XferAbortCallback = SAI_DMAAbort;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1a2:	4a27      	ldr	r2, [pc, #156]	@ (800a240 <HAL_SAI_IRQHandler+0x36c>)
 800a1a4:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Abort DMA in IT mode */
          if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a1ac:	4618      	mov	r0, r3
 800a1ae:	f7f7 fd3b 	bl	8001c28 <HAL_DMA_Abort_IT>
 800a1b2:	4603      	mov	r3, r0
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d03e      	beq.n	800a236 <HAL_SAI_IRQHandler+0x362>
          {
            /* Update SAI error code */
            hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a1be:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

            /* Call SAI error callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
            hsai->ErrorCallback(hsai);
#else
            HAL_SAI_ErrorCallback(hsai);
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 f83b 	bl	800a244 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a1ce:	e032      	b.n	800a236 <HAL_SAI_IRQHandler+0x362>
      }
      else
      {
        /* If WCKCFG occurs, SAI audio block is automatically disabled */
        /* Disable all interrupts and clear all flags */
        hsai->Instance->IMR = 0U;
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	611a      	str	r2, [r3, #16]
        hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800a1e0:	619a      	str	r2, [r3, #24]
        /* Set the SAI state to ready to be able to start again the process */
        hsai->State = HAL_SAI_STATE_READY;
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	2201      	movs	r2, #1
 800a1e6:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

        /* Initialize XferCount */
        hsai->XferCount = 0U;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

        /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
        hsai->ErrorCallback(hsai);
#else
        HAL_SAI_ErrorCallback(hsai);
 800a1f2:	6878      	ldr	r0, [r7, #4]
 800a1f4:	f000 f826 	bl	800a244 <HAL_SAI_ErrorCallback>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a1f8:	e01d      	b.n	800a236 <HAL_SAI_IRQHandler+0x362>
#endif
      }
    }
    /* SAI CNRDY interrupt occurred ----------------------------------*/
    else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY))
 800a1fa:	697b      	ldr	r3, [r7, #20]
 800a1fc:	f003 0310 	and.w	r3, r3, #16
 800a200:	2b00      	cmp	r3, #0
 800a202:	d019      	beq.n	800a238 <HAL_SAI_IRQHandler+0x364>
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	f003 0310 	and.w	r3, r3, #16
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d014      	beq.n	800a238 <HAL_SAI_IRQHandler+0x364>
    {
      /* Clear the SAI CNRDY flag */
      __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	2210      	movs	r2, #16
 800a214:	619a      	str	r2, [r3, #24]
      /* Change the SAI error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a21c:	f043 0210 	orr.w	r2, r3, #16
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
      hsai->ErrorCallback(hsai);
#else
      HAL_SAI_ErrorCallback(hsai);
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 f80c 	bl	800a244 <HAL_SAI_ErrorCallback>
    else
    {
      /* Nothing to do */
    }
  }
}
 800a22c:	e004      	b.n	800a238 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a22e:	bf00      	nop
 800a230:	e002      	b.n	800a238 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a232:	bf00      	nop
 800a234:	e000      	b.n	800a238 <HAL_SAI_IRQHandler+0x364>
      if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN)
 800a236:	bf00      	nop
}
 800a238:	bf00      	nop
 800a23a:	3718      	adds	r7, #24
 800a23c:	46bd      	mov	sp, r7
 800a23e:	bd80      	pop	{r7, pc}
 800a240:	0800a4ab 	.word	0x0800a4ab

0800a244 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 800a244:	b480      	push	{r7}
 800a246:	b083      	sub	sp, #12
 800a248:	af00      	add	r7, sp, #0
 800a24a:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 800a24c:	bf00      	nop
 800a24e:	370c      	adds	r7, #12
 800a250:	46bd      	mov	sp, r7
 800a252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a256:	4770      	bx	lr

0800a258 <HAL_SAI_GetError>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for the specified SAI Block.
  * @retval SAI Error Code
  */
uint32_t HAL_SAI_GetError(const SAI_HandleTypeDef *hsai)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  return hsai->ErrorCode;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
}
 800a266:	4618      	mov	r0, r3
 800a268:	370c      	adds	r7, #12
 800a26a:	46bd      	mov	sp, r7
 800a26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a270:	4770      	bx	lr

0800a272 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 800a272:	b480      	push	{r7}
 800a274:	b085      	sub	sp, #20
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
 800a27a:	460b      	mov	r3, r1
 800a27c:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800a27e:	2301      	movs	r3, #1
 800a280:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800a282:	78fb      	ldrb	r3, [r7, #3]
 800a284:	2b01      	cmp	r3, #1
 800a286:	d103      	bne.n	800a290 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	f043 0308 	orr.w	r3, r3, #8
 800a28e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a294:	2b08      	cmp	r3, #8
 800a296:	d10b      	bne.n	800a2b0 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800a29c:	2b03      	cmp	r3, #3
 800a29e:	d003      	beq.n	800a2a8 <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	685b      	ldr	r3, [r3, #4]
 800a2a4:	2b01      	cmp	r3, #1
 800a2a6:	d103      	bne.n	800a2b0 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	f043 0310 	orr.w	r3, r3, #16
 800a2ae:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	685b      	ldr	r3, [r3, #4]
 800a2b4:	2b03      	cmp	r3, #3
 800a2b6:	d003      	beq.n	800a2c0 <SAI_InterruptFlag+0x4e>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	2b02      	cmp	r3, #2
 800a2be:	d104      	bne.n	800a2ca <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800a2c6:	60fb      	str	r3, [r7, #12]
 800a2c8:	e003      	b.n	800a2d2 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800a2ca:	68fb      	ldr	r3, [r7, #12]
 800a2cc:	f043 0304 	orr.w	r3, r3, #4
 800a2d0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800a2d2:	68fb      	ldr	r3, [r7, #12]
}
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	3714      	adds	r7, #20
 800a2d8:	46bd      	mov	sp, r7
 800a2da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2de:	4770      	bx	lr

0800a2e0 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800a2e0:	b480      	push	{r7}
 800a2e2:	b085      	sub	sp, #20
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 800a2e8:	4b18      	ldr	r3, [pc, #96]	@ (800a34c <SAI_Disable+0x6c>)
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	4a18      	ldr	r2, [pc, #96]	@ (800a350 <SAI_Disable+0x70>)
 800a2ee:	fba2 2303 	umull	r2, r3, r2, r3
 800a2f2:	0b1b      	lsrs	r3, r3, #12
 800a2f4:	009b      	lsls	r3, r3, #2
 800a2f6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a30a:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10a      	bne.n	800a328 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a318:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
      status = HAL_TIMEOUT;
 800a322:	2303      	movs	r3, #3
 800a324:	72fb      	strb	r3, [r7, #11]
      break;
 800a326:	e009      	b.n	800a33c <SAI_Disable+0x5c>
    }
    count--;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	3b01      	subs	r3, #1
 800a32c:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d1e7      	bne.n	800a30c <SAI_Disable+0x2c>

  return status;
 800a33c:	7afb      	ldrb	r3, [r7, #11]
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3714      	adds	r7, #20
 800a342:	46bd      	mov	sp, r7
 800a344:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a348:	4770      	bx	lr
 800a34a:	bf00      	nop
 800a34c:	240000a0 	.word	0x240000a0
 800a350:	95cbec1b 	.word	0x95cbec1b

0800a354 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b084      	sub	sp, #16
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a360:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	69db      	ldr	r3, [r3, #28]
 800a366:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a36a:	d01c      	beq.n	800a3a6 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2200      	movs	r2, #0
 800a370:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a382:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a384:	2100      	movs	r1, #0
 800a386:	68f8      	ldr	r0, [r7, #12]
 800a388:	f7ff ff73 	bl	800a272 <SAI_InterruptFlag>
 800a38c:	4603      	mov	r3, r0
 800a38e:	43d9      	mvns	r1, r3
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	691a      	ldr	r2, [r3, #16]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	400a      	ands	r2, r1
 800a39c:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	2201      	movs	r2, #1
 800a3a2:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800a3a6:	68f8      	ldr	r0, [r7, #12]
 800a3a8:	f005 f880 	bl	800f4ac <HAL_SAI_TxCpltCallback>
#endif
}
 800a3ac:	bf00      	nop
 800a3ae:	3710      	adds	r7, #16
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b084      	sub	sp, #16
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3c0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800a3c2:	68f8      	ldr	r0, [r7, #12]
 800a3c4:	f005 f860 	bl	800f488 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 800a3c8:	bf00      	nop
 800a3ca:	3710      	adds	r7, #16
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}

0800a3d0 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b084      	sub	sp, #16
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3dc:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	69db      	ldr	r3, [r3, #28]
 800a3e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a3e6:	d01c      	beq.n	800a422 <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	681a      	ldr	r2, [r3, #0]
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a3f6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800a400:	2100      	movs	r1, #0
 800a402:	68f8      	ldr	r0, [r7, #12]
 800a404:	f7ff ff35 	bl	800a272 <SAI_InterruptFlag>
 800a408:	4603      	mov	r3, r0
 800a40a:	43d9      	mvns	r1, r3
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	691a      	ldr	r2, [r3, #16]
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	400a      	ands	r2, r1
 800a418:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2201      	movs	r2, #1
 800a41e:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800a422:	68f8      	ldr	r0, [r7, #12]
 800a424:	f005 f866 	bl	800f4f4 <HAL_SAI_RxCpltCallback>
#endif
}
 800a428:	bf00      	nop
 800a42a:	3710      	adds	r7, #16
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}

0800a430 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b084      	sub	sp, #16
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a43c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800a43e:	68f8      	ldr	r0, [r7, #12]
 800a440:	f005 f846 	bl	800f4d0 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 800a444:	bf00      	nop
 800a446:	3710      	adds	r7, #16
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}

0800a44c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a44c:	b580      	push	{r7, lr}
 800a44e:	b084      	sub	sp, #16
 800a450:	af00      	add	r7, sp, #0
 800a452:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a458:	60fb      	str	r3, [r7, #12]

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800a45a:	6878      	ldr	r0, [r7, #4]
 800a45c:	f7f8 fd54 	bl	8002f08 <HAL_DMA_GetError>
 800a460:	4603      	mov	r3, r0
 800a462:	2b02      	cmp	r3, #2
 800a464:	d01d      	beq.n	800a4a2 <SAI_DMAError+0x56>
  {
    /* Set SAI error code */
    hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a46c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	681a      	ldr	r2, [r3, #0]
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a484:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a486:	68f8      	ldr	r0, [r7, #12]
 800a488:	f7ff ff2a 	bl	800a2e0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2201      	movs	r2, #1
 800a490:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2200      	movs	r2, #0
 800a498:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

    /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
    hsai->ErrorCallback(hsai);
#else
    HAL_SAI_ErrorCallback(hsai);
 800a49c:	68f8      	ldr	r0, [r7, #12]
 800a49e:	f7ff fed1 	bl	800a244 <HAL_SAI_ErrorCallback>
#endif
  }
}
 800a4a2:	bf00      	nop
 800a4a4:	3710      	adds	r7, #16
 800a4a6:	46bd      	mov	sp, r7
 800a4a8:	bd80      	pop	{r7, pc}

0800a4aa <SAI_DMAAbort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a4aa:	b580      	push	{r7, lr}
 800a4ac:	b084      	sub	sp, #16
 800a4ae:	af00      	add	r7, sp, #0
 800a4b0:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b6:	60fb      	str	r3, [r7, #12]

  /* Disable DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a4c6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts and clear all flags */
  hsai->Instance->IMR = 0U;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d8:	619a      	str	r2, [r3, #24]

  if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG)
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a4e0:	2b20      	cmp	r3, #32
 800a4e2:	d00a      	beq.n	800a4fa <SAI_DMAAbort+0x50>
  {
    /* Disable SAI peripheral */
    /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
    (void) SAI_Disable(hsai);
 800a4e4:	68f8      	ldr	r0, [r7, #12]
 800a4e6:	f7ff fefb 	bl	800a2e0 <SAI_Disable>

    /* Flush the fifo */
    SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	685a      	ldr	r2, [r3, #4]
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f042 0208 	orr.w	r2, r2, #8
 800a4f8:	605a      	str	r2, [r3, #4]
  }
  /* Set the SAI state to ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	2201      	movs	r2, #1
 800a4fe:	f883 2091 	strb.w	r2, [r3, #145]	@ 0x91

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	2200      	movs	r2, #0
 800a506:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800a50a:	68f8      	ldr	r0, [r7, #12]
 800a50c:	f7ff fe9a 	bl	800a244 <HAL_SAI_ErrorCallback>
#endif
}
 800a510:	bf00      	nop
 800a512:	3710      	adds	r7, #16
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b082      	sub	sp, #8
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2b00      	cmp	r3, #0
 800a524:	d101      	bne.n	800a52a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a526:	2301      	movs	r3, #1
 800a528:	e042      	b.n	800a5b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a530:	2b00      	cmp	r3, #0
 800a532:	d106      	bne.n	800a542 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2200      	movs	r2, #0
 800a538:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a53c:	6878      	ldr	r0, [r7, #4]
 800a53e:	f006 f95f 	bl	8010800 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2224      	movs	r2, #36	@ 0x24
 800a546:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	681a      	ldr	r2, [r3, #0]
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f022 0201 	bic.w	r2, r2, #1
 800a558:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d002      	beq.n	800a568 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800a562:	6878      	ldr	r0, [r7, #4]
 800a564:	f000 fe1e 	bl	800b1a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a568:	6878      	ldr	r0, [r7, #4]
 800a56a:	f000 f8b3 	bl	800a6d4 <UART_SetConfig>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b01      	cmp	r3, #1
 800a572:	d101      	bne.n	800a578 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800a574:	2301      	movs	r3, #1
 800a576:	e01b      	b.n	800a5b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	685a      	ldr	r2, [r3, #4]
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a586:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	689a      	ldr	r2, [r3, #8]
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a596:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681a      	ldr	r2, [r3, #0]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f042 0201 	orr.w	r2, r2, #1
 800a5a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a5a8:	6878      	ldr	r0, [r7, #4]
 800a5aa:	f000 fe9d 	bl	800b2e8 <UART_CheckIdleState>
 800a5ae:	4603      	mov	r3, r0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b08a      	sub	sp, #40	@ 0x28
 800a5bc:	af02      	add	r7, sp, #8
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	603b      	str	r3, [r7, #0]
 800a5c4:	4613      	mov	r3, r2
 800a5c6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a5ce:	2b20      	cmp	r3, #32
 800a5d0:	d17b      	bne.n	800a6ca <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d002      	beq.n	800a5de <HAL_UART_Transmit+0x26>
 800a5d8:	88fb      	ldrh	r3, [r7, #6]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d101      	bne.n	800a5e2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e074      	b.n	800a6cc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	2221      	movs	r2, #33	@ 0x21
 800a5ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a5f2:	f7f6 f8e9 	bl	80007c8 <HAL_GetTick>
 800a5f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	88fa      	ldrh	r2, [r7, #6]
 800a5fc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	88fa      	ldrh	r2, [r7, #6]
 800a604:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	689b      	ldr	r3, [r3, #8]
 800a60c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a610:	d108      	bne.n	800a624 <HAL_UART_Transmit+0x6c>
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d104      	bne.n	800a624 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800a61a:	2300      	movs	r3, #0
 800a61c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	61bb      	str	r3, [r7, #24]
 800a622:	e003      	b.n	800a62c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800a624:	68bb      	ldr	r3, [r7, #8]
 800a626:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a628:	2300      	movs	r3, #0
 800a62a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a62c:	e030      	b.n	800a690 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	9300      	str	r3, [sp, #0]
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	2200      	movs	r2, #0
 800a636:	2180      	movs	r1, #128	@ 0x80
 800a638:	68f8      	ldr	r0, [r7, #12]
 800a63a:	f000 feff 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800a63e:	4603      	mov	r3, r0
 800a640:	2b00      	cmp	r3, #0
 800a642:	d005      	beq.n	800a650 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2220      	movs	r2, #32
 800a648:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e03d      	b.n	800a6cc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800a650:	69fb      	ldr	r3, [r7, #28]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d10b      	bne.n	800a66e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a656:	69bb      	ldr	r3, [r7, #24]
 800a658:	881b      	ldrh	r3, [r3, #0]
 800a65a:	461a      	mov	r2, r3
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a664:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800a666:	69bb      	ldr	r3, [r7, #24]
 800a668:	3302      	adds	r3, #2
 800a66a:	61bb      	str	r3, [r7, #24]
 800a66c:	e007      	b.n	800a67e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a66e:	69fb      	ldr	r3, [r7, #28]
 800a670:	781a      	ldrb	r2, [r3, #0]
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800a678:	69fb      	ldr	r3, [r7, #28]
 800a67a:	3301      	adds	r3, #1
 800a67c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a684:	b29b      	uxth	r3, r3
 800a686:	3b01      	subs	r3, #1
 800a688:	b29a      	uxth	r2, r3
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800a696:	b29b      	uxth	r3, r3
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d1c8      	bne.n	800a62e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a69c:	683b      	ldr	r3, [r7, #0]
 800a69e:	9300      	str	r3, [sp, #0]
 800a6a0:	697b      	ldr	r3, [r7, #20]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	2140      	movs	r1, #64	@ 0x40
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f000 fec8 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d005      	beq.n	800a6be <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2220      	movs	r2, #32
 800a6b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800a6ba:	2303      	movs	r3, #3
 800a6bc:	e006      	b.n	800a6cc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2220      	movs	r2, #32
 800a6c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	e000      	b.n	800a6cc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800a6ca:	2302      	movs	r3, #2
  }
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3720      	adds	r7, #32
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bd80      	pop	{r7, pc}

0800a6d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6d8:	b092      	sub	sp, #72	@ 0x48
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a6e4:	697b      	ldr	r3, [r7, #20]
 800a6e6:	689a      	ldr	r2, [r3, #8]
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	691b      	ldr	r3, [r3, #16]
 800a6ec:	431a      	orrs	r2, r3
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	695b      	ldr	r3, [r3, #20]
 800a6f2:	431a      	orrs	r2, r3
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	69db      	ldr	r3, [r3, #28]
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	681a      	ldr	r2, [r3, #0]
 800a702:	4bbe      	ldr	r3, [pc, #760]	@ (800a9fc <UART_SetConfig+0x328>)
 800a704:	4013      	ands	r3, r2
 800a706:	697a      	ldr	r2, [r7, #20]
 800a708:	6812      	ldr	r2, [r2, #0]
 800a70a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a70c:	430b      	orrs	r3, r1
 800a70e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	685b      	ldr	r3, [r3, #4]
 800a716:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	68da      	ldr	r2, [r3, #12]
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	430a      	orrs	r2, r1
 800a724:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a726:	697b      	ldr	r3, [r7, #20]
 800a728:	699b      	ldr	r3, [r3, #24]
 800a72a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a72c:	697b      	ldr	r3, [r7, #20]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4ab3      	ldr	r2, [pc, #716]	@ (800aa00 <UART_SetConfig+0x32c>)
 800a732:	4293      	cmp	r3, r2
 800a734:	d004      	beq.n	800a740 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a736:	697b      	ldr	r3, [r7, #20]
 800a738:	6a1b      	ldr	r3, [r3, #32]
 800a73a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a73c:	4313      	orrs	r3, r2
 800a73e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	689a      	ldr	r2, [r3, #8]
 800a746:	4baf      	ldr	r3, [pc, #700]	@ (800aa04 <UART_SetConfig+0x330>)
 800a748:	4013      	ands	r3, r2
 800a74a:	697a      	ldr	r2, [r7, #20]
 800a74c:	6812      	ldr	r2, [r2, #0]
 800a74e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a750:	430b      	orrs	r3, r1
 800a752:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a75a:	f023 010f 	bic.w	r1, r3, #15
 800a75e:	697b      	ldr	r3, [r7, #20]
 800a760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	430a      	orrs	r2, r1
 800a768:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4aa6      	ldr	r2, [pc, #664]	@ (800aa08 <UART_SetConfig+0x334>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d177      	bne.n	800a864 <UART_SetConfig+0x190>
 800a774:	4ba5      	ldr	r3, [pc, #660]	@ (800aa0c <UART_SetConfig+0x338>)
 800a776:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a778:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a77c:	2b28      	cmp	r3, #40	@ 0x28
 800a77e:	d86d      	bhi.n	800a85c <UART_SetConfig+0x188>
 800a780:	a201      	add	r2, pc, #4	@ (adr r2, 800a788 <UART_SetConfig+0xb4>)
 800a782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a786:	bf00      	nop
 800a788:	0800a82d 	.word	0x0800a82d
 800a78c:	0800a85d 	.word	0x0800a85d
 800a790:	0800a85d 	.word	0x0800a85d
 800a794:	0800a85d 	.word	0x0800a85d
 800a798:	0800a85d 	.word	0x0800a85d
 800a79c:	0800a85d 	.word	0x0800a85d
 800a7a0:	0800a85d 	.word	0x0800a85d
 800a7a4:	0800a85d 	.word	0x0800a85d
 800a7a8:	0800a835 	.word	0x0800a835
 800a7ac:	0800a85d 	.word	0x0800a85d
 800a7b0:	0800a85d 	.word	0x0800a85d
 800a7b4:	0800a85d 	.word	0x0800a85d
 800a7b8:	0800a85d 	.word	0x0800a85d
 800a7bc:	0800a85d 	.word	0x0800a85d
 800a7c0:	0800a85d 	.word	0x0800a85d
 800a7c4:	0800a85d 	.word	0x0800a85d
 800a7c8:	0800a83d 	.word	0x0800a83d
 800a7cc:	0800a85d 	.word	0x0800a85d
 800a7d0:	0800a85d 	.word	0x0800a85d
 800a7d4:	0800a85d 	.word	0x0800a85d
 800a7d8:	0800a85d 	.word	0x0800a85d
 800a7dc:	0800a85d 	.word	0x0800a85d
 800a7e0:	0800a85d 	.word	0x0800a85d
 800a7e4:	0800a85d 	.word	0x0800a85d
 800a7e8:	0800a845 	.word	0x0800a845
 800a7ec:	0800a85d 	.word	0x0800a85d
 800a7f0:	0800a85d 	.word	0x0800a85d
 800a7f4:	0800a85d 	.word	0x0800a85d
 800a7f8:	0800a85d 	.word	0x0800a85d
 800a7fc:	0800a85d 	.word	0x0800a85d
 800a800:	0800a85d 	.word	0x0800a85d
 800a804:	0800a85d 	.word	0x0800a85d
 800a808:	0800a84d 	.word	0x0800a84d
 800a80c:	0800a85d 	.word	0x0800a85d
 800a810:	0800a85d 	.word	0x0800a85d
 800a814:	0800a85d 	.word	0x0800a85d
 800a818:	0800a85d 	.word	0x0800a85d
 800a81c:	0800a85d 	.word	0x0800a85d
 800a820:	0800a85d 	.word	0x0800a85d
 800a824:	0800a85d 	.word	0x0800a85d
 800a828:	0800a855 	.word	0x0800a855
 800a82c:	2301      	movs	r3, #1
 800a82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a832:	e222      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a834:	2304      	movs	r3, #4
 800a836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a83a:	e21e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a83c:	2308      	movs	r3, #8
 800a83e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a842:	e21a      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a844:	2310      	movs	r3, #16
 800a846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a84a:	e216      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a84c:	2320      	movs	r3, #32
 800a84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a852:	e212      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a854:	2340      	movs	r3, #64	@ 0x40
 800a856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a85a:	e20e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a85c:	2380      	movs	r3, #128	@ 0x80
 800a85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a862:	e20a      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	4a69      	ldr	r2, [pc, #420]	@ (800aa10 <UART_SetConfig+0x33c>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d130      	bne.n	800a8d0 <UART_SetConfig+0x1fc>
 800a86e:	4b67      	ldr	r3, [pc, #412]	@ (800aa0c <UART_SetConfig+0x338>)
 800a870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a872:	f003 0307 	and.w	r3, r3, #7
 800a876:	2b05      	cmp	r3, #5
 800a878:	d826      	bhi.n	800a8c8 <UART_SetConfig+0x1f4>
 800a87a:	a201      	add	r2, pc, #4	@ (adr r2, 800a880 <UART_SetConfig+0x1ac>)
 800a87c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a880:	0800a899 	.word	0x0800a899
 800a884:	0800a8a1 	.word	0x0800a8a1
 800a888:	0800a8a9 	.word	0x0800a8a9
 800a88c:	0800a8b1 	.word	0x0800a8b1
 800a890:	0800a8b9 	.word	0x0800a8b9
 800a894:	0800a8c1 	.word	0x0800a8c1
 800a898:	2300      	movs	r3, #0
 800a89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a89e:	e1ec      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8a0:	2304      	movs	r3, #4
 800a8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8a6:	e1e8      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8a8:	2308      	movs	r3, #8
 800a8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ae:	e1e4      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8b0:	2310      	movs	r3, #16
 800a8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8b6:	e1e0      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8b8:	2320      	movs	r3, #32
 800a8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8be:	e1dc      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8c0:	2340      	movs	r3, #64	@ 0x40
 800a8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8c6:	e1d8      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8c8:	2380      	movs	r3, #128	@ 0x80
 800a8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a8ce:	e1d4      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	4a4f      	ldr	r2, [pc, #316]	@ (800aa14 <UART_SetConfig+0x340>)
 800a8d6:	4293      	cmp	r3, r2
 800a8d8:	d130      	bne.n	800a93c <UART_SetConfig+0x268>
 800a8da:	4b4c      	ldr	r3, [pc, #304]	@ (800aa0c <UART_SetConfig+0x338>)
 800a8dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8de:	f003 0307 	and.w	r3, r3, #7
 800a8e2:	2b05      	cmp	r3, #5
 800a8e4:	d826      	bhi.n	800a934 <UART_SetConfig+0x260>
 800a8e6:	a201      	add	r2, pc, #4	@ (adr r2, 800a8ec <UART_SetConfig+0x218>)
 800a8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8ec:	0800a905 	.word	0x0800a905
 800a8f0:	0800a90d 	.word	0x0800a90d
 800a8f4:	0800a915 	.word	0x0800a915
 800a8f8:	0800a91d 	.word	0x0800a91d
 800a8fc:	0800a925 	.word	0x0800a925
 800a900:	0800a92d 	.word	0x0800a92d
 800a904:	2300      	movs	r3, #0
 800a906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a90a:	e1b6      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a90c:	2304      	movs	r3, #4
 800a90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a912:	e1b2      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a914:	2308      	movs	r3, #8
 800a916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a91a:	e1ae      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a91c:	2310      	movs	r3, #16
 800a91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a922:	e1aa      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a924:	2320      	movs	r3, #32
 800a926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a92a:	e1a6      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a92c:	2340      	movs	r3, #64	@ 0x40
 800a92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a932:	e1a2      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a934:	2380      	movs	r3, #128	@ 0x80
 800a936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a93a:	e19e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a93c:	697b      	ldr	r3, [r7, #20]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	4a35      	ldr	r2, [pc, #212]	@ (800aa18 <UART_SetConfig+0x344>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d130      	bne.n	800a9a8 <UART_SetConfig+0x2d4>
 800a946:	4b31      	ldr	r3, [pc, #196]	@ (800aa0c <UART_SetConfig+0x338>)
 800a948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a94a:	f003 0307 	and.w	r3, r3, #7
 800a94e:	2b05      	cmp	r3, #5
 800a950:	d826      	bhi.n	800a9a0 <UART_SetConfig+0x2cc>
 800a952:	a201      	add	r2, pc, #4	@ (adr r2, 800a958 <UART_SetConfig+0x284>)
 800a954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a958:	0800a971 	.word	0x0800a971
 800a95c:	0800a979 	.word	0x0800a979
 800a960:	0800a981 	.word	0x0800a981
 800a964:	0800a989 	.word	0x0800a989
 800a968:	0800a991 	.word	0x0800a991
 800a96c:	0800a999 	.word	0x0800a999
 800a970:	2300      	movs	r3, #0
 800a972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a976:	e180      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a978:	2304      	movs	r3, #4
 800a97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a97e:	e17c      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a980:	2308      	movs	r3, #8
 800a982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a986:	e178      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a988:	2310      	movs	r3, #16
 800a98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a98e:	e174      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a990:	2320      	movs	r3, #32
 800a992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a996:	e170      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a998:	2340      	movs	r3, #64	@ 0x40
 800a99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a99e:	e16c      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a9a0:	2380      	movs	r3, #128	@ 0x80
 800a9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9a6:	e168      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a9a8:	697b      	ldr	r3, [r7, #20]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4a1b      	ldr	r2, [pc, #108]	@ (800aa1c <UART_SetConfig+0x348>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d142      	bne.n	800aa38 <UART_SetConfig+0x364>
 800a9b2:	4b16      	ldr	r3, [pc, #88]	@ (800aa0c <UART_SetConfig+0x338>)
 800a9b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9b6:	f003 0307 	and.w	r3, r3, #7
 800a9ba:	2b05      	cmp	r3, #5
 800a9bc:	d838      	bhi.n	800aa30 <UART_SetConfig+0x35c>
 800a9be:	a201      	add	r2, pc, #4	@ (adr r2, 800a9c4 <UART_SetConfig+0x2f0>)
 800a9c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9c4:	0800a9dd 	.word	0x0800a9dd
 800a9c8:	0800a9e5 	.word	0x0800a9e5
 800a9cc:	0800a9ed 	.word	0x0800a9ed
 800a9d0:	0800a9f5 	.word	0x0800a9f5
 800a9d4:	0800aa21 	.word	0x0800aa21
 800a9d8:	0800aa29 	.word	0x0800aa29
 800a9dc:	2300      	movs	r3, #0
 800a9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9e2:	e14a      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a9e4:	2304      	movs	r3, #4
 800a9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9ea:	e146      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a9ec:	2308      	movs	r3, #8
 800a9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9f2:	e142      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a9f4:	2310      	movs	r3, #16
 800a9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800a9fa:	e13e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800a9fc:	cfff69f3 	.word	0xcfff69f3
 800aa00:	58000c00 	.word	0x58000c00
 800aa04:	11fff4ff 	.word	0x11fff4ff
 800aa08:	40011000 	.word	0x40011000
 800aa0c:	58024400 	.word	0x58024400
 800aa10:	40004400 	.word	0x40004400
 800aa14:	40004800 	.word	0x40004800
 800aa18:	40004c00 	.word	0x40004c00
 800aa1c:	40005000 	.word	0x40005000
 800aa20:	2320      	movs	r3, #32
 800aa22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa26:	e128      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800aa28:	2340      	movs	r3, #64	@ 0x40
 800aa2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa2e:	e124      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800aa30:	2380      	movs	r3, #128	@ 0x80
 800aa32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aa36:	e120      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800aa38:	697b      	ldr	r3, [r7, #20]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4acb      	ldr	r2, [pc, #812]	@ (800ad6c <UART_SetConfig+0x698>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d176      	bne.n	800ab30 <UART_SetConfig+0x45c>
 800aa42:	4bcb      	ldr	r3, [pc, #812]	@ (800ad70 <UART_SetConfig+0x69c>)
 800aa44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aa4a:	2b28      	cmp	r3, #40	@ 0x28
 800aa4c:	d86c      	bhi.n	800ab28 <UART_SetConfig+0x454>
 800aa4e:	a201      	add	r2, pc, #4	@ (adr r2, 800aa54 <UART_SetConfig+0x380>)
 800aa50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa54:	0800aaf9 	.word	0x0800aaf9
 800aa58:	0800ab29 	.word	0x0800ab29
 800aa5c:	0800ab29 	.word	0x0800ab29
 800aa60:	0800ab29 	.word	0x0800ab29
 800aa64:	0800ab29 	.word	0x0800ab29
 800aa68:	0800ab29 	.word	0x0800ab29
 800aa6c:	0800ab29 	.word	0x0800ab29
 800aa70:	0800ab29 	.word	0x0800ab29
 800aa74:	0800ab01 	.word	0x0800ab01
 800aa78:	0800ab29 	.word	0x0800ab29
 800aa7c:	0800ab29 	.word	0x0800ab29
 800aa80:	0800ab29 	.word	0x0800ab29
 800aa84:	0800ab29 	.word	0x0800ab29
 800aa88:	0800ab29 	.word	0x0800ab29
 800aa8c:	0800ab29 	.word	0x0800ab29
 800aa90:	0800ab29 	.word	0x0800ab29
 800aa94:	0800ab09 	.word	0x0800ab09
 800aa98:	0800ab29 	.word	0x0800ab29
 800aa9c:	0800ab29 	.word	0x0800ab29
 800aaa0:	0800ab29 	.word	0x0800ab29
 800aaa4:	0800ab29 	.word	0x0800ab29
 800aaa8:	0800ab29 	.word	0x0800ab29
 800aaac:	0800ab29 	.word	0x0800ab29
 800aab0:	0800ab29 	.word	0x0800ab29
 800aab4:	0800ab11 	.word	0x0800ab11
 800aab8:	0800ab29 	.word	0x0800ab29
 800aabc:	0800ab29 	.word	0x0800ab29
 800aac0:	0800ab29 	.word	0x0800ab29
 800aac4:	0800ab29 	.word	0x0800ab29
 800aac8:	0800ab29 	.word	0x0800ab29
 800aacc:	0800ab29 	.word	0x0800ab29
 800aad0:	0800ab29 	.word	0x0800ab29
 800aad4:	0800ab19 	.word	0x0800ab19
 800aad8:	0800ab29 	.word	0x0800ab29
 800aadc:	0800ab29 	.word	0x0800ab29
 800aae0:	0800ab29 	.word	0x0800ab29
 800aae4:	0800ab29 	.word	0x0800ab29
 800aae8:	0800ab29 	.word	0x0800ab29
 800aaec:	0800ab29 	.word	0x0800ab29
 800aaf0:	0800ab29 	.word	0x0800ab29
 800aaf4:	0800ab21 	.word	0x0800ab21
 800aaf8:	2301      	movs	r3, #1
 800aafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800aafe:	e0bc      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab00:	2304      	movs	r3, #4
 800ab02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab06:	e0b8      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab08:	2308      	movs	r3, #8
 800ab0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab0e:	e0b4      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab10:	2310      	movs	r3, #16
 800ab12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab16:	e0b0      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab18:	2320      	movs	r3, #32
 800ab1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab1e:	e0ac      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab20:	2340      	movs	r3, #64	@ 0x40
 800ab22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab26:	e0a8      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab28:	2380      	movs	r3, #128	@ 0x80
 800ab2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab2e:	e0a4      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab30:	697b      	ldr	r3, [r7, #20]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	4a8f      	ldr	r2, [pc, #572]	@ (800ad74 <UART_SetConfig+0x6a0>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d130      	bne.n	800ab9c <UART_SetConfig+0x4c8>
 800ab3a:	4b8d      	ldr	r3, [pc, #564]	@ (800ad70 <UART_SetConfig+0x69c>)
 800ab3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ab3e:	f003 0307 	and.w	r3, r3, #7
 800ab42:	2b05      	cmp	r3, #5
 800ab44:	d826      	bhi.n	800ab94 <UART_SetConfig+0x4c0>
 800ab46:	a201      	add	r2, pc, #4	@ (adr r2, 800ab4c <UART_SetConfig+0x478>)
 800ab48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab4c:	0800ab65 	.word	0x0800ab65
 800ab50:	0800ab6d 	.word	0x0800ab6d
 800ab54:	0800ab75 	.word	0x0800ab75
 800ab58:	0800ab7d 	.word	0x0800ab7d
 800ab5c:	0800ab85 	.word	0x0800ab85
 800ab60:	0800ab8d 	.word	0x0800ab8d
 800ab64:	2300      	movs	r3, #0
 800ab66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab6a:	e086      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab6c:	2304      	movs	r3, #4
 800ab6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab72:	e082      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab74:	2308      	movs	r3, #8
 800ab76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab7a:	e07e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab7c:	2310      	movs	r3, #16
 800ab7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab82:	e07a      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab84:	2320      	movs	r3, #32
 800ab86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab8a:	e076      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab8c:	2340      	movs	r3, #64	@ 0x40
 800ab8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab92:	e072      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab94:	2380      	movs	r3, #128	@ 0x80
 800ab96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ab9a:	e06e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	4a75      	ldr	r2, [pc, #468]	@ (800ad78 <UART_SetConfig+0x6a4>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d130      	bne.n	800ac08 <UART_SetConfig+0x534>
 800aba6:	4b72      	ldr	r3, [pc, #456]	@ (800ad70 <UART_SetConfig+0x69c>)
 800aba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800abaa:	f003 0307 	and.w	r3, r3, #7
 800abae:	2b05      	cmp	r3, #5
 800abb0:	d826      	bhi.n	800ac00 <UART_SetConfig+0x52c>
 800abb2:	a201      	add	r2, pc, #4	@ (adr r2, 800abb8 <UART_SetConfig+0x4e4>)
 800abb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abb8:	0800abd1 	.word	0x0800abd1
 800abbc:	0800abd9 	.word	0x0800abd9
 800abc0:	0800abe1 	.word	0x0800abe1
 800abc4:	0800abe9 	.word	0x0800abe9
 800abc8:	0800abf1 	.word	0x0800abf1
 800abcc:	0800abf9 	.word	0x0800abf9
 800abd0:	2300      	movs	r3, #0
 800abd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abd6:	e050      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800abd8:	2304      	movs	r3, #4
 800abda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abde:	e04c      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800abe0:	2308      	movs	r3, #8
 800abe2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abe6:	e048      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800abe8:	2310      	movs	r3, #16
 800abea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abee:	e044      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800abf0:	2320      	movs	r3, #32
 800abf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abf6:	e040      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800abf8:	2340      	movs	r3, #64	@ 0x40
 800abfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800abfe:	e03c      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac00:	2380      	movs	r3, #128	@ 0x80
 800ac02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac06:	e038      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac08:	697b      	ldr	r3, [r7, #20]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	4a5b      	ldr	r2, [pc, #364]	@ (800ad7c <UART_SetConfig+0x6a8>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d130      	bne.n	800ac74 <UART_SetConfig+0x5a0>
 800ac12:	4b57      	ldr	r3, [pc, #348]	@ (800ad70 <UART_SetConfig+0x69c>)
 800ac14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ac16:	f003 0307 	and.w	r3, r3, #7
 800ac1a:	2b05      	cmp	r3, #5
 800ac1c:	d826      	bhi.n	800ac6c <UART_SetConfig+0x598>
 800ac1e:	a201      	add	r2, pc, #4	@ (adr r2, 800ac24 <UART_SetConfig+0x550>)
 800ac20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac24:	0800ac3d 	.word	0x0800ac3d
 800ac28:	0800ac45 	.word	0x0800ac45
 800ac2c:	0800ac4d 	.word	0x0800ac4d
 800ac30:	0800ac55 	.word	0x0800ac55
 800ac34:	0800ac5d 	.word	0x0800ac5d
 800ac38:	0800ac65 	.word	0x0800ac65
 800ac3c:	2302      	movs	r3, #2
 800ac3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac42:	e01a      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac44:	2304      	movs	r3, #4
 800ac46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac4a:	e016      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac4c:	2308      	movs	r3, #8
 800ac4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac52:	e012      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac54:	2310      	movs	r3, #16
 800ac56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac5a:	e00e      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac5c:	2320      	movs	r3, #32
 800ac5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac62:	e00a      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac64:	2340      	movs	r3, #64	@ 0x40
 800ac66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac6a:	e006      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac6c:	2380      	movs	r3, #128	@ 0x80
 800ac6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ac72:	e002      	b.n	800ac7a <UART_SetConfig+0x5a6>
 800ac74:	2380      	movs	r3, #128	@ 0x80
 800ac76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800ac7a:	697b      	ldr	r3, [r7, #20]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4a3f      	ldr	r2, [pc, #252]	@ (800ad7c <UART_SetConfig+0x6a8>)
 800ac80:	4293      	cmp	r3, r2
 800ac82:	f040 80f8 	bne.w	800ae76 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800ac86:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ac8a:	2b20      	cmp	r3, #32
 800ac8c:	dc46      	bgt.n	800ad1c <UART_SetConfig+0x648>
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	f2c0 8082 	blt.w	800ad98 <UART_SetConfig+0x6c4>
 800ac94:	3b02      	subs	r3, #2
 800ac96:	2b1e      	cmp	r3, #30
 800ac98:	d87e      	bhi.n	800ad98 <UART_SetConfig+0x6c4>
 800ac9a:	a201      	add	r2, pc, #4	@ (adr r2, 800aca0 <UART_SetConfig+0x5cc>)
 800ac9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aca0:	0800ad23 	.word	0x0800ad23
 800aca4:	0800ad99 	.word	0x0800ad99
 800aca8:	0800ad2b 	.word	0x0800ad2b
 800acac:	0800ad99 	.word	0x0800ad99
 800acb0:	0800ad99 	.word	0x0800ad99
 800acb4:	0800ad99 	.word	0x0800ad99
 800acb8:	0800ad3b 	.word	0x0800ad3b
 800acbc:	0800ad99 	.word	0x0800ad99
 800acc0:	0800ad99 	.word	0x0800ad99
 800acc4:	0800ad99 	.word	0x0800ad99
 800acc8:	0800ad99 	.word	0x0800ad99
 800accc:	0800ad99 	.word	0x0800ad99
 800acd0:	0800ad99 	.word	0x0800ad99
 800acd4:	0800ad99 	.word	0x0800ad99
 800acd8:	0800ad4b 	.word	0x0800ad4b
 800acdc:	0800ad99 	.word	0x0800ad99
 800ace0:	0800ad99 	.word	0x0800ad99
 800ace4:	0800ad99 	.word	0x0800ad99
 800ace8:	0800ad99 	.word	0x0800ad99
 800acec:	0800ad99 	.word	0x0800ad99
 800acf0:	0800ad99 	.word	0x0800ad99
 800acf4:	0800ad99 	.word	0x0800ad99
 800acf8:	0800ad99 	.word	0x0800ad99
 800acfc:	0800ad99 	.word	0x0800ad99
 800ad00:	0800ad99 	.word	0x0800ad99
 800ad04:	0800ad99 	.word	0x0800ad99
 800ad08:	0800ad99 	.word	0x0800ad99
 800ad0c:	0800ad99 	.word	0x0800ad99
 800ad10:	0800ad99 	.word	0x0800ad99
 800ad14:	0800ad99 	.word	0x0800ad99
 800ad18:	0800ad8b 	.word	0x0800ad8b
 800ad1c:	2b40      	cmp	r3, #64	@ 0x40
 800ad1e:	d037      	beq.n	800ad90 <UART_SetConfig+0x6bc>
 800ad20:	e03a      	b.n	800ad98 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ad22:	f7fd fedf 	bl	8008ae4 <HAL_RCCEx_GetD3PCLK1Freq>
 800ad26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ad28:	e03c      	b.n	800ada4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ad2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f7fd feee 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ad34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad38:	e034      	b.n	800ada4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad3a:	f107 0318 	add.w	r3, r7, #24
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7fe f83a 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad48:	e02c      	b.n	800ada4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ad4a:	4b09      	ldr	r3, [pc, #36]	@ (800ad70 <UART_SetConfig+0x69c>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f003 0320 	and.w	r3, r3, #32
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d016      	beq.n	800ad84 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ad56:	4b06      	ldr	r3, [pc, #24]	@ (800ad70 <UART_SetConfig+0x69c>)
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	08db      	lsrs	r3, r3, #3
 800ad5c:	f003 0303 	and.w	r3, r3, #3
 800ad60:	4a07      	ldr	r2, [pc, #28]	@ (800ad80 <UART_SetConfig+0x6ac>)
 800ad62:	fa22 f303 	lsr.w	r3, r2, r3
 800ad66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ad68:	e01c      	b.n	800ada4 <UART_SetConfig+0x6d0>
 800ad6a:	bf00      	nop
 800ad6c:	40011400 	.word	0x40011400
 800ad70:	58024400 	.word	0x58024400
 800ad74:	40007800 	.word	0x40007800
 800ad78:	40007c00 	.word	0x40007c00
 800ad7c:	58000c00 	.word	0x58000c00
 800ad80:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800ad84:	4b9d      	ldr	r3, [pc, #628]	@ (800affc <UART_SetConfig+0x928>)
 800ad86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad88:	e00c      	b.n	800ada4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ad8a:	4b9d      	ldr	r3, [pc, #628]	@ (800b000 <UART_SetConfig+0x92c>)
 800ad8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad8e:	e009      	b.n	800ada4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ad90:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ad96:	e005      	b.n	800ada4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800ad98:	2300      	movs	r3, #0
 800ad9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ada2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ada4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	f000 81de 	beq.w	800b168 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adb0:	4a94      	ldr	r2, [pc, #592]	@ (800b004 <UART_SetConfig+0x930>)
 800adb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adb6:	461a      	mov	r2, r3
 800adb8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adba:	fbb3 f3f2 	udiv	r3, r3, r2
 800adbe:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	685a      	ldr	r2, [r3, #4]
 800adc4:	4613      	mov	r3, r2
 800adc6:	005b      	lsls	r3, r3, #1
 800adc8:	4413      	add	r3, r2
 800adca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800adcc:	429a      	cmp	r2, r3
 800adce:	d305      	bcc.n	800addc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	685b      	ldr	r3, [r3, #4]
 800add4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800add6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800add8:	429a      	cmp	r2, r3
 800adda:	d903      	bls.n	800ade4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800addc:	2301      	movs	r3, #1
 800adde:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ade2:	e1c1      	b.n	800b168 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ade4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ade6:	2200      	movs	r2, #0
 800ade8:	60bb      	str	r3, [r7, #8]
 800adea:	60fa      	str	r2, [r7, #12]
 800adec:	697b      	ldr	r3, [r7, #20]
 800adee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adf0:	4a84      	ldr	r2, [pc, #528]	@ (800b004 <UART_SetConfig+0x930>)
 800adf2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800adf6:	b29b      	uxth	r3, r3
 800adf8:	2200      	movs	r2, #0
 800adfa:	603b      	str	r3, [r7, #0]
 800adfc:	607a      	str	r2, [r7, #4]
 800adfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae02:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ae06:	f7f5 fac3 	bl	8000390 <__aeabi_uldivmod>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	460b      	mov	r3, r1
 800ae0e:	4610      	mov	r0, r2
 800ae10:	4619      	mov	r1, r3
 800ae12:	f04f 0200 	mov.w	r2, #0
 800ae16:	f04f 0300 	mov.w	r3, #0
 800ae1a:	020b      	lsls	r3, r1, #8
 800ae1c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800ae20:	0202      	lsls	r2, r0, #8
 800ae22:	6979      	ldr	r1, [r7, #20]
 800ae24:	6849      	ldr	r1, [r1, #4]
 800ae26:	0849      	lsrs	r1, r1, #1
 800ae28:	2000      	movs	r0, #0
 800ae2a:	460c      	mov	r4, r1
 800ae2c:	4605      	mov	r5, r0
 800ae2e:	eb12 0804 	adds.w	r8, r2, r4
 800ae32:	eb43 0905 	adc.w	r9, r3, r5
 800ae36:	697b      	ldr	r3, [r7, #20]
 800ae38:	685b      	ldr	r3, [r3, #4]
 800ae3a:	2200      	movs	r2, #0
 800ae3c:	469a      	mov	sl, r3
 800ae3e:	4693      	mov	fp, r2
 800ae40:	4652      	mov	r2, sl
 800ae42:	465b      	mov	r3, fp
 800ae44:	4640      	mov	r0, r8
 800ae46:	4649      	mov	r1, r9
 800ae48:	f7f5 faa2 	bl	8000390 <__aeabi_uldivmod>
 800ae4c:	4602      	mov	r2, r0
 800ae4e:	460b      	mov	r3, r1
 800ae50:	4613      	mov	r3, r2
 800ae52:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800ae54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae5a:	d308      	bcc.n	800ae6e <UART_SetConfig+0x79a>
 800ae5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae5e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ae62:	d204      	bcs.n	800ae6e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ae64:	697b      	ldr	r3, [r7, #20]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ae6a:	60da      	str	r2, [r3, #12]
 800ae6c:	e17c      	b.n	800b168 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800ae6e:	2301      	movs	r3, #1
 800ae70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ae74:	e178      	b.n	800b168 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae76:	697b      	ldr	r3, [r7, #20]
 800ae78:	69db      	ldr	r3, [r3, #28]
 800ae7a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ae7e:	f040 80c5 	bne.w	800b00c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ae82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ae86:	2b20      	cmp	r3, #32
 800ae88:	dc48      	bgt.n	800af1c <UART_SetConfig+0x848>
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	db7b      	blt.n	800af86 <UART_SetConfig+0x8b2>
 800ae8e:	2b20      	cmp	r3, #32
 800ae90:	d879      	bhi.n	800af86 <UART_SetConfig+0x8b2>
 800ae92:	a201      	add	r2, pc, #4	@ (adr r2, 800ae98 <UART_SetConfig+0x7c4>)
 800ae94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae98:	0800af23 	.word	0x0800af23
 800ae9c:	0800af2b 	.word	0x0800af2b
 800aea0:	0800af87 	.word	0x0800af87
 800aea4:	0800af87 	.word	0x0800af87
 800aea8:	0800af33 	.word	0x0800af33
 800aeac:	0800af87 	.word	0x0800af87
 800aeb0:	0800af87 	.word	0x0800af87
 800aeb4:	0800af87 	.word	0x0800af87
 800aeb8:	0800af43 	.word	0x0800af43
 800aebc:	0800af87 	.word	0x0800af87
 800aec0:	0800af87 	.word	0x0800af87
 800aec4:	0800af87 	.word	0x0800af87
 800aec8:	0800af87 	.word	0x0800af87
 800aecc:	0800af87 	.word	0x0800af87
 800aed0:	0800af87 	.word	0x0800af87
 800aed4:	0800af87 	.word	0x0800af87
 800aed8:	0800af53 	.word	0x0800af53
 800aedc:	0800af87 	.word	0x0800af87
 800aee0:	0800af87 	.word	0x0800af87
 800aee4:	0800af87 	.word	0x0800af87
 800aee8:	0800af87 	.word	0x0800af87
 800aeec:	0800af87 	.word	0x0800af87
 800aef0:	0800af87 	.word	0x0800af87
 800aef4:	0800af87 	.word	0x0800af87
 800aef8:	0800af87 	.word	0x0800af87
 800aefc:	0800af87 	.word	0x0800af87
 800af00:	0800af87 	.word	0x0800af87
 800af04:	0800af87 	.word	0x0800af87
 800af08:	0800af87 	.word	0x0800af87
 800af0c:	0800af87 	.word	0x0800af87
 800af10:	0800af87 	.word	0x0800af87
 800af14:	0800af87 	.word	0x0800af87
 800af18:	0800af79 	.word	0x0800af79
 800af1c:	2b40      	cmp	r3, #64	@ 0x40
 800af1e:	d02e      	beq.n	800af7e <UART_SetConfig+0x8aa>
 800af20:	e031      	b.n	800af86 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af22:	f7fb fe29 	bl	8006b78 <HAL_RCC_GetPCLK1Freq>
 800af26:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af28:	e033      	b.n	800af92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af2a:	f7fb fe3b 	bl	8006ba4 <HAL_RCC_GetPCLK2Freq>
 800af2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800af30:	e02f      	b.n	800af92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af32:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800af36:	4618      	mov	r0, r3
 800af38:	f7fd fdea 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800af3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af40:	e027      	b.n	800af92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800af42:	f107 0318 	add.w	r3, r7, #24
 800af46:	4618      	mov	r0, r3
 800af48:	f7fd ff36 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800af4c:	69fb      	ldr	r3, [r7, #28]
 800af4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af50:	e01f      	b.n	800af92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800af52:	4b2d      	ldr	r3, [pc, #180]	@ (800b008 <UART_SetConfig+0x934>)
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	f003 0320 	and.w	r3, r3, #32
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d009      	beq.n	800af72 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800af5e:	4b2a      	ldr	r3, [pc, #168]	@ (800b008 <UART_SetConfig+0x934>)
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	08db      	lsrs	r3, r3, #3
 800af64:	f003 0303 	and.w	r3, r3, #3
 800af68:	4a24      	ldr	r2, [pc, #144]	@ (800affc <UART_SetConfig+0x928>)
 800af6a:	fa22 f303 	lsr.w	r3, r2, r3
 800af6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800af70:	e00f      	b.n	800af92 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800af72:	4b22      	ldr	r3, [pc, #136]	@ (800affc <UART_SetConfig+0x928>)
 800af74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af76:	e00c      	b.n	800af92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800af78:	4b21      	ldr	r3, [pc, #132]	@ (800b000 <UART_SetConfig+0x92c>)
 800af7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af7c:	e009      	b.n	800af92 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800af82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800af84:	e005      	b.n	800af92 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800af86:	2300      	movs	r3, #0
 800af88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800af8a:	2301      	movs	r3, #1
 800af8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800af90:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800af92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af94:	2b00      	cmp	r3, #0
 800af96:	f000 80e7 	beq.w	800b168 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800af9a:	697b      	ldr	r3, [r7, #20]
 800af9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af9e:	4a19      	ldr	r2, [pc, #100]	@ (800b004 <UART_SetConfig+0x930>)
 800afa0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800afa4:	461a      	mov	r2, r3
 800afa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afa8:	fbb3 f3f2 	udiv	r3, r3, r2
 800afac:	005a      	lsls	r2, r3, #1
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	685b      	ldr	r3, [r3, #4]
 800afb2:	085b      	lsrs	r3, r3, #1
 800afb4:	441a      	add	r2, r3
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	685b      	ldr	r3, [r3, #4]
 800afba:	fbb2 f3f3 	udiv	r3, r2, r3
 800afbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800afc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc2:	2b0f      	cmp	r3, #15
 800afc4:	d916      	bls.n	800aff4 <UART_SetConfig+0x920>
 800afc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800afcc:	d212      	bcs.n	800aff4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800afce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afd0:	b29b      	uxth	r3, r3
 800afd2:	f023 030f 	bic.w	r3, r3, #15
 800afd6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800afd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afda:	085b      	lsrs	r3, r3, #1
 800afdc:	b29b      	uxth	r3, r3
 800afde:	f003 0307 	and.w	r3, r3, #7
 800afe2:	b29a      	uxth	r2, r3
 800afe4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800afe6:	4313      	orrs	r3, r2
 800afe8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800afea:	697b      	ldr	r3, [r7, #20]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800aff0:	60da      	str	r2, [r3, #12]
 800aff2:	e0b9      	b.n	800b168 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800aff4:	2301      	movs	r3, #1
 800aff6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800affa:	e0b5      	b.n	800b168 <UART_SetConfig+0xa94>
 800affc:	03d09000 	.word	0x03d09000
 800b000:	003d0900 	.word	0x003d0900
 800b004:	08011d84 	.word	0x08011d84
 800b008:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800b00c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b010:	2b20      	cmp	r3, #32
 800b012:	dc49      	bgt.n	800b0a8 <UART_SetConfig+0x9d4>
 800b014:	2b00      	cmp	r3, #0
 800b016:	db7c      	blt.n	800b112 <UART_SetConfig+0xa3e>
 800b018:	2b20      	cmp	r3, #32
 800b01a:	d87a      	bhi.n	800b112 <UART_SetConfig+0xa3e>
 800b01c:	a201      	add	r2, pc, #4	@ (adr r2, 800b024 <UART_SetConfig+0x950>)
 800b01e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b022:	bf00      	nop
 800b024:	0800b0af 	.word	0x0800b0af
 800b028:	0800b0b7 	.word	0x0800b0b7
 800b02c:	0800b113 	.word	0x0800b113
 800b030:	0800b113 	.word	0x0800b113
 800b034:	0800b0bf 	.word	0x0800b0bf
 800b038:	0800b113 	.word	0x0800b113
 800b03c:	0800b113 	.word	0x0800b113
 800b040:	0800b113 	.word	0x0800b113
 800b044:	0800b0cf 	.word	0x0800b0cf
 800b048:	0800b113 	.word	0x0800b113
 800b04c:	0800b113 	.word	0x0800b113
 800b050:	0800b113 	.word	0x0800b113
 800b054:	0800b113 	.word	0x0800b113
 800b058:	0800b113 	.word	0x0800b113
 800b05c:	0800b113 	.word	0x0800b113
 800b060:	0800b113 	.word	0x0800b113
 800b064:	0800b0df 	.word	0x0800b0df
 800b068:	0800b113 	.word	0x0800b113
 800b06c:	0800b113 	.word	0x0800b113
 800b070:	0800b113 	.word	0x0800b113
 800b074:	0800b113 	.word	0x0800b113
 800b078:	0800b113 	.word	0x0800b113
 800b07c:	0800b113 	.word	0x0800b113
 800b080:	0800b113 	.word	0x0800b113
 800b084:	0800b113 	.word	0x0800b113
 800b088:	0800b113 	.word	0x0800b113
 800b08c:	0800b113 	.word	0x0800b113
 800b090:	0800b113 	.word	0x0800b113
 800b094:	0800b113 	.word	0x0800b113
 800b098:	0800b113 	.word	0x0800b113
 800b09c:	0800b113 	.word	0x0800b113
 800b0a0:	0800b113 	.word	0x0800b113
 800b0a4:	0800b105 	.word	0x0800b105
 800b0a8:	2b40      	cmp	r3, #64	@ 0x40
 800b0aa:	d02e      	beq.n	800b10a <UART_SetConfig+0xa36>
 800b0ac:	e031      	b.n	800b112 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b0ae:	f7fb fd63 	bl	8006b78 <HAL_RCC_GetPCLK1Freq>
 800b0b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0b4:	e033      	b.n	800b11e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b0b6:	f7fb fd75 	bl	8006ba4 <HAL_RCC_GetPCLK2Freq>
 800b0ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800b0bc:	e02f      	b.n	800b11e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f7fd fd24 	bl	8008b10 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800b0c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0cc:	e027      	b.n	800b11e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0ce:	f107 0318 	add.w	r3, r7, #24
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f7fd fe70 	bl	8008db8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b0dc:	e01f      	b.n	800b11e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b0de:	4b2d      	ldr	r3, [pc, #180]	@ (800b194 <UART_SetConfig+0xac0>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	f003 0320 	and.w	r3, r3, #32
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d009      	beq.n	800b0fe <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800b0ea:	4b2a      	ldr	r3, [pc, #168]	@ (800b194 <UART_SetConfig+0xac0>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	08db      	lsrs	r3, r3, #3
 800b0f0:	f003 0303 	and.w	r3, r3, #3
 800b0f4:	4a28      	ldr	r2, [pc, #160]	@ (800b198 <UART_SetConfig+0xac4>)
 800b0f6:	fa22 f303 	lsr.w	r3, r2, r3
 800b0fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800b0fc:	e00f      	b.n	800b11e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800b0fe:	4b26      	ldr	r3, [pc, #152]	@ (800b198 <UART_SetConfig+0xac4>)
 800b100:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b102:	e00c      	b.n	800b11e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800b104:	4b25      	ldr	r3, [pc, #148]	@ (800b19c <UART_SetConfig+0xac8>)
 800b106:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b108:	e009      	b.n	800b11e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b10a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b10e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800b110:	e005      	b.n	800b11e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800b112:	2300      	movs	r3, #0
 800b114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800b116:	2301      	movs	r3, #1
 800b118:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800b11c:	bf00      	nop
    }

    if (pclk != 0U)
 800b11e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b120:	2b00      	cmp	r3, #0
 800b122:	d021      	beq.n	800b168 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b124:	697b      	ldr	r3, [r7, #20]
 800b126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b128:	4a1d      	ldr	r2, [pc, #116]	@ (800b1a0 <UART_SetConfig+0xacc>)
 800b12a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b12e:	461a      	mov	r2, r3
 800b130:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b132:	fbb3 f2f2 	udiv	r2, r3, r2
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	085b      	lsrs	r3, r3, #1
 800b13c:	441a      	add	r2, r3
 800b13e:	697b      	ldr	r3, [r7, #20]
 800b140:	685b      	ldr	r3, [r3, #4]
 800b142:	fbb2 f3f3 	udiv	r3, r2, r3
 800b146:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b14a:	2b0f      	cmp	r3, #15
 800b14c:	d909      	bls.n	800b162 <UART_SetConfig+0xa8e>
 800b14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b154:	d205      	bcs.n	800b162 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b158:	b29a      	uxth	r2, r3
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	60da      	str	r2, [r3, #12]
 800b160:	e002      	b.n	800b168 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800b162:	2301      	movs	r3, #1
 800b164:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	2201      	movs	r2, #1
 800b16c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	2201      	movs	r2, #1
 800b174:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b178:	697b      	ldr	r3, [r7, #20]
 800b17a:	2200      	movs	r2, #0
 800b17c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800b17e:	697b      	ldr	r3, [r7, #20]
 800b180:	2200      	movs	r2, #0
 800b182:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800b184:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3748      	adds	r7, #72	@ 0x48
 800b18c:	46bd      	mov	sp, r7
 800b18e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b192:	bf00      	nop
 800b194:	58024400 	.word	0x58024400
 800b198:	03d09000 	.word	0x03d09000
 800b19c:	003d0900 	.word	0x003d0900
 800b1a0:	08011d84 	.word	0x08011d84

0800b1a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b1a4:	b480      	push	{r7}
 800b1a6:	b083      	sub	sp, #12
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1b0:	f003 0308 	and.w	r3, r3, #8
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d00a      	beq.n	800b1ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	685b      	ldr	r3, [r3, #4]
 800b1be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	430a      	orrs	r2, r1
 800b1cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1d2:	f003 0301 	and.w	r3, r3, #1
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d00a      	beq.n	800b1f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	685b      	ldr	r3, [r3, #4]
 800b1e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	430a      	orrs	r2, r1
 800b1ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1f4:	f003 0302 	and.w	r3, r3, #2
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d00a      	beq.n	800b212 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	685b      	ldr	r3, [r3, #4]
 800b202:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	430a      	orrs	r2, r1
 800b210:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b216:	f003 0304 	and.w	r3, r3, #4
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d00a      	beq.n	800b234 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	685b      	ldr	r3, [r3, #4]
 800b224:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	430a      	orrs	r2, r1
 800b232:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b238:	f003 0310 	and.w	r3, r3, #16
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d00a      	beq.n	800b256 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	689b      	ldr	r3, [r3, #8]
 800b246:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	430a      	orrs	r2, r1
 800b254:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b25a:	f003 0320 	and.w	r3, r3, #32
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d00a      	beq.n	800b278 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	681b      	ldr	r3, [r3, #0]
 800b266:	689b      	ldr	r3, [r3, #8]
 800b268:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	430a      	orrs	r2, r1
 800b276:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b27c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b280:	2b00      	cmp	r3, #0
 800b282:	d01a      	beq.n	800b2ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	685b      	ldr	r3, [r3, #4]
 800b28a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	430a      	orrs	r2, r1
 800b298:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b29e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2a2:	d10a      	bne.n	800b2ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	685b      	ldr	r3, [r3, #4]
 800b2aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	430a      	orrs	r2, r1
 800b2b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d00a      	beq.n	800b2dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	685b      	ldr	r3, [r3, #4]
 800b2cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	430a      	orrs	r2, r1
 800b2da:	605a      	str	r2, [r3, #4]
  }
}
 800b2dc:	bf00      	nop
 800b2de:	370c      	adds	r7, #12
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b098      	sub	sp, #96	@ 0x60
 800b2ec:	af02      	add	r7, sp, #8
 800b2ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b2f8:	f7f5 fa66 	bl	80007c8 <HAL_GetTick>
 800b2fc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	f003 0308 	and.w	r3, r3, #8
 800b308:	2b08      	cmp	r3, #8
 800b30a:	d12f      	bne.n	800b36c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b30c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b310:	9300      	str	r3, [sp, #0]
 800b312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b314:	2200      	movs	r2, #0
 800b316:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 f88e 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800b320:	4603      	mov	r3, r0
 800b322:	2b00      	cmp	r3, #0
 800b324:	d022      	beq.n	800b36c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b32c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b32e:	e853 3f00 	ldrex	r3, [r3]
 800b332:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b336:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b33a:	653b      	str	r3, [r7, #80]	@ 0x50
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	461a      	mov	r2, r3
 800b342:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b344:	647b      	str	r3, [r7, #68]	@ 0x44
 800b346:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b348:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b34a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b34c:	e841 2300 	strex	r3, r2, [r1]
 800b350:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b352:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b354:	2b00      	cmp	r3, #0
 800b356:	d1e6      	bne.n	800b326 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2220      	movs	r2, #32
 800b35c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b368:	2303      	movs	r3, #3
 800b36a:	e063      	b.n	800b434 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f003 0304 	and.w	r3, r3, #4
 800b376:	2b04      	cmp	r3, #4
 800b378:	d149      	bne.n	800b40e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b37a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b382:	2200      	movs	r2, #0
 800b384:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f000 f857 	bl	800b43c <UART_WaitOnFlagUntilTimeout>
 800b38e:	4603      	mov	r3, r0
 800b390:	2b00      	cmp	r3, #0
 800b392:	d03c      	beq.n	800b40e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b39a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b39c:	e853 3f00 	ldrex	r3, [r3]
 800b3a0:	623b      	str	r3, [r7, #32]
   return(result);
 800b3a2:	6a3b      	ldr	r3, [r7, #32]
 800b3a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b3a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b3b2:	633b      	str	r3, [r7, #48]	@ 0x30
 800b3b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b3b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b3ba:	e841 2300 	strex	r3, r2, [r1]
 800b3be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3c2:	2b00      	cmp	r3, #0
 800b3c4:	d1e6      	bne.n	800b394 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ce:	693b      	ldr	r3, [r7, #16]
 800b3d0:	e853 3f00 	ldrex	r3, [r3]
 800b3d4:	60fb      	str	r3, [r7, #12]
   return(result);
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f023 0301 	bic.w	r3, r3, #1
 800b3dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	3308      	adds	r3, #8
 800b3e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b3e6:	61fa      	str	r2, [r7, #28]
 800b3e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3ea:	69b9      	ldr	r1, [r7, #24]
 800b3ec:	69fa      	ldr	r2, [r7, #28]
 800b3ee:	e841 2300 	strex	r3, r2, [r1]
 800b3f2:	617b      	str	r3, [r7, #20]
   return(result);
 800b3f4:	697b      	ldr	r3, [r7, #20]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d1e5      	bne.n	800b3c6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2220      	movs	r2, #32
 800b3fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	2200      	movs	r2, #0
 800b406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b40a:	2303      	movs	r3, #3
 800b40c:	e012      	b.n	800b434 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2220      	movs	r2, #32
 800b412:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	2220      	movs	r2, #32
 800b41a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2200      	movs	r2, #0
 800b422:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	2200      	movs	r2, #0
 800b428:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	2200      	movs	r2, #0
 800b42e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b432:	2300      	movs	r3, #0
}
 800b434:	4618      	mov	r0, r3
 800b436:	3758      	adds	r7, #88	@ 0x58
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}

0800b43c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b43c:	b580      	push	{r7, lr}
 800b43e:	b084      	sub	sp, #16
 800b440:	af00      	add	r7, sp, #0
 800b442:	60f8      	str	r0, [r7, #12]
 800b444:	60b9      	str	r1, [r7, #8]
 800b446:	603b      	str	r3, [r7, #0]
 800b448:	4613      	mov	r3, r2
 800b44a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b44c:	e04f      	b.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b454:	d04b      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b456:	f7f5 f9b7 	bl	80007c8 <HAL_GetTick>
 800b45a:	4602      	mov	r2, r0
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	1ad3      	subs	r3, r2, r3
 800b460:	69ba      	ldr	r2, [r7, #24]
 800b462:	429a      	cmp	r2, r3
 800b464:	d302      	bcc.n	800b46c <UART_WaitOnFlagUntilTimeout+0x30>
 800b466:	69bb      	ldr	r3, [r7, #24]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d101      	bne.n	800b470 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800b46c:	2303      	movs	r3, #3
 800b46e:	e04e      	b.n	800b50e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	f003 0304 	and.w	r3, r3, #4
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d037      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800b47e:	68bb      	ldr	r3, [r7, #8]
 800b480:	2b80      	cmp	r3, #128	@ 0x80
 800b482:	d034      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
 800b484:	68bb      	ldr	r3, [r7, #8]
 800b486:	2b40      	cmp	r3, #64	@ 0x40
 800b488:	d031      	beq.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	69db      	ldr	r3, [r3, #28]
 800b490:	f003 0308 	and.w	r3, r3, #8
 800b494:	2b08      	cmp	r3, #8
 800b496:	d110      	bne.n	800b4ba <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	2208      	movs	r2, #8
 800b49e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b4a0:	68f8      	ldr	r0, [r7, #12]
 800b4a2:	f000 f839 	bl	800b518 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	2208      	movs	r2, #8
 800b4aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	e029      	b.n	800b50e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	69db      	ldr	r3, [r3, #28]
 800b4c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b4c8:	d111      	bne.n	800b4ee <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b4d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f000 f81f 	bl	800b518 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	2220      	movs	r2, #32
 800b4de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	2200      	movs	r2, #0
 800b4e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800b4ea:	2303      	movs	r3, #3
 800b4ec:	e00f      	b.n	800b50e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	69da      	ldr	r2, [r3, #28]
 800b4f4:	68bb      	ldr	r3, [r7, #8]
 800b4f6:	4013      	ands	r3, r2
 800b4f8:	68ba      	ldr	r2, [r7, #8]
 800b4fa:	429a      	cmp	r2, r3
 800b4fc:	bf0c      	ite	eq
 800b4fe:	2301      	moveq	r3, #1
 800b500:	2300      	movne	r3, #0
 800b502:	b2db      	uxtb	r3, r3
 800b504:	461a      	mov	r2, r3
 800b506:	79fb      	ldrb	r3, [r7, #7]
 800b508:	429a      	cmp	r2, r3
 800b50a:	d0a0      	beq.n	800b44e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b50c:	2300      	movs	r3, #0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
	...

0800b518 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b518:	b480      	push	{r7}
 800b51a:	b095      	sub	sp, #84	@ 0x54
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b528:	e853 3f00 	ldrex	r3, [r3]
 800b52c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b52e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b530:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b534:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	461a      	mov	r2, r3
 800b53c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b53e:	643b      	str	r3, [r7, #64]	@ 0x40
 800b540:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b542:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b544:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b546:	e841 2300 	strex	r3, r2, [r1]
 800b54a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b54c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d1e6      	bne.n	800b520 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	3308      	adds	r3, #8
 800b558:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b55a:	6a3b      	ldr	r3, [r7, #32]
 800b55c:	e853 3f00 	ldrex	r3, [r3]
 800b560:	61fb      	str	r3, [r7, #28]
   return(result);
 800b562:	69fa      	ldr	r2, [r7, #28]
 800b564:	4b1e      	ldr	r3, [pc, #120]	@ (800b5e0 <UART_EndRxTransfer+0xc8>)
 800b566:	4013      	ands	r3, r2
 800b568:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	3308      	adds	r3, #8
 800b570:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b572:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b574:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b576:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b578:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b57a:	e841 2300 	strex	r3, r2, [r1]
 800b57e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b582:	2b00      	cmp	r3, #0
 800b584:	d1e5      	bne.n	800b552 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d118      	bne.n	800b5c0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	e853 3f00 	ldrex	r3, [r3]
 800b59a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	f023 0310 	bic.w	r3, r3, #16
 800b5a2:	647b      	str	r3, [r7, #68]	@ 0x44
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b5ac:	61bb      	str	r3, [r7, #24]
 800b5ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5b0:	6979      	ldr	r1, [r7, #20]
 800b5b2:	69ba      	ldr	r2, [r7, #24]
 800b5b4:	e841 2300 	strex	r3, r2, [r1]
 800b5b8:	613b      	str	r3, [r7, #16]
   return(result);
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d1e6      	bne.n	800b58e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	2220      	movs	r2, #32
 800b5c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	2200      	movs	r2, #0
 800b5cc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800b5d4:	bf00      	nop
 800b5d6:	3754      	adds	r7, #84	@ 0x54
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr
 800b5e0:	effffffe 	.word	0xeffffffe

0800b5e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b085      	sub	sp, #20
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b5f2:	2b01      	cmp	r3, #1
 800b5f4:	d101      	bne.n	800b5fa <HAL_UARTEx_DisableFifoMode+0x16>
 800b5f6:	2302      	movs	r3, #2
 800b5f8:	e027      	b.n	800b64a <HAL_UARTEx_DisableFifoMode+0x66>
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2201      	movs	r2, #1
 800b5fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	2224      	movs	r2, #36	@ 0x24
 800b606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	681a      	ldr	r2, [r3, #0]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f022 0201 	bic.w	r2, r2, #1
 800b620:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b628:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	2200      	movs	r2, #0
 800b62e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	68fa      	ldr	r2, [r7, #12]
 800b636:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	2220      	movs	r2, #32
 800b63c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2200      	movs	r2, #0
 800b644:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b648:	2300      	movs	r3, #0
}
 800b64a:	4618      	mov	r0, r3
 800b64c:	3714      	adds	r7, #20
 800b64e:	46bd      	mov	sp, r7
 800b650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b654:	4770      	bx	lr

0800b656 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b656:	b580      	push	{r7, lr}
 800b658:	b084      	sub	sp, #16
 800b65a:	af00      	add	r7, sp, #0
 800b65c:	6078      	str	r0, [r7, #4]
 800b65e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b666:	2b01      	cmp	r3, #1
 800b668:	d101      	bne.n	800b66e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b66a:	2302      	movs	r3, #2
 800b66c:	e02d      	b.n	800b6ca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	2201      	movs	r2, #1
 800b672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2224      	movs	r2, #36	@ 0x24
 800b67a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f022 0201 	bic.w	r2, r2, #1
 800b694:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	689b      	ldr	r3, [r3, #8]
 800b69c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	683a      	ldr	r2, [r7, #0]
 800b6a6:	430a      	orrs	r2, r1
 800b6a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b6aa:	6878      	ldr	r0, [r7, #4]
 800b6ac:	f000 f850 	bl	800b750 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	68fa      	ldr	r2, [r7, #12]
 800b6b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	2220      	movs	r2, #32
 800b6bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	2200      	movs	r2, #0
 800b6c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b6c8:	2300      	movs	r3, #0
}
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b084      	sub	sp, #16
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
 800b6da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d101      	bne.n	800b6ea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b6e6:	2302      	movs	r3, #2
 800b6e8:	e02d      	b.n	800b746 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2224      	movs	r2, #36	@ 0x24
 800b6f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	681a      	ldr	r2, [r3, #0]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	f022 0201 	bic.w	r2, r2, #1
 800b710:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	689b      	ldr	r3, [r3, #8]
 800b718:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	683a      	ldr	r2, [r7, #0]
 800b722:	430a      	orrs	r2, r1
 800b724:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f000 f812 	bl	800b750 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	68fa      	ldr	r2, [r7, #12]
 800b732:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2220      	movs	r2, #32
 800b738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	2200      	movs	r2, #0
 800b740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b744:	2300      	movs	r3, #0
}
 800b746:	4618      	mov	r0, r3
 800b748:	3710      	adds	r7, #16
 800b74a:	46bd      	mov	sp, r7
 800b74c:	bd80      	pop	{r7, pc}
	...

0800b750 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b750:	b480      	push	{r7}
 800b752:	b085      	sub	sp, #20
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d108      	bne.n	800b772 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2201      	movs	r2, #1
 800b764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	2201      	movs	r2, #1
 800b76c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b770:	e031      	b.n	800b7d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b772:	2310      	movs	r3, #16
 800b774:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b776:	2310      	movs	r3, #16
 800b778:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	689b      	ldr	r3, [r3, #8]
 800b780:	0e5b      	lsrs	r3, r3, #25
 800b782:	b2db      	uxtb	r3, r3
 800b784:	f003 0307 	and.w	r3, r3, #7
 800b788:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	689b      	ldr	r3, [r3, #8]
 800b790:	0f5b      	lsrs	r3, r3, #29
 800b792:	b2db      	uxtb	r3, r3
 800b794:	f003 0307 	and.w	r3, r3, #7
 800b798:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b79a:	7bbb      	ldrb	r3, [r7, #14]
 800b79c:	7b3a      	ldrb	r2, [r7, #12]
 800b79e:	4911      	ldr	r1, [pc, #68]	@ (800b7e4 <UARTEx_SetNbDataToProcess+0x94>)
 800b7a0:	5c8a      	ldrb	r2, [r1, r2]
 800b7a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b7a6:	7b3a      	ldrb	r2, [r7, #12]
 800b7a8:	490f      	ldr	r1, [pc, #60]	@ (800b7e8 <UARTEx_SetNbDataToProcess+0x98>)
 800b7aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b7ac:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7b0:	b29a      	uxth	r2, r3
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7b8:	7bfb      	ldrb	r3, [r7, #15]
 800b7ba:	7b7a      	ldrb	r2, [r7, #13]
 800b7bc:	4909      	ldr	r1, [pc, #36]	@ (800b7e4 <UARTEx_SetNbDataToProcess+0x94>)
 800b7be:	5c8a      	ldrb	r2, [r1, r2]
 800b7c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b7c4:	7b7a      	ldrb	r2, [r7, #13]
 800b7c6:	4908      	ldr	r1, [pc, #32]	@ (800b7e8 <UARTEx_SetNbDataToProcess+0x98>)
 800b7c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b7ca:	fb93 f3f2 	sdiv	r3, r3, r2
 800b7ce:	b29a      	uxth	r2, r3
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b7d6:	bf00      	nop
 800b7d8:	3714      	adds	r7, #20
 800b7da:	46bd      	mov	sp, r7
 800b7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e0:	4770      	bx	lr
 800b7e2:	bf00      	nop
 800b7e4:	08011d9c 	.word	0x08011d9c
 800b7e8:	08011da4 	.word	0x08011da4

0800b7ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b7ec:	b084      	sub	sp, #16
 800b7ee:	b580      	push	{r7, lr}
 800b7f0:	b084      	sub	sp, #16
 800b7f2:	af00      	add	r7, sp, #0
 800b7f4:	6078      	str	r0, [r7, #4]
 800b7f6:	f107 001c 	add.w	r0, r7, #28
 800b7fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b7fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b802:	2b01      	cmp	r3, #1
 800b804:	d121      	bne.n	800b84a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b80a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	68da      	ldr	r2, [r3, #12]
 800b816:	4b2c      	ldr	r3, [pc, #176]	@ (800b8c8 <USB_CoreInit+0xdc>)
 800b818:	4013      	ands	r3, r2
 800b81a:	687a      	ldr	r2, [r7, #4]
 800b81c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	68db      	ldr	r3, [r3, #12]
 800b822:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b82a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d105      	bne.n	800b83e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	68db      	ldr	r3, [r3, #12]
 800b836:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	f001 fafa 	bl	800ce38 <USB_CoreReset>
 800b844:	4603      	mov	r3, r0
 800b846:	73fb      	strb	r3, [r7, #15]
 800b848:	e01b      	b.n	800b882 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	68db      	ldr	r3, [r3, #12]
 800b84e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f001 faee 	bl	800ce38 <USB_CoreReset>
 800b85c:	4603      	mov	r3, r0
 800b85e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800b860:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800b864:	2b00      	cmp	r3, #0
 800b866:	d106      	bne.n	800b876 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b86c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	639a      	str	r2, [r3, #56]	@ 0x38
 800b874:	e005      	b.n	800b882 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b87a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800b882:	7fbb      	ldrb	r3, [r7, #30]
 800b884:	2b01      	cmp	r3, #1
 800b886:	d116      	bne.n	800b8b6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b88c:	b29a      	uxth	r2, r3
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800b896:	4b0d      	ldr	r3, [pc, #52]	@ (800b8cc <USB_CoreInit+0xe0>)
 800b898:	4313      	orrs	r3, r2
 800b89a:	687a      	ldr	r2, [r7, #4]
 800b89c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	689b      	ldr	r3, [r3, #8]
 800b8a2:	f043 0206 	orr.w	r2, r3, #6
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	689b      	ldr	r3, [r3, #8]
 800b8ae:	f043 0220 	orr.w	r2, r3, #32
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b8b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8b8:	4618      	mov	r0, r3
 800b8ba:	3710      	adds	r7, #16
 800b8bc:	46bd      	mov	sp, r7
 800b8be:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b8c2:	b004      	add	sp, #16
 800b8c4:	4770      	bx	lr
 800b8c6:	bf00      	nop
 800b8c8:	ffbdffbf 	.word	0xffbdffbf
 800b8cc:	03ee0000 	.word	0x03ee0000

0800b8d0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b087      	sub	sp, #28
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	60f8      	str	r0, [r7, #12]
 800b8d8:	60b9      	str	r1, [r7, #8]
 800b8da:	4613      	mov	r3, r2
 800b8dc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b8de:	79fb      	ldrb	r3, [r7, #7]
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d165      	bne.n	800b9b0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	4a41      	ldr	r2, [pc, #260]	@ (800b9ec <USB_SetTurnaroundTime+0x11c>)
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d906      	bls.n	800b8fa <USB_SetTurnaroundTime+0x2a>
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	4a40      	ldr	r2, [pc, #256]	@ (800b9f0 <USB_SetTurnaroundTime+0x120>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d202      	bcs.n	800b8fa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b8f4:	230f      	movs	r3, #15
 800b8f6:	617b      	str	r3, [r7, #20]
 800b8f8:	e062      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	4a3c      	ldr	r2, [pc, #240]	@ (800b9f0 <USB_SetTurnaroundTime+0x120>)
 800b8fe:	4293      	cmp	r3, r2
 800b900:	d306      	bcc.n	800b910 <USB_SetTurnaroundTime+0x40>
 800b902:	68bb      	ldr	r3, [r7, #8]
 800b904:	4a3b      	ldr	r2, [pc, #236]	@ (800b9f4 <USB_SetTurnaroundTime+0x124>)
 800b906:	4293      	cmp	r3, r2
 800b908:	d202      	bcs.n	800b910 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b90a:	230e      	movs	r3, #14
 800b90c:	617b      	str	r3, [r7, #20]
 800b90e:	e057      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	4a38      	ldr	r2, [pc, #224]	@ (800b9f4 <USB_SetTurnaroundTime+0x124>)
 800b914:	4293      	cmp	r3, r2
 800b916:	d306      	bcc.n	800b926 <USB_SetTurnaroundTime+0x56>
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	4a37      	ldr	r2, [pc, #220]	@ (800b9f8 <USB_SetTurnaroundTime+0x128>)
 800b91c:	4293      	cmp	r3, r2
 800b91e:	d202      	bcs.n	800b926 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b920:	230d      	movs	r3, #13
 800b922:	617b      	str	r3, [r7, #20]
 800b924:	e04c      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	4a33      	ldr	r2, [pc, #204]	@ (800b9f8 <USB_SetTurnaroundTime+0x128>)
 800b92a:	4293      	cmp	r3, r2
 800b92c:	d306      	bcc.n	800b93c <USB_SetTurnaroundTime+0x6c>
 800b92e:	68bb      	ldr	r3, [r7, #8]
 800b930:	4a32      	ldr	r2, [pc, #200]	@ (800b9fc <USB_SetTurnaroundTime+0x12c>)
 800b932:	4293      	cmp	r3, r2
 800b934:	d802      	bhi.n	800b93c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b936:	230c      	movs	r3, #12
 800b938:	617b      	str	r3, [r7, #20]
 800b93a:	e041      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b93c:	68bb      	ldr	r3, [r7, #8]
 800b93e:	4a2f      	ldr	r2, [pc, #188]	@ (800b9fc <USB_SetTurnaroundTime+0x12c>)
 800b940:	4293      	cmp	r3, r2
 800b942:	d906      	bls.n	800b952 <USB_SetTurnaroundTime+0x82>
 800b944:	68bb      	ldr	r3, [r7, #8]
 800b946:	4a2e      	ldr	r2, [pc, #184]	@ (800ba00 <USB_SetTurnaroundTime+0x130>)
 800b948:	4293      	cmp	r3, r2
 800b94a:	d802      	bhi.n	800b952 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b94c:	230b      	movs	r3, #11
 800b94e:	617b      	str	r3, [r7, #20]
 800b950:	e036      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	4a2a      	ldr	r2, [pc, #168]	@ (800ba00 <USB_SetTurnaroundTime+0x130>)
 800b956:	4293      	cmp	r3, r2
 800b958:	d906      	bls.n	800b968 <USB_SetTurnaroundTime+0x98>
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	4a29      	ldr	r2, [pc, #164]	@ (800ba04 <USB_SetTurnaroundTime+0x134>)
 800b95e:	4293      	cmp	r3, r2
 800b960:	d802      	bhi.n	800b968 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b962:	230a      	movs	r3, #10
 800b964:	617b      	str	r3, [r7, #20]
 800b966:	e02b      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	4a26      	ldr	r2, [pc, #152]	@ (800ba04 <USB_SetTurnaroundTime+0x134>)
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d906      	bls.n	800b97e <USB_SetTurnaroundTime+0xae>
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	4a25      	ldr	r2, [pc, #148]	@ (800ba08 <USB_SetTurnaroundTime+0x138>)
 800b974:	4293      	cmp	r3, r2
 800b976:	d202      	bcs.n	800b97e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b978:	2309      	movs	r3, #9
 800b97a:	617b      	str	r3, [r7, #20]
 800b97c:	e020      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	4a21      	ldr	r2, [pc, #132]	@ (800ba08 <USB_SetTurnaroundTime+0x138>)
 800b982:	4293      	cmp	r3, r2
 800b984:	d306      	bcc.n	800b994 <USB_SetTurnaroundTime+0xc4>
 800b986:	68bb      	ldr	r3, [r7, #8]
 800b988:	4a20      	ldr	r2, [pc, #128]	@ (800ba0c <USB_SetTurnaroundTime+0x13c>)
 800b98a:	4293      	cmp	r3, r2
 800b98c:	d802      	bhi.n	800b994 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b98e:	2308      	movs	r3, #8
 800b990:	617b      	str	r3, [r7, #20]
 800b992:	e015      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	4a1d      	ldr	r2, [pc, #116]	@ (800ba0c <USB_SetTurnaroundTime+0x13c>)
 800b998:	4293      	cmp	r3, r2
 800b99a:	d906      	bls.n	800b9aa <USB_SetTurnaroundTime+0xda>
 800b99c:	68bb      	ldr	r3, [r7, #8]
 800b99e:	4a1c      	ldr	r2, [pc, #112]	@ (800ba10 <USB_SetTurnaroundTime+0x140>)
 800b9a0:	4293      	cmp	r3, r2
 800b9a2:	d202      	bcs.n	800b9aa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b9a4:	2307      	movs	r3, #7
 800b9a6:	617b      	str	r3, [r7, #20]
 800b9a8:	e00a      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b9aa:	2306      	movs	r3, #6
 800b9ac:	617b      	str	r3, [r7, #20]
 800b9ae:	e007      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b9b0:	79fb      	ldrb	r3, [r7, #7]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d102      	bne.n	800b9bc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b9b6:	2309      	movs	r3, #9
 800b9b8:	617b      	str	r3, [r7, #20]
 800b9ba:	e001      	b.n	800b9c0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b9bc:	2309      	movs	r3, #9
 800b9be:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	68db      	ldr	r3, [r3, #12]
 800b9c4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	68da      	ldr	r2, [r3, #12]
 800b9d0:	697b      	ldr	r3, [r7, #20]
 800b9d2:	029b      	lsls	r3, r3, #10
 800b9d4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b9d8:	431a      	orrs	r2, r3
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b9de:	2300      	movs	r3, #0
}
 800b9e0:	4618      	mov	r0, r3
 800b9e2:	371c      	adds	r7, #28
 800b9e4:	46bd      	mov	sp, r7
 800b9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ea:	4770      	bx	lr
 800b9ec:	00d8acbf 	.word	0x00d8acbf
 800b9f0:	00e4e1c0 	.word	0x00e4e1c0
 800b9f4:	00f42400 	.word	0x00f42400
 800b9f8:	01067380 	.word	0x01067380
 800b9fc:	011a499f 	.word	0x011a499f
 800ba00:	01312cff 	.word	0x01312cff
 800ba04:	014ca43f 	.word	0x014ca43f
 800ba08:	016e3600 	.word	0x016e3600
 800ba0c:	01a6ab1f 	.word	0x01a6ab1f
 800ba10:	01e84800 	.word	0x01e84800

0800ba14 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ba14:	b480      	push	{r7}
 800ba16:	b083      	sub	sp, #12
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	689b      	ldr	r3, [r3, #8]
 800ba20:	f043 0201 	orr.w	r2, r3, #1
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba28:	2300      	movs	r3, #0
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	370c      	adds	r7, #12
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba34:	4770      	bx	lr

0800ba36 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ba36:	b480      	push	{r7}
 800ba38:	b083      	sub	sp, #12
 800ba3a:	af00      	add	r7, sp, #0
 800ba3c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	689b      	ldr	r3, [r3, #8]
 800ba42:	f023 0201 	bic.w	r2, r3, #1
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ba4a:	2300      	movs	r3, #0
}
 800ba4c:	4618      	mov	r0, r3
 800ba4e:	370c      	adds	r7, #12
 800ba50:	46bd      	mov	sp, r7
 800ba52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba56:	4770      	bx	lr

0800ba58 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800ba58:	b580      	push	{r7, lr}
 800ba5a:	b084      	sub	sp, #16
 800ba5c:	af00      	add	r7, sp, #0
 800ba5e:	6078      	str	r0, [r7, #4]
 800ba60:	460b      	mov	r3, r1
 800ba62:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800ba64:	2300      	movs	r3, #0
 800ba66:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	68db      	ldr	r3, [r3, #12]
 800ba6c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ba74:	78fb      	ldrb	r3, [r7, #3]
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d115      	bne.n	800baa6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	68db      	ldr	r3, [r3, #12]
 800ba7e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ba86:	200a      	movs	r0, #10
 800ba88:	f7f4 feaa 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	330a      	adds	r3, #10
 800ba90:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ba92:	6878      	ldr	r0, [r7, #4]
 800ba94:	f001 f93f 	bl	800cd16 <USB_GetMode>
 800ba98:	4603      	mov	r3, r0
 800ba9a:	2b01      	cmp	r3, #1
 800ba9c:	d01e      	beq.n	800badc <USB_SetCurrentMode+0x84>
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	2bc7      	cmp	r3, #199	@ 0xc7
 800baa2:	d9f0      	bls.n	800ba86 <USB_SetCurrentMode+0x2e>
 800baa4:	e01a      	b.n	800badc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800baa6:	78fb      	ldrb	r3, [r7, #3]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d115      	bne.n	800bad8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	68db      	ldr	r3, [r3, #12]
 800bab0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bab8:	200a      	movs	r0, #10
 800baba:	f7f4 fe91 	bl	80007e0 <HAL_Delay>
      ms += 10U;
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	330a      	adds	r3, #10
 800bac2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bac4:	6878      	ldr	r0, [r7, #4]
 800bac6:	f001 f926 	bl	800cd16 <USB_GetMode>
 800baca:	4603      	mov	r3, r0
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d005      	beq.n	800badc <USB_SetCurrentMode+0x84>
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	2bc7      	cmp	r3, #199	@ 0xc7
 800bad4:	d9f0      	bls.n	800bab8 <USB_SetCurrentMode+0x60>
 800bad6:	e001      	b.n	800badc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bad8:	2301      	movs	r3, #1
 800bada:	e005      	b.n	800bae8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2bc8      	cmp	r3, #200	@ 0xc8
 800bae0:	d101      	bne.n	800bae6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bae2:	2301      	movs	r3, #1
 800bae4:	e000      	b.n	800bae8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bae6:	2300      	movs	r3, #0
}
 800bae8:	4618      	mov	r0, r3
 800baea:	3710      	adds	r7, #16
 800baec:	46bd      	mov	sp, r7
 800baee:	bd80      	pop	{r7, pc}

0800baf0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800baf0:	b084      	sub	sp, #16
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b086      	sub	sp, #24
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	6078      	str	r0, [r7, #4]
 800bafa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800bafe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bb02:	2300      	movs	r3, #0
 800bb04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	613b      	str	r3, [r7, #16]
 800bb0e:	e009      	b.n	800bb24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	693b      	ldr	r3, [r7, #16]
 800bb14:	3340      	adds	r3, #64	@ 0x40
 800bb16:	009b      	lsls	r3, r3, #2
 800bb18:	4413      	add	r3, r2
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bb1e:	693b      	ldr	r3, [r7, #16]
 800bb20:	3301      	adds	r3, #1
 800bb22:	613b      	str	r3, [r7, #16]
 800bb24:	693b      	ldr	r3, [r7, #16]
 800bb26:	2b0e      	cmp	r3, #14
 800bb28:	d9f2      	bls.n	800bb10 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bb2a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d11c      	bne.n	800bb6c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bb38:	685b      	ldr	r3, [r3, #4]
 800bb3a:	68fa      	ldr	r2, [r7, #12]
 800bb3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bb40:	f043 0302 	orr.w	r3, r3, #2
 800bb44:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb4a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	601a      	str	r2, [r3, #0]
 800bb6a:	e005      	b.n	800bb78 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bb70:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bb7e:	461a      	mov	r2, r3
 800bb80:	2300      	movs	r3, #0
 800bb82:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bb84:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800bb88:	2b01      	cmp	r3, #1
 800bb8a:	d10d      	bne.n	800bba8 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bb8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d104      	bne.n	800bb9e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bb94:	2100      	movs	r1, #0
 800bb96:	6878      	ldr	r0, [r7, #4]
 800bb98:	f000 f968 	bl	800be6c <USB_SetDevSpeed>
 800bb9c:	e008      	b.n	800bbb0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800bb9e:	2101      	movs	r1, #1
 800bba0:	6878      	ldr	r0, [r7, #4]
 800bba2:	f000 f963 	bl	800be6c <USB_SetDevSpeed>
 800bba6:	e003      	b.n	800bbb0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800bba8:	2103      	movs	r1, #3
 800bbaa:	6878      	ldr	r0, [r7, #4]
 800bbac:	f000 f95e 	bl	800be6c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bbb0:	2110      	movs	r1, #16
 800bbb2:	6878      	ldr	r0, [r7, #4]
 800bbb4:	f000 f8fa 	bl	800bdac <USB_FlushTxFifo>
 800bbb8:	4603      	mov	r3, r0
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d001      	beq.n	800bbc2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800bbbe:	2301      	movs	r3, #1
 800bbc0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bbc2:	6878      	ldr	r0, [r7, #4]
 800bbc4:	f000 f924 	bl	800be10 <USB_FlushRxFifo>
 800bbc8:	4603      	mov	r3, r0
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d001      	beq.n	800bbd2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800bbce:	2301      	movs	r3, #1
 800bbd0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbd8:	461a      	mov	r2, r3
 800bbda:	2300      	movs	r3, #0
 800bbdc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	2300      	movs	r3, #0
 800bbe8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbf0:	461a      	mov	r2, r3
 800bbf2:	2300      	movs	r3, #0
 800bbf4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	613b      	str	r3, [r7, #16]
 800bbfa:	e043      	b.n	800bc84 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bbfc:	693b      	ldr	r3, [r7, #16]
 800bbfe:	015a      	lsls	r2, r3, #5
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	4413      	add	r3, r2
 800bc04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bc0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bc12:	d118      	bne.n	800bc46 <USB_DevInit+0x156>
    {
      if (i == 0U)
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d10a      	bne.n	800bc30 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bc1a:	693b      	ldr	r3, [r7, #16]
 800bc1c:	015a      	lsls	r2, r3, #5
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	4413      	add	r3, r2
 800bc22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc26:	461a      	mov	r2, r3
 800bc28:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bc2c:	6013      	str	r3, [r2, #0]
 800bc2e:	e013      	b.n	800bc58 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	015a      	lsls	r2, r3, #5
 800bc34:	68fb      	ldr	r3, [r7, #12]
 800bc36:	4413      	add	r3, r2
 800bc38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc3c:	461a      	mov	r2, r3
 800bc3e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bc42:	6013      	str	r3, [r2, #0]
 800bc44:	e008      	b.n	800bc58 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bc46:	693b      	ldr	r3, [r7, #16]
 800bc48:	015a      	lsls	r2, r3, #5
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	4413      	add	r3, r2
 800bc4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc52:	461a      	mov	r2, r3
 800bc54:	2300      	movs	r3, #0
 800bc56:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	015a      	lsls	r2, r3, #5
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	4413      	add	r3, r2
 800bc60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc64:	461a      	mov	r2, r3
 800bc66:	2300      	movs	r3, #0
 800bc68:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bc6a:	693b      	ldr	r3, [r7, #16]
 800bc6c:	015a      	lsls	r2, r3, #5
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	4413      	add	r3, r2
 800bc72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc76:	461a      	mov	r2, r3
 800bc78:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bc7c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	3301      	adds	r3, #1
 800bc82:	613b      	str	r3, [r7, #16]
 800bc84:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bc88:	461a      	mov	r2, r3
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d3b5      	bcc.n	800bbfc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bc90:	2300      	movs	r3, #0
 800bc92:	613b      	str	r3, [r7, #16]
 800bc94:	e043      	b.n	800bd1e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bc96:	693b      	ldr	r3, [r7, #16]
 800bc98:	015a      	lsls	r2, r3, #5
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	4413      	add	r3, r2
 800bc9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bca8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bcac:	d118      	bne.n	800bce0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d10a      	bne.n	800bcca <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bcb4:	693b      	ldr	r3, [r7, #16]
 800bcb6:	015a      	lsls	r2, r3, #5
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	4413      	add	r3, r2
 800bcbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcc0:	461a      	mov	r2, r3
 800bcc2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bcc6:	6013      	str	r3, [r2, #0]
 800bcc8:	e013      	b.n	800bcf2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	015a      	lsls	r2, r3, #5
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	4413      	add	r3, r2
 800bcd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bcdc:	6013      	str	r3, [r2, #0]
 800bcde:	e008      	b.n	800bcf2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	015a      	lsls	r2, r3, #5
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	4413      	add	r3, r2
 800bce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcec:	461a      	mov	r2, r3
 800bcee:	2300      	movs	r3, #0
 800bcf0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bcf2:	693b      	ldr	r3, [r7, #16]
 800bcf4:	015a      	lsls	r2, r3, #5
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	4413      	add	r3, r2
 800bcfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bcfe:	461a      	mov	r2, r3
 800bd00:	2300      	movs	r3, #0
 800bd02:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	015a      	lsls	r2, r3, #5
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	4413      	add	r3, r2
 800bd0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd10:	461a      	mov	r2, r3
 800bd12:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bd16:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	3301      	adds	r3, #1
 800bd1c:	613b      	str	r3, [r7, #16]
 800bd1e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bd22:	461a      	mov	r2, r3
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	4293      	cmp	r3, r2
 800bd28:	d3b5      	bcc.n	800bc96 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd30:	691b      	ldr	r3, [r3, #16]
 800bd32:	68fa      	ldr	r2, [r7, #12]
 800bd34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bd3c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	2200      	movs	r2, #0
 800bd42:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800bd4a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bd4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d105      	bne.n	800bd60 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	699b      	ldr	r3, [r3, #24]
 800bd58:	f043 0210 	orr.w	r2, r3, #16
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	699a      	ldr	r2, [r3, #24]
 800bd64:	4b0f      	ldr	r3, [pc, #60]	@ (800bda4 <USB_DevInit+0x2b4>)
 800bd66:	4313      	orrs	r3, r2
 800bd68:	687a      	ldr	r2, [r7, #4]
 800bd6a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bd6c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d005      	beq.n	800bd80 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	699b      	ldr	r3, [r3, #24]
 800bd78:	f043 0208 	orr.w	r2, r3, #8
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bd80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bd84:	2b01      	cmp	r3, #1
 800bd86:	d105      	bne.n	800bd94 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	699a      	ldr	r2, [r3, #24]
 800bd8c:	4b06      	ldr	r3, [pc, #24]	@ (800bda8 <USB_DevInit+0x2b8>)
 800bd8e:	4313      	orrs	r3, r2
 800bd90:	687a      	ldr	r2, [r7, #4]
 800bd92:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bd94:	7dfb      	ldrb	r3, [r7, #23]
}
 800bd96:	4618      	mov	r0, r3
 800bd98:	3718      	adds	r7, #24
 800bd9a:	46bd      	mov	sp, r7
 800bd9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bda0:	b004      	add	sp, #16
 800bda2:	4770      	bx	lr
 800bda4:	803c3800 	.word	0x803c3800
 800bda8:	40000004 	.word	0x40000004

0800bdac <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bdac:	b480      	push	{r7}
 800bdae:	b085      	sub	sp, #20
 800bdb0:	af00      	add	r7, sp, #0
 800bdb2:	6078      	str	r0, [r7, #4]
 800bdb4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	3301      	adds	r3, #1
 800bdbe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bdc6:	d901      	bls.n	800bdcc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bdc8:	2303      	movs	r3, #3
 800bdca:	e01b      	b.n	800be04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	691b      	ldr	r3, [r3, #16]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	daf2      	bge.n	800bdba <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	019b      	lsls	r3, r3, #6
 800bddc:	f043 0220 	orr.w	r2, r3, #32
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	3301      	adds	r3, #1
 800bde8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bdf0:	d901      	bls.n	800bdf6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bdf2:	2303      	movs	r3, #3
 800bdf4:	e006      	b.n	800be04 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	691b      	ldr	r3, [r3, #16]
 800bdfa:	f003 0320 	and.w	r3, r3, #32
 800bdfe:	2b20      	cmp	r3, #32
 800be00:	d0f0      	beq.n	800bde4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800be02:	2300      	movs	r3, #0
}
 800be04:	4618      	mov	r0, r3
 800be06:	3714      	adds	r7, #20
 800be08:	46bd      	mov	sp, r7
 800be0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0e:	4770      	bx	lr

0800be10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800be10:	b480      	push	{r7}
 800be12:	b085      	sub	sp, #20
 800be14:	af00      	add	r7, sp, #0
 800be16:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800be18:	2300      	movs	r3, #0
 800be1a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	3301      	adds	r3, #1
 800be20:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800be28:	d901      	bls.n	800be2e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800be2a:	2303      	movs	r3, #3
 800be2c:	e018      	b.n	800be60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	691b      	ldr	r3, [r3, #16]
 800be32:	2b00      	cmp	r3, #0
 800be34:	daf2      	bge.n	800be1c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800be36:	2300      	movs	r3, #0
 800be38:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	2210      	movs	r2, #16
 800be3e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	3301      	adds	r3, #1
 800be44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800be4c:	d901      	bls.n	800be52 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800be4e:	2303      	movs	r3, #3
 800be50:	e006      	b.n	800be60 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	691b      	ldr	r3, [r3, #16]
 800be56:	f003 0310 	and.w	r3, r3, #16
 800be5a:	2b10      	cmp	r3, #16
 800be5c:	d0f0      	beq.n	800be40 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800be5e:	2300      	movs	r3, #0
}
 800be60:	4618      	mov	r0, r3
 800be62:	3714      	adds	r7, #20
 800be64:	46bd      	mov	sp, r7
 800be66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6a:	4770      	bx	lr

0800be6c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800be6c:	b480      	push	{r7}
 800be6e:	b085      	sub	sp, #20
 800be70:	af00      	add	r7, sp, #0
 800be72:	6078      	str	r0, [r7, #4]
 800be74:	460b      	mov	r3, r1
 800be76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be82:	681a      	ldr	r2, [r3, #0]
 800be84:	78fb      	ldrb	r3, [r7, #3]
 800be86:	68f9      	ldr	r1, [r7, #12]
 800be88:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800be8c:	4313      	orrs	r3, r2
 800be8e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800be90:	2300      	movs	r3, #0
}
 800be92:	4618      	mov	r0, r3
 800be94:	3714      	adds	r7, #20
 800be96:	46bd      	mov	sp, r7
 800be98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9c:	4770      	bx	lr

0800be9e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800be9e:	b480      	push	{r7}
 800bea0:	b087      	sub	sp, #28
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800beb0:	689b      	ldr	r3, [r3, #8]
 800beb2:	f003 0306 	and.w	r3, r3, #6
 800beb6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d102      	bne.n	800bec4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bebe:	2300      	movs	r3, #0
 800bec0:	75fb      	strb	r3, [r7, #23]
 800bec2:	e00a      	b.n	800beda <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	2b02      	cmp	r3, #2
 800bec8:	d002      	beq.n	800bed0 <USB_GetDevSpeed+0x32>
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	2b06      	cmp	r3, #6
 800bece:	d102      	bne.n	800bed6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bed0:	2302      	movs	r3, #2
 800bed2:	75fb      	strb	r3, [r7, #23]
 800bed4:	e001      	b.n	800beda <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bed6:	230f      	movs	r3, #15
 800bed8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800beda:	7dfb      	ldrb	r3, [r7, #23]
}
 800bedc:	4618      	mov	r0, r3
 800bede:	371c      	adds	r7, #28
 800bee0:	46bd      	mov	sp, r7
 800bee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bee6:	4770      	bx	lr

0800bee8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bee8:	b480      	push	{r7}
 800beea:	b085      	sub	sp, #20
 800beec:	af00      	add	r7, sp, #0
 800beee:	6078      	str	r0, [r7, #4]
 800bef0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	781b      	ldrb	r3, [r3, #0]
 800befa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800befc:	683b      	ldr	r3, [r7, #0]
 800befe:	785b      	ldrb	r3, [r3, #1]
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	d139      	bne.n	800bf78 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf0a:	69da      	ldr	r2, [r3, #28]
 800bf0c:	683b      	ldr	r3, [r7, #0]
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	f003 030f 	and.w	r3, r3, #15
 800bf14:	2101      	movs	r1, #1
 800bf16:	fa01 f303 	lsl.w	r3, r1, r3
 800bf1a:	b29b      	uxth	r3, r3
 800bf1c:	68f9      	ldr	r1, [r7, #12]
 800bf1e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf22:	4313      	orrs	r3, r2
 800bf24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bf26:	68bb      	ldr	r3, [r7, #8]
 800bf28:	015a      	lsls	r2, r3, #5
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	4413      	add	r3, r2
 800bf2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d153      	bne.n	800bfe4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bf3c:	68bb      	ldr	r3, [r7, #8]
 800bf3e:	015a      	lsls	r2, r3, #5
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	4413      	add	r3, r2
 800bf44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf48:	681a      	ldr	r2, [r3, #0]
 800bf4a:	683b      	ldr	r3, [r7, #0]
 800bf4c:	689b      	ldr	r3, [r3, #8]
 800bf4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	791b      	ldrb	r3, [r3, #4]
 800bf56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bf58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	059b      	lsls	r3, r3, #22
 800bf5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bf60:	431a      	orrs	r2, r3
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	0159      	lsls	r1, r3, #5
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	440b      	add	r3, r1
 800bf6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf6e:	4619      	mov	r1, r3
 800bf70:	4b20      	ldr	r3, [pc, #128]	@ (800bff4 <USB_ActivateEndpoint+0x10c>)
 800bf72:	4313      	orrs	r3, r2
 800bf74:	600b      	str	r3, [r1, #0]
 800bf76:	e035      	b.n	800bfe4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf7e:	69da      	ldr	r2, [r3, #28]
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	f003 030f 	and.w	r3, r3, #15
 800bf88:	2101      	movs	r1, #1
 800bf8a:	fa01 f303 	lsl.w	r3, r1, r3
 800bf8e:	041b      	lsls	r3, r3, #16
 800bf90:	68f9      	ldr	r1, [r7, #12]
 800bf92:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf96:	4313      	orrs	r3, r2
 800bf98:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	015a      	lsls	r2, r3, #5
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	4413      	add	r3, r2
 800bfa2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d119      	bne.n	800bfe4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	015a      	lsls	r2, r3, #5
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	4413      	add	r3, r2
 800bfb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfbc:	681a      	ldr	r2, [r3, #0]
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	689b      	ldr	r3, [r3, #8]
 800bfc2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	791b      	ldrb	r3, [r3, #4]
 800bfca:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bfcc:	430b      	orrs	r3, r1
 800bfce:	431a      	orrs	r2, r3
 800bfd0:	68bb      	ldr	r3, [r7, #8]
 800bfd2:	0159      	lsls	r1, r3, #5
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	440b      	add	r3, r1
 800bfd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfdc:	4619      	mov	r1, r3
 800bfde:	4b05      	ldr	r3, [pc, #20]	@ (800bff4 <USB_ActivateEndpoint+0x10c>)
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bfe4:	2300      	movs	r3, #0
}
 800bfe6:	4618      	mov	r0, r3
 800bfe8:	3714      	adds	r7, #20
 800bfea:	46bd      	mov	sp, r7
 800bfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff0:	4770      	bx	lr
 800bff2:	bf00      	nop
 800bff4:	10008000 	.word	0x10008000

0800bff8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800bff8:	b480      	push	{r7}
 800bffa:	b085      	sub	sp, #20
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
 800c000:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c006:	683b      	ldr	r3, [r7, #0]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c00c:	683b      	ldr	r3, [r7, #0]
 800c00e:	785b      	ldrb	r3, [r3, #1]
 800c010:	2b01      	cmp	r3, #1
 800c012:	d161      	bne.n	800c0d8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c014:	68bb      	ldr	r3, [r7, #8]
 800c016:	015a      	lsls	r2, r3, #5
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	4413      	add	r3, r2
 800c01c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c026:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c02a:	d11f      	bne.n	800c06c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c02c:	68bb      	ldr	r3, [r7, #8]
 800c02e:	015a      	lsls	r2, r3, #5
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	4413      	add	r3, r2
 800c034:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	68ba      	ldr	r2, [r7, #8]
 800c03c:	0151      	lsls	r1, r2, #5
 800c03e:	68fa      	ldr	r2, [r7, #12]
 800c040:	440a      	add	r2, r1
 800c042:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c046:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c04a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c04c:	68bb      	ldr	r3, [r7, #8]
 800c04e:	015a      	lsls	r2, r3, #5
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	4413      	add	r3, r2
 800c054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	68ba      	ldr	r2, [r7, #8]
 800c05c:	0151      	lsls	r1, r2, #5
 800c05e:	68fa      	ldr	r2, [r7, #12]
 800c060:	440a      	add	r2, r1
 800c062:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c066:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c06a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c072:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	781b      	ldrb	r3, [r3, #0]
 800c078:	f003 030f 	and.w	r3, r3, #15
 800c07c:	2101      	movs	r1, #1
 800c07e:	fa01 f303 	lsl.w	r3, r1, r3
 800c082:	b29b      	uxth	r3, r3
 800c084:	43db      	mvns	r3, r3
 800c086:	68f9      	ldr	r1, [r7, #12]
 800c088:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c08c:	4013      	ands	r3, r2
 800c08e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c096:	69da      	ldr	r2, [r3, #28]
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	f003 030f 	and.w	r3, r3, #15
 800c0a0:	2101      	movs	r1, #1
 800c0a2:	fa01 f303 	lsl.w	r3, r1, r3
 800c0a6:	b29b      	uxth	r3, r3
 800c0a8:	43db      	mvns	r3, r3
 800c0aa:	68f9      	ldr	r1, [r7, #12]
 800c0ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c0b0:	4013      	ands	r3, r2
 800c0b2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	015a      	lsls	r2, r3, #5
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	4413      	add	r3, r2
 800c0bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0c0:	681a      	ldr	r2, [r3, #0]
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	0159      	lsls	r1, r3, #5
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	440b      	add	r3, r1
 800c0ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	4b35      	ldr	r3, [pc, #212]	@ (800c1a8 <USB_DeactivateEndpoint+0x1b0>)
 800c0d2:	4013      	ands	r3, r2
 800c0d4:	600b      	str	r3, [r1, #0]
 800c0d6:	e060      	b.n	800c19a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c0d8:	68bb      	ldr	r3, [r7, #8]
 800c0da:	015a      	lsls	r2, r3, #5
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	4413      	add	r3, r2
 800c0e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c0ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c0ee:	d11f      	bne.n	800c130 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c0f0:	68bb      	ldr	r3, [r7, #8]
 800c0f2:	015a      	lsls	r2, r3, #5
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	4413      	add	r3, r2
 800c0f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	68ba      	ldr	r2, [r7, #8]
 800c100:	0151      	lsls	r1, r2, #5
 800c102:	68fa      	ldr	r2, [r7, #12]
 800c104:	440a      	add	r2, r1
 800c106:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c10a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c10e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c110:	68bb      	ldr	r3, [r7, #8]
 800c112:	015a      	lsls	r2, r3, #5
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	4413      	add	r3, r2
 800c118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	68ba      	ldr	r2, [r7, #8]
 800c120:	0151      	lsls	r1, r2, #5
 800c122:	68fa      	ldr	r2, [r7, #12]
 800c124:	440a      	add	r2, r1
 800c126:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c12a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c12e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c136:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c138:	683b      	ldr	r3, [r7, #0]
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	f003 030f 	and.w	r3, r3, #15
 800c140:	2101      	movs	r1, #1
 800c142:	fa01 f303 	lsl.w	r3, r1, r3
 800c146:	041b      	lsls	r3, r3, #16
 800c148:	43db      	mvns	r3, r3
 800c14a:	68f9      	ldr	r1, [r7, #12]
 800c14c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c150:	4013      	ands	r3, r2
 800c152:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c15a:	69da      	ldr	r2, [r3, #28]
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	f003 030f 	and.w	r3, r3, #15
 800c164:	2101      	movs	r1, #1
 800c166:	fa01 f303 	lsl.w	r3, r1, r3
 800c16a:	041b      	lsls	r3, r3, #16
 800c16c:	43db      	mvns	r3, r3
 800c16e:	68f9      	ldr	r1, [r7, #12]
 800c170:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c174:	4013      	ands	r3, r2
 800c176:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c178:	68bb      	ldr	r3, [r7, #8]
 800c17a:	015a      	lsls	r2, r3, #5
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	4413      	add	r3, r2
 800c180:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c184:	681a      	ldr	r2, [r3, #0]
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	0159      	lsls	r1, r3, #5
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	440b      	add	r3, r1
 800c18e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c192:	4619      	mov	r1, r3
 800c194:	4b05      	ldr	r3, [pc, #20]	@ (800c1ac <USB_DeactivateEndpoint+0x1b4>)
 800c196:	4013      	ands	r3, r2
 800c198:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c19a:	2300      	movs	r3, #0
}
 800c19c:	4618      	mov	r0, r3
 800c19e:	3714      	adds	r7, #20
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1a6:	4770      	bx	lr
 800c1a8:	ec337800 	.word	0xec337800
 800c1ac:	eff37800 	.word	0xeff37800

0800c1b0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b08a      	sub	sp, #40	@ 0x28
 800c1b4:	af02      	add	r7, sp, #8
 800c1b6:	60f8      	str	r0, [r7, #12]
 800c1b8:	60b9      	str	r1, [r7, #8]
 800c1ba:	4613      	mov	r3, r2
 800c1bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c1c2:	68bb      	ldr	r3, [r7, #8]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	785b      	ldrb	r3, [r3, #1]
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	f040 8185 	bne.w	800c4dc <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c1d2:	68bb      	ldr	r3, [r7, #8]
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d132      	bne.n	800c240 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c1da:	69bb      	ldr	r3, [r7, #24]
 800c1dc:	015a      	lsls	r2, r3, #5
 800c1de:	69fb      	ldr	r3, [r7, #28]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1e6:	691a      	ldr	r2, [r3, #16]
 800c1e8:	69bb      	ldr	r3, [r7, #24]
 800c1ea:	0159      	lsls	r1, r3, #5
 800c1ec:	69fb      	ldr	r3, [r7, #28]
 800c1ee:	440b      	add	r3, r1
 800c1f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1f4:	4619      	mov	r1, r3
 800c1f6:	4ba7      	ldr	r3, [pc, #668]	@ (800c494 <USB_EPStartXfer+0x2e4>)
 800c1f8:	4013      	ands	r3, r2
 800c1fa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c1fc:	69bb      	ldr	r3, [r7, #24]
 800c1fe:	015a      	lsls	r2, r3, #5
 800c200:	69fb      	ldr	r3, [r7, #28]
 800c202:	4413      	add	r3, r2
 800c204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c208:	691b      	ldr	r3, [r3, #16]
 800c20a:	69ba      	ldr	r2, [r7, #24]
 800c20c:	0151      	lsls	r1, r2, #5
 800c20e:	69fa      	ldr	r2, [r7, #28]
 800c210:	440a      	add	r2, r1
 800c212:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c216:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c21a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c21c:	69bb      	ldr	r3, [r7, #24]
 800c21e:	015a      	lsls	r2, r3, #5
 800c220:	69fb      	ldr	r3, [r7, #28]
 800c222:	4413      	add	r3, r2
 800c224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c228:	691a      	ldr	r2, [r3, #16]
 800c22a:	69bb      	ldr	r3, [r7, #24]
 800c22c:	0159      	lsls	r1, r3, #5
 800c22e:	69fb      	ldr	r3, [r7, #28]
 800c230:	440b      	add	r3, r1
 800c232:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c236:	4619      	mov	r1, r3
 800c238:	4b97      	ldr	r3, [pc, #604]	@ (800c498 <USB_EPStartXfer+0x2e8>)
 800c23a:	4013      	ands	r3, r2
 800c23c:	610b      	str	r3, [r1, #16]
 800c23e:	e097      	b.n	800c370 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c240:	69bb      	ldr	r3, [r7, #24]
 800c242:	015a      	lsls	r2, r3, #5
 800c244:	69fb      	ldr	r3, [r7, #28]
 800c246:	4413      	add	r3, r2
 800c248:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c24c:	691a      	ldr	r2, [r3, #16]
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	0159      	lsls	r1, r3, #5
 800c252:	69fb      	ldr	r3, [r7, #28]
 800c254:	440b      	add	r3, r1
 800c256:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c25a:	4619      	mov	r1, r3
 800c25c:	4b8e      	ldr	r3, [pc, #568]	@ (800c498 <USB_EPStartXfer+0x2e8>)
 800c25e:	4013      	ands	r3, r2
 800c260:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c262:	69bb      	ldr	r3, [r7, #24]
 800c264:	015a      	lsls	r2, r3, #5
 800c266:	69fb      	ldr	r3, [r7, #28]
 800c268:	4413      	add	r3, r2
 800c26a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c26e:	691a      	ldr	r2, [r3, #16]
 800c270:	69bb      	ldr	r3, [r7, #24]
 800c272:	0159      	lsls	r1, r3, #5
 800c274:	69fb      	ldr	r3, [r7, #28]
 800c276:	440b      	add	r3, r1
 800c278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c27c:	4619      	mov	r1, r3
 800c27e:	4b85      	ldr	r3, [pc, #532]	@ (800c494 <USB_EPStartXfer+0x2e4>)
 800c280:	4013      	ands	r3, r2
 800c282:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800c284:	69bb      	ldr	r3, [r7, #24]
 800c286:	2b00      	cmp	r3, #0
 800c288:	d11a      	bne.n	800c2c0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	691a      	ldr	r2, [r3, #16]
 800c28e:	68bb      	ldr	r3, [r7, #8]
 800c290:	689b      	ldr	r3, [r3, #8]
 800c292:	429a      	cmp	r2, r3
 800c294:	d903      	bls.n	800c29e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c296:	68bb      	ldr	r3, [r7, #8]
 800c298:	689a      	ldr	r2, [r3, #8]
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c29e:	69bb      	ldr	r3, [r7, #24]
 800c2a0:	015a      	lsls	r2, r3, #5
 800c2a2:	69fb      	ldr	r3, [r7, #28]
 800c2a4:	4413      	add	r3, r2
 800c2a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2aa:	691b      	ldr	r3, [r3, #16]
 800c2ac:	69ba      	ldr	r2, [r7, #24]
 800c2ae:	0151      	lsls	r1, r2, #5
 800c2b0:	69fa      	ldr	r2, [r7, #28]
 800c2b2:	440a      	add	r2, r1
 800c2b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2b8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c2bc:	6113      	str	r3, [r2, #16]
 800c2be:	e044      	b.n	800c34a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c2c0:	68bb      	ldr	r3, [r7, #8]
 800c2c2:	691a      	ldr	r2, [r3, #16]
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	689b      	ldr	r3, [r3, #8]
 800c2c8:	4413      	add	r3, r2
 800c2ca:	1e5a      	subs	r2, r3, #1
 800c2cc:	68bb      	ldr	r3, [r7, #8]
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2d4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	015a      	lsls	r2, r3, #5
 800c2da:	69fb      	ldr	r3, [r7, #28]
 800c2dc:	4413      	add	r3, r2
 800c2de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2e2:	691a      	ldr	r2, [r3, #16]
 800c2e4:	8afb      	ldrh	r3, [r7, #22]
 800c2e6:	04d9      	lsls	r1, r3, #19
 800c2e8:	4b6c      	ldr	r3, [pc, #432]	@ (800c49c <USB_EPStartXfer+0x2ec>)
 800c2ea:	400b      	ands	r3, r1
 800c2ec:	69b9      	ldr	r1, [r7, #24]
 800c2ee:	0148      	lsls	r0, r1, #5
 800c2f0:	69f9      	ldr	r1, [r7, #28]
 800c2f2:	4401      	add	r1, r0
 800c2f4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c2f8:	4313      	orrs	r3, r2
 800c2fa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800c2fc:	68bb      	ldr	r3, [r7, #8]
 800c2fe:	791b      	ldrb	r3, [r3, #4]
 800c300:	2b01      	cmp	r3, #1
 800c302:	d122      	bne.n	800c34a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c304:	69bb      	ldr	r3, [r7, #24]
 800c306:	015a      	lsls	r2, r3, #5
 800c308:	69fb      	ldr	r3, [r7, #28]
 800c30a:	4413      	add	r3, r2
 800c30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c310:	691b      	ldr	r3, [r3, #16]
 800c312:	69ba      	ldr	r2, [r7, #24]
 800c314:	0151      	lsls	r1, r2, #5
 800c316:	69fa      	ldr	r2, [r7, #28]
 800c318:	440a      	add	r2, r1
 800c31a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c31e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c322:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	015a      	lsls	r2, r3, #5
 800c328:	69fb      	ldr	r3, [r7, #28]
 800c32a:	4413      	add	r3, r2
 800c32c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c330:	691a      	ldr	r2, [r3, #16]
 800c332:	8afb      	ldrh	r3, [r7, #22]
 800c334:	075b      	lsls	r3, r3, #29
 800c336:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800c33a:	69b9      	ldr	r1, [r7, #24]
 800c33c:	0148      	lsls	r0, r1, #5
 800c33e:	69f9      	ldr	r1, [r7, #28]
 800c340:	4401      	add	r1, r0
 800c342:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c346:	4313      	orrs	r3, r2
 800c348:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c34a:	69bb      	ldr	r3, [r7, #24]
 800c34c:	015a      	lsls	r2, r3, #5
 800c34e:	69fb      	ldr	r3, [r7, #28]
 800c350:	4413      	add	r3, r2
 800c352:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c356:	691a      	ldr	r2, [r3, #16]
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	691b      	ldr	r3, [r3, #16]
 800c35c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c360:	69b9      	ldr	r1, [r7, #24]
 800c362:	0148      	lsls	r0, r1, #5
 800c364:	69f9      	ldr	r1, [r7, #28]
 800c366:	4401      	add	r1, r0
 800c368:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c36c:	4313      	orrs	r3, r2
 800c36e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c370:	79fb      	ldrb	r3, [r7, #7]
 800c372:	2b01      	cmp	r3, #1
 800c374:	d14b      	bne.n	800c40e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c376:	68bb      	ldr	r3, [r7, #8]
 800c378:	69db      	ldr	r3, [r3, #28]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d009      	beq.n	800c392 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c37e:	69bb      	ldr	r3, [r7, #24]
 800c380:	015a      	lsls	r2, r3, #5
 800c382:	69fb      	ldr	r3, [r7, #28]
 800c384:	4413      	add	r3, r2
 800c386:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c38a:	461a      	mov	r2, r3
 800c38c:	68bb      	ldr	r3, [r7, #8]
 800c38e:	69db      	ldr	r3, [r3, #28]
 800c390:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c392:	68bb      	ldr	r3, [r7, #8]
 800c394:	791b      	ldrb	r3, [r3, #4]
 800c396:	2b01      	cmp	r3, #1
 800c398:	d128      	bne.n	800c3ec <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c39a:	69fb      	ldr	r3, [r7, #28]
 800c39c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3a0:	689b      	ldr	r3, [r3, #8]
 800c3a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d110      	bne.n	800c3cc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c3aa:	69bb      	ldr	r3, [r7, #24]
 800c3ac:	015a      	lsls	r2, r3, #5
 800c3ae:	69fb      	ldr	r3, [r7, #28]
 800c3b0:	4413      	add	r3, r2
 800c3b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	69ba      	ldr	r2, [r7, #24]
 800c3ba:	0151      	lsls	r1, r2, #5
 800c3bc:	69fa      	ldr	r2, [r7, #28]
 800c3be:	440a      	add	r2, r1
 800c3c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c3c4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c3c8:	6013      	str	r3, [r2, #0]
 800c3ca:	e00f      	b.n	800c3ec <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c3cc:	69bb      	ldr	r3, [r7, #24]
 800c3ce:	015a      	lsls	r2, r3, #5
 800c3d0:	69fb      	ldr	r3, [r7, #28]
 800c3d2:	4413      	add	r3, r2
 800c3d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3d8:	681b      	ldr	r3, [r3, #0]
 800c3da:	69ba      	ldr	r2, [r7, #24]
 800c3dc:	0151      	lsls	r1, r2, #5
 800c3de:	69fa      	ldr	r2, [r7, #28]
 800c3e0:	440a      	add	r2, r1
 800c3e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c3e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c3ea:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c3ec:	69bb      	ldr	r3, [r7, #24]
 800c3ee:	015a      	lsls	r2, r3, #5
 800c3f0:	69fb      	ldr	r3, [r7, #28]
 800c3f2:	4413      	add	r3, r2
 800c3f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	69ba      	ldr	r2, [r7, #24]
 800c3fc:	0151      	lsls	r1, r2, #5
 800c3fe:	69fa      	ldr	r2, [r7, #28]
 800c400:	440a      	add	r2, r1
 800c402:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c406:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c40a:	6013      	str	r3, [r2, #0]
 800c40c:	e169      	b.n	800c6e2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c40e:	69bb      	ldr	r3, [r7, #24]
 800c410:	015a      	lsls	r2, r3, #5
 800c412:	69fb      	ldr	r3, [r7, #28]
 800c414:	4413      	add	r3, r2
 800c416:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	69ba      	ldr	r2, [r7, #24]
 800c41e:	0151      	lsls	r1, r2, #5
 800c420:	69fa      	ldr	r2, [r7, #28]
 800c422:	440a      	add	r2, r1
 800c424:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c428:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c42c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	791b      	ldrb	r3, [r3, #4]
 800c432:	2b01      	cmp	r3, #1
 800c434:	d015      	beq.n	800c462 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	691b      	ldr	r3, [r3, #16]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	f000 8151 	beq.w	800c6e2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c440:	69fb      	ldr	r3, [r7, #28]
 800c442:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c446:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	f003 030f 	and.w	r3, r3, #15
 800c450:	2101      	movs	r1, #1
 800c452:	fa01 f303 	lsl.w	r3, r1, r3
 800c456:	69f9      	ldr	r1, [r7, #28]
 800c458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c45c:	4313      	orrs	r3, r2
 800c45e:	634b      	str	r3, [r1, #52]	@ 0x34
 800c460:	e13f      	b.n	800c6e2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c462:	69fb      	ldr	r3, [r7, #28]
 800c464:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c468:	689b      	ldr	r3, [r3, #8]
 800c46a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d116      	bne.n	800c4a0 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c472:	69bb      	ldr	r3, [r7, #24]
 800c474:	015a      	lsls	r2, r3, #5
 800c476:	69fb      	ldr	r3, [r7, #28]
 800c478:	4413      	add	r3, r2
 800c47a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	69ba      	ldr	r2, [r7, #24]
 800c482:	0151      	lsls	r1, r2, #5
 800c484:	69fa      	ldr	r2, [r7, #28]
 800c486:	440a      	add	r2, r1
 800c488:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c48c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c490:	6013      	str	r3, [r2, #0]
 800c492:	e015      	b.n	800c4c0 <USB_EPStartXfer+0x310>
 800c494:	e007ffff 	.word	0xe007ffff
 800c498:	fff80000 	.word	0xfff80000
 800c49c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c4a0:	69bb      	ldr	r3, [r7, #24]
 800c4a2:	015a      	lsls	r2, r3, #5
 800c4a4:	69fb      	ldr	r3, [r7, #28]
 800c4a6:	4413      	add	r3, r2
 800c4a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	69ba      	ldr	r2, [r7, #24]
 800c4b0:	0151      	lsls	r1, r2, #5
 800c4b2:	69fa      	ldr	r2, [r7, #28]
 800c4b4:	440a      	add	r2, r1
 800c4b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c4be:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	68d9      	ldr	r1, [r3, #12]
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	781a      	ldrb	r2, [r3, #0]
 800c4c8:	68bb      	ldr	r3, [r7, #8]
 800c4ca:	691b      	ldr	r3, [r3, #16]
 800c4cc:	b298      	uxth	r0, r3
 800c4ce:	79fb      	ldrb	r3, [r7, #7]
 800c4d0:	9300      	str	r3, [sp, #0]
 800c4d2:	4603      	mov	r3, r0
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f000 f9b9 	bl	800c84c <USB_WritePacket>
 800c4da:	e102      	b.n	800c6e2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c4dc:	69bb      	ldr	r3, [r7, #24]
 800c4de:	015a      	lsls	r2, r3, #5
 800c4e0:	69fb      	ldr	r3, [r7, #28]
 800c4e2:	4413      	add	r3, r2
 800c4e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4e8:	691a      	ldr	r2, [r3, #16]
 800c4ea:	69bb      	ldr	r3, [r7, #24]
 800c4ec:	0159      	lsls	r1, r3, #5
 800c4ee:	69fb      	ldr	r3, [r7, #28]
 800c4f0:	440b      	add	r3, r1
 800c4f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c4f6:	4619      	mov	r1, r3
 800c4f8:	4b7c      	ldr	r3, [pc, #496]	@ (800c6ec <USB_EPStartXfer+0x53c>)
 800c4fa:	4013      	ands	r3, r2
 800c4fc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c4fe:	69bb      	ldr	r3, [r7, #24]
 800c500:	015a      	lsls	r2, r3, #5
 800c502:	69fb      	ldr	r3, [r7, #28]
 800c504:	4413      	add	r3, r2
 800c506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c50a:	691a      	ldr	r2, [r3, #16]
 800c50c:	69bb      	ldr	r3, [r7, #24]
 800c50e:	0159      	lsls	r1, r3, #5
 800c510:	69fb      	ldr	r3, [r7, #28]
 800c512:	440b      	add	r3, r1
 800c514:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c518:	4619      	mov	r1, r3
 800c51a:	4b75      	ldr	r3, [pc, #468]	@ (800c6f0 <USB_EPStartXfer+0x540>)
 800c51c:	4013      	ands	r3, r2
 800c51e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800c520:	69bb      	ldr	r3, [r7, #24]
 800c522:	2b00      	cmp	r3, #0
 800c524:	d12f      	bne.n	800c586 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800c526:	68bb      	ldr	r3, [r7, #8]
 800c528:	691b      	ldr	r3, [r3, #16]
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d003      	beq.n	800c536 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	689a      	ldr	r2, [r3, #8]
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c536:	68bb      	ldr	r3, [r7, #8]
 800c538:	689a      	ldr	r2, [r3, #8]
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c53e:	69bb      	ldr	r3, [r7, #24]
 800c540:	015a      	lsls	r2, r3, #5
 800c542:	69fb      	ldr	r3, [r7, #28]
 800c544:	4413      	add	r3, r2
 800c546:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c54a:	691a      	ldr	r2, [r3, #16]
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	6a1b      	ldr	r3, [r3, #32]
 800c550:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c554:	69b9      	ldr	r1, [r7, #24]
 800c556:	0148      	lsls	r0, r1, #5
 800c558:	69f9      	ldr	r1, [r7, #28]
 800c55a:	4401      	add	r1, r0
 800c55c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c560:	4313      	orrs	r3, r2
 800c562:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c564:	69bb      	ldr	r3, [r7, #24]
 800c566:	015a      	lsls	r2, r3, #5
 800c568:	69fb      	ldr	r3, [r7, #28]
 800c56a:	4413      	add	r3, r2
 800c56c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c570:	691b      	ldr	r3, [r3, #16]
 800c572:	69ba      	ldr	r2, [r7, #24]
 800c574:	0151      	lsls	r1, r2, #5
 800c576:	69fa      	ldr	r2, [r7, #28]
 800c578:	440a      	add	r2, r1
 800c57a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c57e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c582:	6113      	str	r3, [r2, #16]
 800c584:	e05f      	b.n	800c646 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c586:	68bb      	ldr	r3, [r7, #8]
 800c588:	691b      	ldr	r3, [r3, #16]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d123      	bne.n	800c5d6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c58e:	69bb      	ldr	r3, [r7, #24]
 800c590:	015a      	lsls	r2, r3, #5
 800c592:	69fb      	ldr	r3, [r7, #28]
 800c594:	4413      	add	r3, r2
 800c596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c59a:	691a      	ldr	r2, [r3, #16]
 800c59c:	68bb      	ldr	r3, [r7, #8]
 800c59e:	689b      	ldr	r3, [r3, #8]
 800c5a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c5a4:	69b9      	ldr	r1, [r7, #24]
 800c5a6:	0148      	lsls	r0, r1, #5
 800c5a8:	69f9      	ldr	r1, [r7, #28]
 800c5aa:	4401      	add	r1, r0
 800c5ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c5b0:	4313      	orrs	r3, r2
 800c5b2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c5b4:	69bb      	ldr	r3, [r7, #24]
 800c5b6:	015a      	lsls	r2, r3, #5
 800c5b8:	69fb      	ldr	r3, [r7, #28]
 800c5ba:	4413      	add	r3, r2
 800c5bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5c0:	691b      	ldr	r3, [r3, #16]
 800c5c2:	69ba      	ldr	r2, [r7, #24]
 800c5c4:	0151      	lsls	r1, r2, #5
 800c5c6:	69fa      	ldr	r2, [r7, #28]
 800c5c8:	440a      	add	r2, r1
 800c5ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c5ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c5d2:	6113      	str	r3, [r2, #16]
 800c5d4:	e037      	b.n	800c646 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c5d6:	68bb      	ldr	r3, [r7, #8]
 800c5d8:	691a      	ldr	r2, [r3, #16]
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	689b      	ldr	r3, [r3, #8]
 800c5de:	4413      	add	r3, r2
 800c5e0:	1e5a      	subs	r2, r3, #1
 800c5e2:	68bb      	ldr	r3, [r7, #8]
 800c5e4:	689b      	ldr	r3, [r3, #8]
 800c5e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5ea:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c5ec:	68bb      	ldr	r3, [r7, #8]
 800c5ee:	689b      	ldr	r3, [r3, #8]
 800c5f0:	8afa      	ldrh	r2, [r7, #22]
 800c5f2:	fb03 f202 	mul.w	r2, r3, r2
 800c5f6:	68bb      	ldr	r3, [r7, #8]
 800c5f8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c5fa:	69bb      	ldr	r3, [r7, #24]
 800c5fc:	015a      	lsls	r2, r3, #5
 800c5fe:	69fb      	ldr	r3, [r7, #28]
 800c600:	4413      	add	r3, r2
 800c602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c606:	691a      	ldr	r2, [r3, #16]
 800c608:	8afb      	ldrh	r3, [r7, #22]
 800c60a:	04d9      	lsls	r1, r3, #19
 800c60c:	4b39      	ldr	r3, [pc, #228]	@ (800c6f4 <USB_EPStartXfer+0x544>)
 800c60e:	400b      	ands	r3, r1
 800c610:	69b9      	ldr	r1, [r7, #24]
 800c612:	0148      	lsls	r0, r1, #5
 800c614:	69f9      	ldr	r1, [r7, #28]
 800c616:	4401      	add	r1, r0
 800c618:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c61c:	4313      	orrs	r3, r2
 800c61e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c620:	69bb      	ldr	r3, [r7, #24]
 800c622:	015a      	lsls	r2, r3, #5
 800c624:	69fb      	ldr	r3, [r7, #28]
 800c626:	4413      	add	r3, r2
 800c628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c62c:	691a      	ldr	r2, [r3, #16]
 800c62e:	68bb      	ldr	r3, [r7, #8]
 800c630:	6a1b      	ldr	r3, [r3, #32]
 800c632:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c636:	69b9      	ldr	r1, [r7, #24]
 800c638:	0148      	lsls	r0, r1, #5
 800c63a:	69f9      	ldr	r1, [r7, #28]
 800c63c:	4401      	add	r1, r0
 800c63e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c642:	4313      	orrs	r3, r2
 800c644:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c646:	79fb      	ldrb	r3, [r7, #7]
 800c648:	2b01      	cmp	r3, #1
 800c64a:	d10d      	bne.n	800c668 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c64c:	68bb      	ldr	r3, [r7, #8]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d009      	beq.n	800c668 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c654:	68bb      	ldr	r3, [r7, #8]
 800c656:	68d9      	ldr	r1, [r3, #12]
 800c658:	69bb      	ldr	r3, [r7, #24]
 800c65a:	015a      	lsls	r2, r3, #5
 800c65c:	69fb      	ldr	r3, [r7, #28]
 800c65e:	4413      	add	r3, r2
 800c660:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c664:	460a      	mov	r2, r1
 800c666:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c668:	68bb      	ldr	r3, [r7, #8]
 800c66a:	791b      	ldrb	r3, [r3, #4]
 800c66c:	2b01      	cmp	r3, #1
 800c66e:	d128      	bne.n	800c6c2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c670:	69fb      	ldr	r3, [r7, #28]
 800c672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c676:	689b      	ldr	r3, [r3, #8]
 800c678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d110      	bne.n	800c6a2 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c680:	69bb      	ldr	r3, [r7, #24]
 800c682:	015a      	lsls	r2, r3, #5
 800c684:	69fb      	ldr	r3, [r7, #28]
 800c686:	4413      	add	r3, r2
 800c688:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	69ba      	ldr	r2, [r7, #24]
 800c690:	0151      	lsls	r1, r2, #5
 800c692:	69fa      	ldr	r2, [r7, #28]
 800c694:	440a      	add	r2, r1
 800c696:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c69a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c69e:	6013      	str	r3, [r2, #0]
 800c6a0:	e00f      	b.n	800c6c2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c6a2:	69bb      	ldr	r3, [r7, #24]
 800c6a4:	015a      	lsls	r2, r3, #5
 800c6a6:	69fb      	ldr	r3, [r7, #28]
 800c6a8:	4413      	add	r3, r2
 800c6aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	69ba      	ldr	r2, [r7, #24]
 800c6b2:	0151      	lsls	r1, r2, #5
 800c6b4:	69fa      	ldr	r2, [r7, #28]
 800c6b6:	440a      	add	r2, r1
 800c6b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c6c0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c6c2:	69bb      	ldr	r3, [r7, #24]
 800c6c4:	015a      	lsls	r2, r3, #5
 800c6c6:	69fb      	ldr	r3, [r7, #28]
 800c6c8:	4413      	add	r3, r2
 800c6ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	69ba      	ldr	r2, [r7, #24]
 800c6d2:	0151      	lsls	r1, r2, #5
 800c6d4:	69fa      	ldr	r2, [r7, #28]
 800c6d6:	440a      	add	r2, r1
 800c6d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6dc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c6e0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c6e2:	2300      	movs	r3, #0
}
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	3720      	adds	r7, #32
 800c6e8:	46bd      	mov	sp, r7
 800c6ea:	bd80      	pop	{r7, pc}
 800c6ec:	fff80000 	.word	0xfff80000
 800c6f0:	e007ffff 	.word	0xe007ffff
 800c6f4:	1ff80000 	.word	0x1ff80000

0800c6f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c6f8:	b480      	push	{r7}
 800c6fa:	b087      	sub	sp, #28
 800c6fc:	af00      	add	r7, sp, #0
 800c6fe:	6078      	str	r0, [r7, #4]
 800c700:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c702:	2300      	movs	r3, #0
 800c704:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c706:	2300      	movs	r3, #0
 800c708:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c70e:	683b      	ldr	r3, [r7, #0]
 800c710:	785b      	ldrb	r3, [r3, #1]
 800c712:	2b01      	cmp	r3, #1
 800c714:	d14a      	bne.n	800c7ac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	781b      	ldrb	r3, [r3, #0]
 800c71a:	015a      	lsls	r2, r3, #5
 800c71c:	693b      	ldr	r3, [r7, #16]
 800c71e:	4413      	add	r3, r2
 800c720:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c72a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c72e:	f040 8086 	bne.w	800c83e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c732:	683b      	ldr	r3, [r7, #0]
 800c734:	781b      	ldrb	r3, [r3, #0]
 800c736:	015a      	lsls	r2, r3, #5
 800c738:	693b      	ldr	r3, [r7, #16]
 800c73a:	4413      	add	r3, r2
 800c73c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	683a      	ldr	r2, [r7, #0]
 800c744:	7812      	ldrb	r2, [r2, #0]
 800c746:	0151      	lsls	r1, r2, #5
 800c748:	693a      	ldr	r2, [r7, #16]
 800c74a:	440a      	add	r2, r1
 800c74c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c750:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c754:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c756:	683b      	ldr	r3, [r7, #0]
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	015a      	lsls	r2, r3, #5
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	4413      	add	r3, r2
 800c760:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	683a      	ldr	r2, [r7, #0]
 800c768:	7812      	ldrb	r2, [r2, #0]
 800c76a:	0151      	lsls	r1, r2, #5
 800c76c:	693a      	ldr	r2, [r7, #16]
 800c76e:	440a      	add	r2, r1
 800c770:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c774:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c778:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	3301      	adds	r3, #1
 800c77e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c786:	4293      	cmp	r3, r2
 800c788:	d902      	bls.n	800c790 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c78a:	2301      	movs	r3, #1
 800c78c:	75fb      	strb	r3, [r7, #23]
          break;
 800c78e:	e056      	b.n	800c83e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c790:	683b      	ldr	r3, [r7, #0]
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	015a      	lsls	r2, r3, #5
 800c796:	693b      	ldr	r3, [r7, #16]
 800c798:	4413      	add	r3, r2
 800c79a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c7a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c7a8:	d0e7      	beq.n	800c77a <USB_EPStopXfer+0x82>
 800c7aa:	e048      	b.n	800c83e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	781b      	ldrb	r3, [r3, #0]
 800c7b0:	015a      	lsls	r2, r3, #5
 800c7b2:	693b      	ldr	r3, [r7, #16]
 800c7b4:	4413      	add	r3, r2
 800c7b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c7c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c7c4:	d13b      	bne.n	800c83e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c7c6:	683b      	ldr	r3, [r7, #0]
 800c7c8:	781b      	ldrb	r3, [r3, #0]
 800c7ca:	015a      	lsls	r2, r3, #5
 800c7cc:	693b      	ldr	r3, [r7, #16]
 800c7ce:	4413      	add	r3, r2
 800c7d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	683a      	ldr	r2, [r7, #0]
 800c7d8:	7812      	ldrb	r2, [r2, #0]
 800c7da:	0151      	lsls	r1, r2, #5
 800c7dc:	693a      	ldr	r2, [r7, #16]
 800c7de:	440a      	add	r2, r1
 800c7e0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c7e4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c7e8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	781b      	ldrb	r3, [r3, #0]
 800c7ee:	015a      	lsls	r2, r3, #5
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	4413      	add	r3, r2
 800c7f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	683a      	ldr	r2, [r7, #0]
 800c7fc:	7812      	ldrb	r2, [r2, #0]
 800c7fe:	0151      	lsls	r1, r2, #5
 800c800:	693a      	ldr	r2, [r7, #16]
 800c802:	440a      	add	r2, r1
 800c804:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c808:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c80c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	3301      	adds	r3, #1
 800c812:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c81a:	4293      	cmp	r3, r2
 800c81c:	d902      	bls.n	800c824 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c81e:	2301      	movs	r3, #1
 800c820:	75fb      	strb	r3, [r7, #23]
          break;
 800c822:	e00c      	b.n	800c83e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	781b      	ldrb	r3, [r3, #0]
 800c828:	015a      	lsls	r2, r3, #5
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	4413      	add	r3, r2
 800c82e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c838:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c83c:	d0e7      	beq.n	800c80e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c83e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c840:	4618      	mov	r0, r3
 800c842:	371c      	adds	r7, #28
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr

0800c84c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c84c:	b480      	push	{r7}
 800c84e:	b089      	sub	sp, #36	@ 0x24
 800c850:	af00      	add	r7, sp, #0
 800c852:	60f8      	str	r0, [r7, #12]
 800c854:	60b9      	str	r1, [r7, #8]
 800c856:	4611      	mov	r1, r2
 800c858:	461a      	mov	r2, r3
 800c85a:	460b      	mov	r3, r1
 800c85c:	71fb      	strb	r3, [r7, #7]
 800c85e:	4613      	mov	r3, r2
 800c860:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c866:	68bb      	ldr	r3, [r7, #8]
 800c868:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c86a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d123      	bne.n	800c8ba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c872:	88bb      	ldrh	r3, [r7, #4]
 800c874:	3303      	adds	r3, #3
 800c876:	089b      	lsrs	r3, r3, #2
 800c878:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c87a:	2300      	movs	r3, #0
 800c87c:	61bb      	str	r3, [r7, #24]
 800c87e:	e018      	b.n	800c8b2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c880:	79fb      	ldrb	r3, [r7, #7]
 800c882:	031a      	lsls	r2, r3, #12
 800c884:	697b      	ldr	r3, [r7, #20]
 800c886:	4413      	add	r3, r2
 800c888:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c88c:	461a      	mov	r2, r3
 800c88e:	69fb      	ldr	r3, [r7, #28]
 800c890:	681b      	ldr	r3, [r3, #0]
 800c892:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c894:	69fb      	ldr	r3, [r7, #28]
 800c896:	3301      	adds	r3, #1
 800c898:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c89a:	69fb      	ldr	r3, [r7, #28]
 800c89c:	3301      	adds	r3, #1
 800c89e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c8a0:	69fb      	ldr	r3, [r7, #28]
 800c8a2:	3301      	adds	r3, #1
 800c8a4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c8a6:	69fb      	ldr	r3, [r7, #28]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	3301      	adds	r3, #1
 800c8b0:	61bb      	str	r3, [r7, #24]
 800c8b2:	69ba      	ldr	r2, [r7, #24]
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d3e2      	bcc.n	800c880 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c8ba:	2300      	movs	r3, #0
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3724      	adds	r7, #36	@ 0x24
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c6:	4770      	bx	lr

0800c8c8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	b08b      	sub	sp, #44	@ 0x2c
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	60f8      	str	r0, [r7, #12]
 800c8d0:	60b9      	str	r1, [r7, #8]
 800c8d2:	4613      	mov	r3, r2
 800c8d4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c8de:	88fb      	ldrh	r3, [r7, #6]
 800c8e0:	089b      	lsrs	r3, r3, #2
 800c8e2:	b29b      	uxth	r3, r3
 800c8e4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c8e6:	88fb      	ldrh	r3, [r7, #6]
 800c8e8:	f003 0303 	and.w	r3, r3, #3
 800c8ec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c8ee:	2300      	movs	r3, #0
 800c8f0:	623b      	str	r3, [r7, #32]
 800c8f2:	e014      	b.n	800c91e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c8f4:	69bb      	ldr	r3, [r7, #24]
 800c8f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c8fa:	681a      	ldr	r2, [r3, #0]
 800c8fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8fe:	601a      	str	r2, [r3, #0]
    pDest++;
 800c900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c902:	3301      	adds	r3, #1
 800c904:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c908:	3301      	adds	r3, #1
 800c90a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c90e:	3301      	adds	r3, #1
 800c910:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c914:	3301      	adds	r3, #1
 800c916:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c918:	6a3b      	ldr	r3, [r7, #32]
 800c91a:	3301      	adds	r3, #1
 800c91c:	623b      	str	r3, [r7, #32]
 800c91e:	6a3a      	ldr	r2, [r7, #32]
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	429a      	cmp	r2, r3
 800c924:	d3e6      	bcc.n	800c8f4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c926:	8bfb      	ldrh	r3, [r7, #30]
 800c928:	2b00      	cmp	r3, #0
 800c92a:	d01e      	beq.n	800c96a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c92c:	2300      	movs	r3, #0
 800c92e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c930:	69bb      	ldr	r3, [r7, #24]
 800c932:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c936:	461a      	mov	r2, r3
 800c938:	f107 0310 	add.w	r3, r7, #16
 800c93c:	6812      	ldr	r2, [r2, #0]
 800c93e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c940:	693a      	ldr	r2, [r7, #16]
 800c942:	6a3b      	ldr	r3, [r7, #32]
 800c944:	b2db      	uxtb	r3, r3
 800c946:	00db      	lsls	r3, r3, #3
 800c948:	fa22 f303 	lsr.w	r3, r2, r3
 800c94c:	b2da      	uxtb	r2, r3
 800c94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c950:	701a      	strb	r2, [r3, #0]
      i++;
 800c952:	6a3b      	ldr	r3, [r7, #32]
 800c954:	3301      	adds	r3, #1
 800c956:	623b      	str	r3, [r7, #32]
      pDest++;
 800c958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c95a:	3301      	adds	r3, #1
 800c95c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c95e:	8bfb      	ldrh	r3, [r7, #30]
 800c960:	3b01      	subs	r3, #1
 800c962:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c964:	8bfb      	ldrh	r3, [r7, #30]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d1ea      	bne.n	800c940 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c96a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	372c      	adds	r7, #44	@ 0x2c
 800c970:	46bd      	mov	sp, r7
 800c972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c976:	4770      	bx	lr

0800c978 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c978:	b480      	push	{r7}
 800c97a:	b085      	sub	sp, #20
 800c97c:	af00      	add	r7, sp, #0
 800c97e:	6078      	str	r0, [r7, #4]
 800c980:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c986:	683b      	ldr	r3, [r7, #0]
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c98c:	683b      	ldr	r3, [r7, #0]
 800c98e:	785b      	ldrb	r3, [r3, #1]
 800c990:	2b01      	cmp	r3, #1
 800c992:	d12c      	bne.n	800c9ee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	015a      	lsls	r2, r3, #5
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	4413      	add	r3, r2
 800c99c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	db12      	blt.n	800c9cc <USB_EPSetStall+0x54>
 800c9a6:	68bb      	ldr	r3, [r7, #8]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d00f      	beq.n	800c9cc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c9ac:	68bb      	ldr	r3, [r7, #8]
 800c9ae:	015a      	lsls	r2, r3, #5
 800c9b0:	68fb      	ldr	r3, [r7, #12]
 800c9b2:	4413      	add	r3, r2
 800c9b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	68ba      	ldr	r2, [r7, #8]
 800c9bc:	0151      	lsls	r1, r2, #5
 800c9be:	68fa      	ldr	r2, [r7, #12]
 800c9c0:	440a      	add	r2, r1
 800c9c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c9c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c9ca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	015a      	lsls	r2, r3, #5
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	4413      	add	r3, r2
 800c9d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	68ba      	ldr	r2, [r7, #8]
 800c9dc:	0151      	lsls	r1, r2, #5
 800c9de:	68fa      	ldr	r2, [r7, #12]
 800c9e0:	440a      	add	r2, r1
 800c9e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c9e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c9ea:	6013      	str	r3, [r2, #0]
 800c9ec:	e02b      	b.n	800ca46 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c9ee:	68bb      	ldr	r3, [r7, #8]
 800c9f0:	015a      	lsls	r2, r3, #5
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	4413      	add	r3, r2
 800c9f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	2b00      	cmp	r3, #0
 800c9fe:	db12      	blt.n	800ca26 <USB_EPSetStall+0xae>
 800ca00:	68bb      	ldr	r3, [r7, #8]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d00f      	beq.n	800ca26 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ca06:	68bb      	ldr	r3, [r7, #8]
 800ca08:	015a      	lsls	r2, r3, #5
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	4413      	add	r3, r2
 800ca0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	68ba      	ldr	r2, [r7, #8]
 800ca16:	0151      	lsls	r1, r2, #5
 800ca18:	68fa      	ldr	r2, [r7, #12]
 800ca1a:	440a      	add	r2, r1
 800ca1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca20:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ca24:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	015a      	lsls	r2, r3, #5
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	4413      	add	r3, r2
 800ca2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	68ba      	ldr	r2, [r7, #8]
 800ca36:	0151      	lsls	r1, r2, #5
 800ca38:	68fa      	ldr	r2, [r7, #12]
 800ca3a:	440a      	add	r2, r1
 800ca3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ca44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ca46:	2300      	movs	r3, #0
}
 800ca48:	4618      	mov	r0, r3
 800ca4a:	3714      	adds	r7, #20
 800ca4c:	46bd      	mov	sp, r7
 800ca4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca52:	4770      	bx	lr

0800ca54 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ca54:	b480      	push	{r7}
 800ca56:	b085      	sub	sp, #20
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]
 800ca5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ca68:	683b      	ldr	r3, [r7, #0]
 800ca6a:	785b      	ldrb	r3, [r3, #1]
 800ca6c:	2b01      	cmp	r3, #1
 800ca6e:	d128      	bne.n	800cac2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ca70:	68bb      	ldr	r3, [r7, #8]
 800ca72:	015a      	lsls	r2, r3, #5
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	4413      	add	r3, r2
 800ca78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	68ba      	ldr	r2, [r7, #8]
 800ca80:	0151      	lsls	r1, r2, #5
 800ca82:	68fa      	ldr	r2, [r7, #12]
 800ca84:	440a      	add	r2, r1
 800ca86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ca8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ca8e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	791b      	ldrb	r3, [r3, #4]
 800ca94:	2b03      	cmp	r3, #3
 800ca96:	d003      	beq.n	800caa0 <USB_EPClearStall+0x4c>
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	791b      	ldrb	r3, [r3, #4]
 800ca9c:	2b02      	cmp	r3, #2
 800ca9e:	d138      	bne.n	800cb12 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	015a      	lsls	r2, r3, #5
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	4413      	add	r3, r2
 800caa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800caac:	681b      	ldr	r3, [r3, #0]
 800caae:	68ba      	ldr	r2, [r7, #8]
 800cab0:	0151      	lsls	r1, r2, #5
 800cab2:	68fa      	ldr	r2, [r7, #12]
 800cab4:	440a      	add	r2, r1
 800cab6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800caba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cabe:	6013      	str	r3, [r2, #0]
 800cac0:	e027      	b.n	800cb12 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	015a      	lsls	r2, r3, #5
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	4413      	add	r3, r2
 800caca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	68ba      	ldr	r2, [r7, #8]
 800cad2:	0151      	lsls	r1, r2, #5
 800cad4:	68fa      	ldr	r2, [r7, #12]
 800cad6:	440a      	add	r2, r1
 800cad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cadc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cae0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cae2:	683b      	ldr	r3, [r7, #0]
 800cae4:	791b      	ldrb	r3, [r3, #4]
 800cae6:	2b03      	cmp	r3, #3
 800cae8:	d003      	beq.n	800caf2 <USB_EPClearStall+0x9e>
 800caea:	683b      	ldr	r3, [r7, #0]
 800caec:	791b      	ldrb	r3, [r3, #4]
 800caee:	2b02      	cmp	r3, #2
 800caf0:	d10f      	bne.n	800cb12 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800caf2:	68bb      	ldr	r3, [r7, #8]
 800caf4:	015a      	lsls	r2, r3, #5
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	4413      	add	r3, r2
 800cafa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	68ba      	ldr	r2, [r7, #8]
 800cb02:	0151      	lsls	r1, r2, #5
 800cb04:	68fa      	ldr	r2, [r7, #12]
 800cb06:	440a      	add	r2, r1
 800cb08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cb0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cb10:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cb12:	2300      	movs	r3, #0
}
 800cb14:	4618      	mov	r0, r3
 800cb16:	3714      	adds	r7, #20
 800cb18:	46bd      	mov	sp, r7
 800cb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb1e:	4770      	bx	lr

0800cb20 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cb20:	b480      	push	{r7}
 800cb22:	b085      	sub	sp, #20
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	460b      	mov	r3, r1
 800cb2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	68fa      	ldr	r2, [r7, #12]
 800cb3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb3e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800cb42:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb4a:	681a      	ldr	r2, [r3, #0]
 800cb4c:	78fb      	ldrb	r3, [r7, #3]
 800cb4e:	011b      	lsls	r3, r3, #4
 800cb50:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800cb54:	68f9      	ldr	r1, [r7, #12]
 800cb56:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cb5a:	4313      	orrs	r3, r2
 800cb5c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cb5e:	2300      	movs	r3, #0
}
 800cb60:	4618      	mov	r0, r3
 800cb62:	3714      	adds	r7, #20
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr

0800cb6c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cb6c:	b480      	push	{r7}
 800cb6e:	b085      	sub	sp, #20
 800cb70:	af00      	add	r7, sp, #0
 800cb72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cb86:	f023 0303 	bic.w	r3, r3, #3
 800cb8a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb92:	685b      	ldr	r3, [r3, #4]
 800cb94:	68fa      	ldr	r2, [r7, #12]
 800cb96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cb9a:	f023 0302 	bic.w	r3, r3, #2
 800cb9e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cba0:	2300      	movs	r3, #0
}
 800cba2:	4618      	mov	r0, r3
 800cba4:	3714      	adds	r7, #20
 800cba6:	46bd      	mov	sp, r7
 800cba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbac:	4770      	bx	lr

0800cbae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cbae:	b480      	push	{r7}
 800cbb0:	b085      	sub	sp, #20
 800cbb2:	af00      	add	r7, sp, #0
 800cbb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cbba:	68fb      	ldr	r3, [r7, #12]
 800cbbc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	68fa      	ldr	r2, [r7, #12]
 800cbc4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cbc8:	f023 0303 	bic.w	r3, r3, #3
 800cbcc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cbd4:	685b      	ldr	r3, [r3, #4]
 800cbd6:	68fa      	ldr	r2, [r7, #12]
 800cbd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cbdc:	f043 0302 	orr.w	r3, r3, #2
 800cbe0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cbe2:	2300      	movs	r3, #0
}
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	3714      	adds	r7, #20
 800cbe8:	46bd      	mov	sp, r7
 800cbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbee:	4770      	bx	lr

0800cbf0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800cbf0:	b480      	push	{r7}
 800cbf2:	b085      	sub	sp, #20
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	695b      	ldr	r3, [r3, #20]
 800cbfc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	699b      	ldr	r3, [r3, #24]
 800cc02:	68fa      	ldr	r2, [r7, #12]
 800cc04:	4013      	ands	r3, r2
 800cc06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800cc08:	68fb      	ldr	r3, [r7, #12]
}
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	3714      	adds	r7, #20
 800cc0e:	46bd      	mov	sp, r7
 800cc10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc14:	4770      	bx	lr

0800cc16 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cc16:	b480      	push	{r7}
 800cc18:	b085      	sub	sp, #20
 800cc1a:	af00      	add	r7, sp, #0
 800cc1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc28:	699b      	ldr	r3, [r3, #24]
 800cc2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc32:	69db      	ldr	r3, [r3, #28]
 800cc34:	68ba      	ldr	r2, [r7, #8]
 800cc36:	4013      	ands	r3, r2
 800cc38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800cc3a:	68bb      	ldr	r3, [r7, #8]
 800cc3c:	0c1b      	lsrs	r3, r3, #16
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3714      	adds	r7, #20
 800cc42:	46bd      	mov	sp, r7
 800cc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc48:	4770      	bx	lr

0800cc4a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800cc4a:	b480      	push	{r7}
 800cc4c:	b085      	sub	sp, #20
 800cc4e:	af00      	add	r7, sp, #0
 800cc50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cc56:	68fb      	ldr	r3, [r7, #12]
 800cc58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc5c:	699b      	ldr	r3, [r3, #24]
 800cc5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cc66:	69db      	ldr	r3, [r3, #28]
 800cc68:	68ba      	ldr	r2, [r7, #8]
 800cc6a:	4013      	ands	r3, r2
 800cc6c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	b29b      	uxth	r3, r3
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3714      	adds	r7, #20
 800cc76:	46bd      	mov	sp, r7
 800cc78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc7c:	4770      	bx	lr

0800cc7e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cc7e:	b480      	push	{r7}
 800cc80:	b085      	sub	sp, #20
 800cc82:	af00      	add	r7, sp, #0
 800cc84:	6078      	str	r0, [r7, #4]
 800cc86:	460b      	mov	r3, r1
 800cc88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cc8e:	78fb      	ldrb	r3, [r7, #3]
 800cc90:	015a      	lsls	r2, r3, #5
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	4413      	add	r3, r2
 800cc96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc9a:	689b      	ldr	r3, [r3, #8]
 800cc9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cca4:	695b      	ldr	r3, [r3, #20]
 800cca6:	68ba      	ldr	r2, [r7, #8]
 800cca8:	4013      	ands	r3, r2
 800ccaa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800ccac:	68bb      	ldr	r3, [r7, #8]
}
 800ccae:	4618      	mov	r0, r3
 800ccb0:	3714      	adds	r7, #20
 800ccb2:	46bd      	mov	sp, r7
 800ccb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccb8:	4770      	bx	lr

0800ccba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800ccba:	b480      	push	{r7}
 800ccbc:	b087      	sub	sp, #28
 800ccbe:	af00      	add	r7, sp, #0
 800ccc0:	6078      	str	r0, [r7, #4]
 800ccc2:	460b      	mov	r3, r1
 800ccc4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ccd0:	691b      	ldr	r3, [r3, #16]
 800ccd2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800ccd4:	697b      	ldr	r3, [r7, #20]
 800ccd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ccda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ccdc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800ccde:	78fb      	ldrb	r3, [r7, #3]
 800cce0:	f003 030f 	and.w	r3, r3, #15
 800cce4:	68fa      	ldr	r2, [r7, #12]
 800cce6:	fa22 f303 	lsr.w	r3, r2, r3
 800ccea:	01db      	lsls	r3, r3, #7
 800ccec:	b2db      	uxtb	r3, r3
 800ccee:	693a      	ldr	r2, [r7, #16]
 800ccf0:	4313      	orrs	r3, r2
 800ccf2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800ccf4:	78fb      	ldrb	r3, [r7, #3]
 800ccf6:	015a      	lsls	r2, r3, #5
 800ccf8:	697b      	ldr	r3, [r7, #20]
 800ccfa:	4413      	add	r3, r2
 800ccfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd00:	689b      	ldr	r3, [r3, #8]
 800cd02:	693a      	ldr	r2, [r7, #16]
 800cd04:	4013      	ands	r3, r2
 800cd06:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cd08:	68bb      	ldr	r3, [r7, #8]
}
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	371c      	adds	r7, #28
 800cd0e:	46bd      	mov	sp, r7
 800cd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd14:	4770      	bx	lr

0800cd16 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cd16:	b480      	push	{r7}
 800cd18:	b083      	sub	sp, #12
 800cd1a:	af00      	add	r7, sp, #0
 800cd1c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	695b      	ldr	r3, [r3, #20]
 800cd22:	f003 0301 	and.w	r3, r3, #1
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	370c      	adds	r7, #12
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr
	...

0800cd34 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800cd34:	b480      	push	{r7}
 800cd36:	b085      	sub	sp, #20
 800cd38:	af00      	add	r7, sp, #0
 800cd3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd46:	681a      	ldr	r2, [r3, #0]
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd4e:	4619      	mov	r1, r3
 800cd50:	4b09      	ldr	r3, [pc, #36]	@ (800cd78 <USB_ActivateSetup+0x44>)
 800cd52:	4013      	ands	r3, r2
 800cd54:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd5c:	685b      	ldr	r3, [r3, #4]
 800cd5e:	68fa      	ldr	r2, [r7, #12]
 800cd60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cd64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cd68:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cd6a:	2300      	movs	r3, #0
}
 800cd6c:	4618      	mov	r0, r3
 800cd6e:	3714      	adds	r7, #20
 800cd70:	46bd      	mov	sp, r7
 800cd72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd76:	4770      	bx	lr
 800cd78:	fffff800 	.word	0xfffff800

0800cd7c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800cd7c:	b480      	push	{r7}
 800cd7e:	b087      	sub	sp, #28
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	60f8      	str	r0, [r7, #12]
 800cd84:	460b      	mov	r3, r1
 800cd86:	607a      	str	r2, [r7, #4]
 800cd88:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	333c      	adds	r3, #60	@ 0x3c
 800cd92:	3304      	adds	r3, #4
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cd98:	693b      	ldr	r3, [r7, #16]
 800cd9a:	4a26      	ldr	r2, [pc, #152]	@ (800ce34 <USB_EP0_OutStart+0xb8>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d90a      	bls.n	800cdb6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cda0:	697b      	ldr	r3, [r7, #20]
 800cda2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cdac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cdb0:	d101      	bne.n	800cdb6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cdb2:	2300      	movs	r3, #0
 800cdb4:	e037      	b.n	800ce26 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800cdb6:	697b      	ldr	r3, [r7, #20]
 800cdb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800cdc2:	697b      	ldr	r3, [r7, #20]
 800cdc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdc8:	691b      	ldr	r3, [r3, #16]
 800cdca:	697a      	ldr	r2, [r7, #20]
 800cdcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdd0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cdd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800cdd6:	697b      	ldr	r3, [r7, #20]
 800cdd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cddc:	691b      	ldr	r3, [r3, #16]
 800cdde:	697a      	ldr	r2, [r7, #20]
 800cde0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cde4:	f043 0318 	orr.w	r3, r3, #24
 800cde8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cdea:	697b      	ldr	r3, [r7, #20]
 800cdec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdf0:	691b      	ldr	r3, [r3, #16]
 800cdf2:	697a      	ldr	r2, [r7, #20]
 800cdf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cdf8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800cdfc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800cdfe:	7afb      	ldrb	r3, [r7, #11]
 800ce00:	2b01      	cmp	r3, #1
 800ce02:	d10f      	bne.n	800ce24 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce0a:	461a      	mov	r2, r3
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ce10:	697b      	ldr	r3, [r7, #20]
 800ce12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	697a      	ldr	r2, [r7, #20]
 800ce1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ce1e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800ce22:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ce24:	2300      	movs	r3, #0
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	371c      	adds	r7, #28
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	4f54300a 	.word	0x4f54300a

0800ce38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b085      	sub	sp, #20
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800ce40:	2300      	movs	r3, #0
 800ce42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	3301      	adds	r3, #1
 800ce48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ce50:	d901      	bls.n	800ce56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ce52:	2303      	movs	r3, #3
 800ce54:	e01b      	b.n	800ce8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	691b      	ldr	r3, [r3, #16]
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	daf2      	bge.n	800ce44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ce5e:	2300      	movs	r3, #0
 800ce60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	691b      	ldr	r3, [r3, #16]
 800ce66:	f043 0201 	orr.w	r2, r3, #1
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	3301      	adds	r3, #1
 800ce72:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ce74:	68fb      	ldr	r3, [r7, #12]
 800ce76:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ce7a:	d901      	bls.n	800ce80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ce7c:	2303      	movs	r3, #3
 800ce7e:	e006      	b.n	800ce8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	691b      	ldr	r3, [r3, #16]
 800ce84:	f003 0301 	and.w	r3, r3, #1
 800ce88:	2b01      	cmp	r3, #1
 800ce8a:	d0f0      	beq.n	800ce6e <USB_CoreReset+0x36>

  return HAL_OK;
 800ce8c:	2300      	movs	r3, #0
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3714      	adds	r7, #20
 800ce92:	46bd      	mov	sp, r7
 800ce94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce98:	4770      	bx	lr
	...

0800ce9c <USBD_MIDI_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b084      	sub	sp, #16
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
 800cea4:	460b      	mov	r3, r1
 800cea6:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 800cea8:	2300      	movs	r3, #0
 800ceaa:	73fb      	strb	r3, [r7, #15]
  
  USBD_LL_OpenEP(pdev,
 800ceac:	2340      	movs	r3, #64	@ 0x40
 800ceae:	2202      	movs	r2, #2
 800ceb0:	2181      	movs	r1, #129	@ 0x81
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f003 ff07 	bl	8010cc6 <USBD_LL_OpenEP>
                 MIDI_EPIN_ADDR,
                 USBD_EP_TYPE_BULK,
                 MIDI_EPIN_SIZE);  

  USBD_LL_OpenEP(pdev,
 800ceb8:	2340      	movs	r3, #64	@ 0x40
 800ceba:	2202      	movs	r2, #2
 800cebc:	2101      	movs	r1, #1
 800cebe:	6878      	ldr	r0, [r7, #4]
 800cec0:	f003 ff01 	bl	8010cc6 <USBD_LL_OpenEP>
               MIDI_EPOUT_ADDR,
               USBD_EP_TYPE_BULK,
               MIDI_EPOUT_SIZE);
  
  USBD_LL_PrepareReceive(pdev, 
 800cec4:	2340      	movs	r3, #64	@ 0x40
 800cec6:	4a0f      	ldr	r2, [pc, #60]	@ (800cf04 <USBD_MIDI_Init+0x68>)
 800cec8:	2101      	movs	r1, #1
 800ceca:	6878      	ldr	r0, [r7, #4]
 800cecc:	f003 ffea 	bl	8010ea4 <USBD_LL_PrepareReceive>
               MIDI_EPOUT_ADDR,                                      
               usb_rx_buffer,
               MIDI_EPOUT_SIZE);    
  
  pdev->pClassData = USBD_malloc(sizeof (USBD_MIDI_HandleTypeDef));
 800ced0:	2010      	movs	r0, #16
 800ced2:	f004 f809 	bl	8010ee8 <USBD_static_malloc>
 800ced6:	4602      	mov	r2, r0
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  
  if(pdev->pClassData == NULL)
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d102      	bne.n	800ceee <USBD_MIDI_Init+0x52>
  {
    ret = 1; 
 800cee8:	2301      	movs	r3, #1
 800ceea:	73fb      	strb	r3, [r7, #15]
 800ceec:	e004      	b.n	800cef8 <USBD_MIDI_Init+0x5c>
  }
  else
  {
    ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cef4:	2200      	movs	r2, #0
 800cef6:	731a      	strb	r2, [r3, #12]
  }
  return ret;
 800cef8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cefa:	4618      	mov	r0, r3
 800cefc:	3710      	adds	r7, #16
 800cefe:	46bd      	mov	sp, r7
 800cf00:	bd80      	pop	{r7, pc}
 800cf02:	bf00      	nop
 800cf04:	2400016c 	.word	0x2400016c

0800cf08 <USBD_MIDI_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_MIDI_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b082      	sub	sp, #8
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
 800cf10:	460b      	mov	r3, r1
 800cf12:	70fb      	strb	r3, [r7, #3]
  /* Close MIDI EPs */
  USBD_LL_CloseEP(pdev, MIDI_EPIN_SIZE);
 800cf14:	2140      	movs	r1, #64	@ 0x40
 800cf16:	6878      	ldr	r0, [r7, #4]
 800cf18:	f003 fefb 	bl	8010d12 <USBD_LL_CloseEP>
  
  /* FRee allocated memory */
  if(pdev->pClassData != NULL)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d009      	beq.n	800cf3a <USBD_MIDI_DeInit+0x32>
  {
    USBD_free(pdev->pClassData);
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f003 ffe9 	bl	8010f04 <USBD_static_free>
    pdev->pClassData = NULL;
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	2200      	movs	r2, #0
 800cf36:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  } 
  
  return USBD_OK;
 800cf3a:	2300      	movs	r3, #0
}
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	3708      	adds	r7, #8
 800cf40:	46bd      	mov	sp, r7
 800cf42:	bd80      	pop	{r7, pc}

0800cf44 <USBD_MIDI_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_MIDI_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 800cf44:	b580      	push	{r7, lr}
 800cf46:	b086      	sub	sp, #24
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
 800cf4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0;
 800cf4e:	2300      	movs	r3, #0
 800cf50:	82fb      	strh	r3, [r7, #22]
  uint8_t  *pbuf = NULL;
 800cf52:	2300      	movs	r3, #0
 800cf54:	613b      	str	r3, [r7, #16]
  USBD_MIDI_HandleTypeDef     *hmidi = pdev->pClassData;
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cf5c:	60fb      	str	r3, [r7, #12]
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	781b      	ldrb	r3, [r3, #0]
 800cf62:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d044      	beq.n	800cff4 <USBD_MIDI_Setup+0xb0>
 800cf6a:	2b20      	cmp	r3, #32
 800cf6c:	d171      	bne.n	800d052 <USBD_MIDI_Setup+0x10e>
  {
  case USB_REQ_TYPE_CLASS :  
    switch (req->bRequest)
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	785b      	ldrb	r3, [r3, #1]
 800cf72:	3b02      	subs	r3, #2
 800cf74:	2b09      	cmp	r3, #9
 800cf76:	d836      	bhi.n	800cfe6 <USBD_MIDI_Setup+0xa2>
 800cf78:	a201      	add	r2, pc, #4	@ (adr r2, 800cf80 <USBD_MIDI_Setup+0x3c>)
 800cf7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf7e:	bf00      	nop
 800cf80:	0800cfd7 	.word	0x0800cfd7
 800cf84:	0800cfb7 	.word	0x0800cfb7
 800cf88:	0800cfe7 	.word	0x0800cfe7
 800cf8c:	0800cfe7 	.word	0x0800cfe7
 800cf90:	0800cfe7 	.word	0x0800cfe7
 800cf94:	0800cfe7 	.word	0x0800cfe7
 800cf98:	0800cfe7 	.word	0x0800cfe7
 800cf9c:	0800cfe7 	.word	0x0800cfe7
 800cfa0:	0800cfc5 	.word	0x0800cfc5
 800cfa4:	0800cfa9 	.word	0x0800cfa9
    {
      case MIDI_REQ_SET_PROTOCOL:
        hmidi->Protocol = (uint8_t)(req->wValue);
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	885b      	ldrh	r3, [r3, #2]
 800cfac:	b2db      	uxtb	r3, r3
 800cfae:	461a      	mov	r2, r3
 800cfb0:	68fb      	ldr	r3, [r7, #12]
 800cfb2:	601a      	str	r2, [r3, #0]
        break;
 800cfb4:	e01d      	b.n	800cff2 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_PROTOCOL:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->Protocol,
 800cfb6:	68fb      	ldr	r3, [r7, #12]
        USBD_CtlSendData (pdev, 
 800cfb8:	2201      	movs	r2, #1
 800cfba:	4619      	mov	r1, r3
 800cfbc:	6878      	ldr	r0, [r7, #4]
 800cfbe:	f001 fb33 	bl	800e628 <USBD_CtlSendData>
                          1);    
        break;
 800cfc2:	e016      	b.n	800cff2 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_SET_IDLE:
        hmidi->IdleState = (uint8_t)(req->wValue >> 8);
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	885b      	ldrh	r3, [r3, #2]
 800cfc8:	0a1b      	lsrs	r3, r3, #8
 800cfca:	b29b      	uxth	r3, r3
 800cfcc:	b2db      	uxtb	r3, r3
 800cfce:	461a      	mov	r2, r3
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	605a      	str	r2, [r3, #4]
        break;
 800cfd4:	e00d      	b.n	800cff2 <USBD_MIDI_Setup+0xae>
        
      case MIDI_REQ_GET_IDLE:
        USBD_CtlSendData (pdev, 
                          (uint8_t *)&hmidi->IdleState,
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	3304      	adds	r3, #4
        USBD_CtlSendData (pdev, 
 800cfda:	2201      	movs	r2, #1
 800cfdc:	4619      	mov	r1, r3
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f001 fb22 	bl	800e628 <USBD_CtlSendData>
                          1);        
        break;      
 800cfe4:	e005      	b.n	800cff2 <USBD_MIDI_Setup+0xae>
        
      default:
        USBD_CtlError (pdev, req);
 800cfe6:	6839      	ldr	r1, [r7, #0]
 800cfe8:	6878      	ldr	r0, [r7, #4]
 800cfea:	f001 faa0 	bl	800e52e <USBD_CtlError>
        return USBD_FAIL; 
 800cfee:	2303      	movs	r3, #3
 800cff0:	e030      	b.n	800d054 <USBD_MIDI_Setup+0x110>
    }
    break;
 800cff2:	e02e      	b.n	800d052 <USBD_MIDI_Setup+0x10e>
    
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	785b      	ldrb	r3, [r3, #1]
 800cff8:	2b0b      	cmp	r3, #11
 800cffa:	d023      	beq.n	800d044 <USBD_MIDI_Setup+0x100>
 800cffc:	2b0b      	cmp	r3, #11
 800cffe:	dc28      	bgt.n	800d052 <USBD_MIDI_Setup+0x10e>
 800d000:	2b06      	cmp	r3, #6
 800d002:	d002      	beq.n	800d00a <USBD_MIDI_Setup+0xc6>
 800d004:	2b0a      	cmp	r3, #10
 800d006:	d015      	beq.n	800d034 <USBD_MIDI_Setup+0xf0>
 800d008:	e023      	b.n	800d052 <USBD_MIDI_Setup+0x10e>
    {
      case USB_REQ_GET_DESCRIPTOR: 
        if( req->wValue >> 8 == MIDI_DESCRIPTOR_TYPE)
 800d00a:	683b      	ldr	r3, [r7, #0]
 800d00c:	885b      	ldrh	r3, [r3, #2]
 800d00e:	0a1b      	lsrs	r3, r3, #8
 800d010:	b29b      	uxth	r3, r3
 800d012:	2b21      	cmp	r3, #33	@ 0x21
 800d014:	d107      	bne.n	800d026 <USBD_MIDI_Setup+0xe2>
        {
          pbuf = USBD_MIDI_CfgDesc + USB_MIDI_CLASS_DESC_SHIFT;
 800d016:	4b11      	ldr	r3, [pc, #68]	@ (800d05c <USBD_MIDI_Setup+0x118>)
 800d018:	613b      	str	r3, [r7, #16]
          len = MIN(USB_MIDI_DESC_SIZE , req->wLength);
 800d01a:	683b      	ldr	r3, [r7, #0]
 800d01c:	88db      	ldrh	r3, [r3, #6]
 800d01e:	2b07      	cmp	r3, #7
 800d020:	bf28      	it	cs
 800d022:	2307      	movcs	r3, #7
 800d024:	82fb      	strh	r3, [r7, #22]
        }
        
        USBD_CtlSendData (pdev, pbuf, len);
 800d026:	8afb      	ldrh	r3, [r7, #22]
 800d028:	461a      	mov	r2, r3
 800d02a:	6939      	ldr	r1, [r7, #16]
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f001 fafb 	bl	800e628 <USBD_CtlSendData>
        break;
 800d032:	e00e      	b.n	800d052 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_GET_INTERFACE :
        USBD_CtlSendData (pdev,
                          (uint8_t *)&hmidi->AltSetting,
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	3308      	adds	r3, #8
        USBD_CtlSendData (pdev,
 800d038:	2201      	movs	r2, #1
 800d03a:	4619      	mov	r1, r3
 800d03c:	6878      	ldr	r0, [r7, #4]
 800d03e:	f001 faf3 	bl	800e628 <USBD_CtlSendData>
                          1);
        break;
 800d042:	e006      	b.n	800d052 <USBD_MIDI_Setup+0x10e>
        
      case USB_REQ_SET_INTERFACE :
        hmidi->AltSetting = (uint8_t)(req->wValue);
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	885b      	ldrh	r3, [r3, #2]
 800d048:	b2db      	uxtb	r3, r3
 800d04a:	461a      	mov	r2, r3
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	609a      	str	r2, [r3, #8]
        break;
 800d050:	bf00      	nop
    }
  }
  return USBD_OK;
 800d052:	2300      	movs	r3, #0
}
 800d054:	4618      	mov	r0, r3
 800d056:	3718      	adds	r7, #24
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}
 800d05c:	24000052 	.word	0x24000052

0800d060 <USBD_MIDI_GetState>:
  *         Get MIDI State
  * @param  pdev: device instance
  * @retval usb state  (MIDI_IDLE, MIDI_BUSY)
  */
uint8_t USBD_MIDI_GetState(USBD_HandleTypeDef  *pdev)
{
 800d060:	b480      	push	{r7}
 800d062:	b083      	sub	sp, #12
 800d064:	af00      	add	r7, sp, #0
 800d066:	6078      	str	r0, [r7, #4]
  return ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d06e:	7b1b      	ldrb	r3, [r3, #12]
}
 800d070:	4618      	mov	r0, r3
 800d072:	370c      	adds	r7, #12
 800d074:	46bd      	mov	sp, r7
 800d076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07a:	4770      	bx	lr

0800d07c <USBD_MIDI_SendPackets>:
  * @retval status
  */
uint8_t USBD_MIDI_SendPackets(USBD_HandleTypeDef  *pdev, 
                                 uint8_t *data,
                                 uint16_t len)
{
 800d07c:	b580      	push	{r7, lr}
 800d07e:	b086      	sub	sp, #24
 800d080:	af00      	add	r7, sp, #0
 800d082:	60f8      	str	r0, [r7, #12]
 800d084:	60b9      	str	r1, [r7, #8]
 800d086:	4613      	mov	r3, r2
 800d088:	80fb      	strh	r3, [r7, #6]
  USBD_MIDI_HandleTypeDef *hmidi = pdev->pClassData;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d090:	617b      	str	r3, [r7, #20]
  
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d098:	b2db      	uxtb	r3, r3
 800d09a:	2b03      	cmp	r3, #3
 800d09c:	d10c      	bne.n	800d0b8 <USBD_MIDI_SendPackets+0x3c>
  {
    if(hmidi->state == MIDI_IDLE)
 800d09e:	697b      	ldr	r3, [r7, #20]
 800d0a0:	7b1b      	ldrb	r3, [r3, #12]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d108      	bne.n	800d0b8 <USBD_MIDI_SendPackets+0x3c>
    {
      hmidi->state = MIDI_BUSY;
 800d0a6:	697b      	ldr	r3, [r7, #20]
 800d0a8:	2201      	movs	r2, #1
 800d0aa:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev, MIDI_EPIN_ADDR, data, len);
 800d0ac:	88fb      	ldrh	r3, [r7, #6]
 800d0ae:	68ba      	ldr	r2, [r7, #8]
 800d0b0:	2181      	movs	r1, #129	@ 0x81
 800d0b2:	68f8      	ldr	r0, [r7, #12]
 800d0b4:	f003 fed5 	bl	8010e62 <USBD_LL_Transmit>
    }
  }
  return USBD_OK;
 800d0b8:	2300      	movs	r3, #0
}
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	3718      	adds	r7, #24
 800d0be:	46bd      	mov	sp, r7
 800d0c0:	bd80      	pop	{r7, pc}
	...

0800d0c4 <USBD_MIDI_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_MIDI_GetCfgDesc (uint16_t *length)
{
 800d0c4:	b480      	push	{r7}
 800d0c6:	b083      	sub	sp, #12
 800d0c8:	af00      	add	r7, sp, #0
 800d0ca:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_CfgDesc);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	2253      	movs	r2, #83	@ 0x53
 800d0d0:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_CfgDesc;
 800d0d2:	4b03      	ldr	r3, [pc, #12]	@ (800d0e0 <USBD_MIDI_GetCfgDesc+0x1c>)
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	370c      	adds	r7, #12
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0de:	4770      	bx	lr
 800d0e0:	24000040 	.word	0x24000040

0800d0e4 <USBD_MIDI_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataIn (USBD_HandleTypeDef *pdev, 
                              uint8_t epnum)
{
 800d0e4:	b580      	push	{r7, lr}
 800d0e6:	b082      	sub	sp, #8
 800d0e8:	af00      	add	r7, sp, #0
 800d0ea:	6078      	str	r0, [r7, #4]
 800d0ec:	460b      	mov	r3, r1
 800d0ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could 
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_MIDI_HandleTypeDef *)pdev->pClassData)->state = MIDI_IDLE;
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d0f6:	2200      	movs	r2, #0
 800d0f8:	731a      	strb	r2, [r3, #12]

  USBD_MIDI_OnPacketsSent();
 800d0fa:	f002 fff7 	bl	80100ec <USBD_MIDI_OnPacketsSent>

  return USBD_OK;
 800d0fe:	2300      	movs	r3, #0
}
 800d100:	4618      	mov	r0, r3
 800d102:	3708      	adds	r7, #8
 800d104:	46bd      	mov	sp, r7
 800d106:	bd80      	pop	{r7, pc}

0800d108 <USBD_MIDI_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_MIDI_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	6078      	str	r0, [r7, #4]
 800d110:	460b      	mov	r3, r1
 800d112:	70fb      	strb	r3, [r7, #3]
  uint8_t len;

  if (epnum != (MIDI_EPOUT_ADDR & 0x0F)) return USBD_FAIL;
 800d114:	78fb      	ldrb	r3, [r7, #3]
 800d116:	2b01      	cmp	r3, #1
 800d118:	d001      	beq.n	800d11e <USBD_MIDI_DataOut+0x16>
 800d11a:	2303      	movs	r3, #3
 800d11c:	e015      	b.n	800d14a <USBD_MIDI_DataOut+0x42>
  
  len = (uint8_t)HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, epnum);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d124:	78fa      	ldrb	r2, [r7, #3]
 800d126:	4611      	mov	r1, r2
 800d128:	4618      	mov	r0, r3
 800d12a:	f7f8 f9a2 	bl	8005472 <HAL_PCD_EP_GetRxCount>
 800d12e:	4603      	mov	r3, r0
 800d130:	73fb      	strb	r3, [r7, #15]

  USBD_MIDI_OnPacketsReceived(usb_rx_buffer, len);
 800d132:	7bfb      	ldrb	r3, [r7, #15]
 800d134:	4619      	mov	r1, r3
 800d136:	4807      	ldr	r0, [pc, #28]	@ (800d154 <USBD_MIDI_DataOut+0x4c>)
 800d138:	f002 ffc8 	bl	80100cc <USBD_MIDI_OnPacketsReceived>
  
  USBD_LL_PrepareReceive(pdev, MIDI_EPOUT_ADDR, usb_rx_buffer, MIDI_EPOUT_SIZE);  
 800d13c:	2340      	movs	r3, #64	@ 0x40
 800d13e:	4a05      	ldr	r2, [pc, #20]	@ (800d154 <USBD_MIDI_DataOut+0x4c>)
 800d140:	2101      	movs	r1, #1
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f003 feae 	bl	8010ea4 <USBD_LL_PrepareReceive>
  
  return USBD_OK;
 800d148:	2300      	movs	r3, #0
}
 800d14a:	4618      	mov	r0, r3
 800d14c:	3710      	adds	r7, #16
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
 800d152:	bf00      	nop
 800d154:	2400016c 	.word	0x2400016c

0800d158 <USBD_MIDI_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_MIDI_GetDeviceQualifierDesc (uint16_t *length)
{
 800d158:	b480      	push	{r7}
 800d15a:	b083      	sub	sp, #12
 800d15c:	af00      	add	r7, sp, #0
 800d15e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_MIDI_DeviceQualifierDesc);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	220a      	movs	r2, #10
 800d164:	801a      	strh	r2, [r3, #0]
  return USBD_MIDI_DeviceQualifierDesc;
 800d166:	4b03      	ldr	r3, [pc, #12]	@ (800d174 <USBD_MIDI_GetDeviceQualifierDesc+0x1c>)
}
 800d168:	4618      	mov	r0, r3
 800d16a:	370c      	adds	r7, #12
 800d16c:	46bd      	mov	sp, r7
 800d16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d172:	4770      	bx	lr
 800d174:	24000094 	.word	0x24000094

0800d178 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b086      	sub	sp, #24
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	60f8      	str	r0, [r7, #12]
 800d180:	60b9      	str	r1, [r7, #8]
 800d182:	4613      	mov	r3, r2
 800d184:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	2b00      	cmp	r3, #0
 800d18a:	d101      	bne.n	800d190 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d18c:	2303      	movs	r3, #3
 800d18e:	e01f      	b.n	800d1d0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	2200      	movs	r2, #0
 800d194:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	2200      	movs	r2, #0
 800d19c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d1a8:	68bb      	ldr	r3, [r7, #8]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d003      	beq.n	800d1b6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	68ba      	ldr	r2, [r7, #8]
 800d1b2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	2201      	movs	r2, #1
 800d1ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	79fa      	ldrb	r2, [r7, #7]
 800d1c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d1c4:	68f8      	ldr	r0, [r7, #12]
 800d1c6:	f003 fd13 	bl	8010bf0 <USBD_LL_Init>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d1ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3718      	adds	r7, #24
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}

0800d1d8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b084      	sub	sp, #16
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d1e2:	2300      	movs	r3, #0
 800d1e4:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d101      	bne.n	800d1f0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d1ec:	2303      	movs	r3, #3
 800d1ee:	e025      	b.n	800d23c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	683a      	ldr	r2, [r7, #0]
 800d1f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	32ae      	adds	r2, #174	@ 0xae
 800d202:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d206:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d00f      	beq.n	800d22c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	32ae      	adds	r2, #174	@ 0xae
 800d216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d21a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d21c:	f107 020e 	add.w	r2, r7, #14
 800d220:	4610      	mov	r0, r2
 800d222:	4798      	blx	r3
 800d224:	4602      	mov	r2, r0
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d22c:	687b      	ldr	r3, [r7, #4]
 800d22e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d232:	1c5a      	adds	r2, r3, #1
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d23a:	2300      	movs	r3, #0
}
 800d23c:	4618      	mov	r0, r3
 800d23e:	3710      	adds	r7, #16
 800d240:	46bd      	mov	sp, r7
 800d242:	bd80      	pop	{r7, pc}

0800d244 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d244:	b580      	push	{r7, lr}
 800d246:	b082      	sub	sp, #8
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f003 fd1f 	bl	8010c90 <USBD_LL_Start>
 800d252:	4603      	mov	r3, r0
}
 800d254:	4618      	mov	r0, r3
 800d256:	3708      	adds	r7, #8
 800d258:	46bd      	mov	sp, r7
 800d25a:	bd80      	pop	{r7, pc}

0800d25c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b083      	sub	sp, #12
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d264:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d266:	4618      	mov	r0, r3
 800d268:	370c      	adds	r7, #12
 800d26a:	46bd      	mov	sp, r7
 800d26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d270:	4770      	bx	lr

0800d272 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d272:	b580      	push	{r7, lr}
 800d274:	b084      	sub	sp, #16
 800d276:	af00      	add	r7, sp, #0
 800d278:	6078      	str	r0, [r7, #4]
 800d27a:	460b      	mov	r3, r1
 800d27c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d27e:	2300      	movs	r3, #0
 800d280:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d009      	beq.n	800d2a0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	78fa      	ldrb	r2, [r7, #3]
 800d296:	4611      	mov	r1, r2
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	4798      	blx	r3
 800d29c:	4603      	mov	r3, r0
 800d29e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d2a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3710      	adds	r7, #16
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}

0800d2aa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d2aa:	b580      	push	{r7, lr}
 800d2ac:	b084      	sub	sp, #16
 800d2ae:	af00      	add	r7, sp, #0
 800d2b0:	6078      	str	r0, [r7, #4]
 800d2b2:	460b      	mov	r3, r1
 800d2b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d2c0:	685b      	ldr	r3, [r3, #4]
 800d2c2:	78fa      	ldrb	r2, [r7, #3]
 800d2c4:	4611      	mov	r1, r2
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	4798      	blx	r3
 800d2ca:	4603      	mov	r3, r0
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d001      	beq.n	800d2d4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d2d0:	2303      	movs	r3, #3
 800d2d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d2d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	3710      	adds	r7, #16
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	bd80      	pop	{r7, pc}

0800d2de <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d2de:	b580      	push	{r7, lr}
 800d2e0:	b084      	sub	sp, #16
 800d2e2:	af00      	add	r7, sp, #0
 800d2e4:	6078      	str	r0, [r7, #4]
 800d2e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d2ee:	6839      	ldr	r1, [r7, #0]
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f001 f8e2 	bl	800e4ba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	2201      	movs	r2, #1
 800d2fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d304:	461a      	mov	r2, r3
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d312:	f003 031f 	and.w	r3, r3, #31
 800d316:	2b02      	cmp	r3, #2
 800d318:	d01a      	beq.n	800d350 <USBD_LL_SetupStage+0x72>
 800d31a:	2b02      	cmp	r3, #2
 800d31c:	d822      	bhi.n	800d364 <USBD_LL_SetupStage+0x86>
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d002      	beq.n	800d328 <USBD_LL_SetupStage+0x4a>
 800d322:	2b01      	cmp	r3, #1
 800d324:	d00a      	beq.n	800d33c <USBD_LL_SetupStage+0x5e>
 800d326:	e01d      	b.n	800d364 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d32e:	4619      	mov	r1, r3
 800d330:	6878      	ldr	r0, [r7, #4]
 800d332:	f000 fb0f 	bl	800d954 <USBD_StdDevReq>
 800d336:	4603      	mov	r3, r0
 800d338:	73fb      	strb	r3, [r7, #15]
      break;
 800d33a:	e020      	b.n	800d37e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d342:	4619      	mov	r1, r3
 800d344:	6878      	ldr	r0, [r7, #4]
 800d346:	f000 fb77 	bl	800da38 <USBD_StdItfReq>
 800d34a:	4603      	mov	r3, r0
 800d34c:	73fb      	strb	r3, [r7, #15]
      break;
 800d34e:	e016      	b.n	800d37e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d356:	4619      	mov	r1, r3
 800d358:	6878      	ldr	r0, [r7, #4]
 800d35a:	f000 fbd9 	bl	800db10 <USBD_StdEPReq>
 800d35e:	4603      	mov	r3, r0
 800d360:	73fb      	strb	r3, [r7, #15]
      break;
 800d362:	e00c      	b.n	800d37e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d36a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d36e:	b2db      	uxtb	r3, r3
 800d370:	4619      	mov	r1, r3
 800d372:	6878      	ldr	r0, [r7, #4]
 800d374:	f003 fcec 	bl	8010d50 <USBD_LL_StallEP>
 800d378:	4603      	mov	r3, r0
 800d37a:	73fb      	strb	r3, [r7, #15]
      break;
 800d37c:	bf00      	nop
  }

  return ret;
 800d37e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d380:	4618      	mov	r0, r3
 800d382:	3710      	adds	r7, #16
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}

0800d388 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b086      	sub	sp, #24
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	60f8      	str	r0, [r7, #12]
 800d390:	460b      	mov	r3, r1
 800d392:	607a      	str	r2, [r7, #4]
 800d394:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d396:	2300      	movs	r3, #0
 800d398:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d39a:	7afb      	ldrb	r3, [r7, #11]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d16e      	bne.n	800d47e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d3a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d3ae:	2b03      	cmp	r3, #3
 800d3b0:	f040 8098 	bne.w	800d4e4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	689a      	ldr	r2, [r3, #8]
 800d3b8:	693b      	ldr	r3, [r7, #16]
 800d3ba:	68db      	ldr	r3, [r3, #12]
 800d3bc:	429a      	cmp	r2, r3
 800d3be:	d913      	bls.n	800d3e8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d3c0:	693b      	ldr	r3, [r7, #16]
 800d3c2:	689a      	ldr	r2, [r3, #8]
 800d3c4:	693b      	ldr	r3, [r7, #16]
 800d3c6:	68db      	ldr	r3, [r3, #12]
 800d3c8:	1ad2      	subs	r2, r2, r3
 800d3ca:	693b      	ldr	r3, [r7, #16]
 800d3cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d3ce:	693b      	ldr	r3, [r7, #16]
 800d3d0:	68da      	ldr	r2, [r3, #12]
 800d3d2:	693b      	ldr	r3, [r7, #16]
 800d3d4:	689b      	ldr	r3, [r3, #8]
 800d3d6:	4293      	cmp	r3, r2
 800d3d8:	bf28      	it	cs
 800d3da:	4613      	movcs	r3, r2
 800d3dc:	461a      	mov	r2, r3
 800d3de:	6879      	ldr	r1, [r7, #4]
 800d3e0:	68f8      	ldr	r0, [r7, #12]
 800d3e2:	f001 f94d 	bl	800e680 <USBD_CtlContinueRx>
 800d3e6:	e07d      	b.n	800d4e4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d3ee:	f003 031f 	and.w	r3, r3, #31
 800d3f2:	2b02      	cmp	r3, #2
 800d3f4:	d014      	beq.n	800d420 <USBD_LL_DataOutStage+0x98>
 800d3f6:	2b02      	cmp	r3, #2
 800d3f8:	d81d      	bhi.n	800d436 <USBD_LL_DataOutStage+0xae>
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d002      	beq.n	800d404 <USBD_LL_DataOutStage+0x7c>
 800d3fe:	2b01      	cmp	r3, #1
 800d400:	d003      	beq.n	800d40a <USBD_LL_DataOutStage+0x82>
 800d402:	e018      	b.n	800d436 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d404:	2300      	movs	r3, #0
 800d406:	75bb      	strb	r3, [r7, #22]
            break;
 800d408:	e018      	b.n	800d43c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d410:	b2db      	uxtb	r3, r3
 800d412:	4619      	mov	r1, r3
 800d414:	68f8      	ldr	r0, [r7, #12]
 800d416:	f000 fa64 	bl	800d8e2 <USBD_CoreFindIF>
 800d41a:	4603      	mov	r3, r0
 800d41c:	75bb      	strb	r3, [r7, #22]
            break;
 800d41e:	e00d      	b.n	800d43c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d426:	b2db      	uxtb	r3, r3
 800d428:	4619      	mov	r1, r3
 800d42a:	68f8      	ldr	r0, [r7, #12]
 800d42c:	f000 fa66 	bl	800d8fc <USBD_CoreFindEP>
 800d430:	4603      	mov	r3, r0
 800d432:	75bb      	strb	r3, [r7, #22]
            break;
 800d434:	e002      	b.n	800d43c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d436:	2300      	movs	r3, #0
 800d438:	75bb      	strb	r3, [r7, #22]
            break;
 800d43a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d43c:	7dbb      	ldrb	r3, [r7, #22]
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d119      	bne.n	800d476 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d448:	b2db      	uxtb	r3, r3
 800d44a:	2b03      	cmp	r3, #3
 800d44c:	d113      	bne.n	800d476 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d44e:	7dba      	ldrb	r2, [r7, #22]
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	32ae      	adds	r2, #174	@ 0xae
 800d454:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d458:	691b      	ldr	r3, [r3, #16]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d00b      	beq.n	800d476 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d45e:	7dba      	ldrb	r2, [r7, #22]
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d466:	7dba      	ldrb	r2, [r7, #22]
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	32ae      	adds	r2, #174	@ 0xae
 800d46c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d470:	691b      	ldr	r3, [r3, #16]
 800d472:	68f8      	ldr	r0, [r7, #12]
 800d474:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d476:	68f8      	ldr	r0, [r7, #12]
 800d478:	f001 f913 	bl	800e6a2 <USBD_CtlSendStatus>
 800d47c:	e032      	b.n	800d4e4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d47e:	7afb      	ldrb	r3, [r7, #11]
 800d480:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d484:	b2db      	uxtb	r3, r3
 800d486:	4619      	mov	r1, r3
 800d488:	68f8      	ldr	r0, [r7, #12]
 800d48a:	f000 fa37 	bl	800d8fc <USBD_CoreFindEP>
 800d48e:	4603      	mov	r3, r0
 800d490:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d492:	7dbb      	ldrb	r3, [r7, #22]
 800d494:	2bff      	cmp	r3, #255	@ 0xff
 800d496:	d025      	beq.n	800d4e4 <USBD_LL_DataOutStage+0x15c>
 800d498:	7dbb      	ldrb	r3, [r7, #22]
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d122      	bne.n	800d4e4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d4a4:	b2db      	uxtb	r3, r3
 800d4a6:	2b03      	cmp	r3, #3
 800d4a8:	d117      	bne.n	800d4da <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d4aa:	7dba      	ldrb	r2, [r7, #22]
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	32ae      	adds	r2, #174	@ 0xae
 800d4b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4b4:	699b      	ldr	r3, [r3, #24]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d00f      	beq.n	800d4da <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d4ba:	7dba      	ldrb	r2, [r7, #22]
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d4c2:	7dba      	ldrb	r2, [r7, #22]
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	32ae      	adds	r2, #174	@ 0xae
 800d4c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4cc:	699b      	ldr	r3, [r3, #24]
 800d4ce:	7afa      	ldrb	r2, [r7, #11]
 800d4d0:	4611      	mov	r1, r2
 800d4d2:	68f8      	ldr	r0, [r7, #12]
 800d4d4:	4798      	blx	r3
 800d4d6:	4603      	mov	r3, r0
 800d4d8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d4da:	7dfb      	ldrb	r3, [r7, #23]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d001      	beq.n	800d4e4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d4e0:	7dfb      	ldrb	r3, [r7, #23]
 800d4e2:	e000      	b.n	800d4e6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d4e4:	2300      	movs	r3, #0
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3718      	adds	r7, #24
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}

0800d4ee <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d4ee:	b580      	push	{r7, lr}
 800d4f0:	b086      	sub	sp, #24
 800d4f2:	af00      	add	r7, sp, #0
 800d4f4:	60f8      	str	r0, [r7, #12]
 800d4f6:	460b      	mov	r3, r1
 800d4f8:	607a      	str	r2, [r7, #4]
 800d4fa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d4fc:	7afb      	ldrb	r3, [r7, #11]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d16f      	bne.n	800d5e2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d502:	68fb      	ldr	r3, [r7, #12]
 800d504:	3314      	adds	r3, #20
 800d506:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d50e:	2b02      	cmp	r3, #2
 800d510:	d15a      	bne.n	800d5c8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d512:	693b      	ldr	r3, [r7, #16]
 800d514:	689a      	ldr	r2, [r3, #8]
 800d516:	693b      	ldr	r3, [r7, #16]
 800d518:	68db      	ldr	r3, [r3, #12]
 800d51a:	429a      	cmp	r2, r3
 800d51c:	d914      	bls.n	800d548 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d51e:	693b      	ldr	r3, [r7, #16]
 800d520:	689a      	ldr	r2, [r3, #8]
 800d522:	693b      	ldr	r3, [r7, #16]
 800d524:	68db      	ldr	r3, [r3, #12]
 800d526:	1ad2      	subs	r2, r2, r3
 800d528:	693b      	ldr	r3, [r7, #16]
 800d52a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d52c:	693b      	ldr	r3, [r7, #16]
 800d52e:	689b      	ldr	r3, [r3, #8]
 800d530:	461a      	mov	r2, r3
 800d532:	6879      	ldr	r1, [r7, #4]
 800d534:	68f8      	ldr	r0, [r7, #12]
 800d536:	f001 f892 	bl	800e65e <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d53a:	2300      	movs	r3, #0
 800d53c:	2200      	movs	r2, #0
 800d53e:	2100      	movs	r1, #0
 800d540:	68f8      	ldr	r0, [r7, #12]
 800d542:	f003 fcaf 	bl	8010ea4 <USBD_LL_PrepareReceive>
 800d546:	e03f      	b.n	800d5c8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d548:	693b      	ldr	r3, [r7, #16]
 800d54a:	68da      	ldr	r2, [r3, #12]
 800d54c:	693b      	ldr	r3, [r7, #16]
 800d54e:	689b      	ldr	r3, [r3, #8]
 800d550:	429a      	cmp	r2, r3
 800d552:	d11c      	bne.n	800d58e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d554:	693b      	ldr	r3, [r7, #16]
 800d556:	685a      	ldr	r2, [r3, #4]
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d55c:	429a      	cmp	r2, r3
 800d55e:	d316      	bcc.n	800d58e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d560:	693b      	ldr	r3, [r7, #16]
 800d562:	685a      	ldr	r2, [r3, #4]
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d56a:	429a      	cmp	r2, r3
 800d56c:	d20f      	bcs.n	800d58e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d56e:	2200      	movs	r2, #0
 800d570:	2100      	movs	r1, #0
 800d572:	68f8      	ldr	r0, [r7, #12]
 800d574:	f001 f873 	bl	800e65e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2200      	movs	r2, #0
 800d57c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d580:	2300      	movs	r3, #0
 800d582:	2200      	movs	r2, #0
 800d584:	2100      	movs	r1, #0
 800d586:	68f8      	ldr	r0, [r7, #12]
 800d588:	f003 fc8c 	bl	8010ea4 <USBD_LL_PrepareReceive>
 800d58c:	e01c      	b.n	800d5c8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d594:	b2db      	uxtb	r3, r3
 800d596:	2b03      	cmp	r3, #3
 800d598:	d10f      	bne.n	800d5ba <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5a0:	68db      	ldr	r3, [r3, #12]
 800d5a2:	2b00      	cmp	r3, #0
 800d5a4:	d009      	beq.n	800d5ba <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	2200      	movs	r2, #0
 800d5aa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5b4:	68db      	ldr	r3, [r3, #12]
 800d5b6:	68f8      	ldr	r0, [r7, #12]
 800d5b8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d5ba:	2180      	movs	r1, #128	@ 0x80
 800d5bc:	68f8      	ldr	r0, [r7, #12]
 800d5be:	f003 fbc7 	bl	8010d50 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d5c2:	68f8      	ldr	r0, [r7, #12]
 800d5c4:	f001 f880 	bl	800e6c8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d03a      	beq.n	800d648 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d5d2:	68f8      	ldr	r0, [r7, #12]
 800d5d4:	f7ff fe42 	bl	800d25c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d5d8:	68fb      	ldr	r3, [r7, #12]
 800d5da:	2200      	movs	r2, #0
 800d5dc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d5e0:	e032      	b.n	800d648 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d5e2:	7afb      	ldrb	r3, [r7, #11]
 800d5e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d5e8:	b2db      	uxtb	r3, r3
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	68f8      	ldr	r0, [r7, #12]
 800d5ee:	f000 f985 	bl	800d8fc <USBD_CoreFindEP>
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d5f6:	7dfb      	ldrb	r3, [r7, #23]
 800d5f8:	2bff      	cmp	r3, #255	@ 0xff
 800d5fa:	d025      	beq.n	800d648 <USBD_LL_DataInStage+0x15a>
 800d5fc:	7dfb      	ldrb	r3, [r7, #23]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d122      	bne.n	800d648 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d608:	b2db      	uxtb	r3, r3
 800d60a:	2b03      	cmp	r3, #3
 800d60c:	d11c      	bne.n	800d648 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d60e:	7dfa      	ldrb	r2, [r7, #23]
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	32ae      	adds	r2, #174	@ 0xae
 800d614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d618:	695b      	ldr	r3, [r3, #20]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d014      	beq.n	800d648 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d61e:	7dfa      	ldrb	r2, [r7, #23]
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d626:	7dfa      	ldrb	r2, [r7, #23]
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	32ae      	adds	r2, #174	@ 0xae
 800d62c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d630:	695b      	ldr	r3, [r3, #20]
 800d632:	7afa      	ldrb	r2, [r7, #11]
 800d634:	4611      	mov	r1, r2
 800d636:	68f8      	ldr	r0, [r7, #12]
 800d638:	4798      	blx	r3
 800d63a:	4603      	mov	r3, r0
 800d63c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d63e:	7dbb      	ldrb	r3, [r7, #22]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d001      	beq.n	800d648 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d644:	7dbb      	ldrb	r3, [r7, #22]
 800d646:	e000      	b.n	800d64a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d648:	2300      	movs	r3, #0
}
 800d64a:	4618      	mov	r0, r3
 800d64c:	3718      	adds	r7, #24
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}

0800d652 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d652:	b580      	push	{r7, lr}
 800d654:	b084      	sub	sp, #16
 800d656:	af00      	add	r7, sp, #0
 800d658:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d65a:	2300      	movs	r3, #0
 800d65c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	2201      	movs	r2, #1
 800d662:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2200      	movs	r2, #0
 800d66a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	2200      	movs	r2, #0
 800d672:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	2200      	movs	r2, #0
 800d678:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2200      	movs	r2, #0
 800d680:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d014      	beq.n	800d6b8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d694:	685b      	ldr	r3, [r3, #4]
 800d696:	2b00      	cmp	r3, #0
 800d698:	d00e      	beq.n	800d6b8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d6a0:	685b      	ldr	r3, [r3, #4]
 800d6a2:	687a      	ldr	r2, [r7, #4]
 800d6a4:	6852      	ldr	r2, [r2, #4]
 800d6a6:	b2d2      	uxtb	r2, r2
 800d6a8:	4611      	mov	r1, r2
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	4798      	blx	r3
 800d6ae:	4603      	mov	r3, r0
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d001      	beq.n	800d6b8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d6b4:	2303      	movs	r3, #3
 800d6b6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d6b8:	2340      	movs	r3, #64	@ 0x40
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	2100      	movs	r1, #0
 800d6be:	6878      	ldr	r0, [r7, #4]
 800d6c0:	f003 fb01 	bl	8010cc6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	2201      	movs	r2, #1
 800d6c8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2240      	movs	r2, #64	@ 0x40
 800d6d0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d6d4:	2340      	movs	r3, #64	@ 0x40
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	2180      	movs	r1, #128	@ 0x80
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f003 faf3 	bl	8010cc6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	2201      	movs	r2, #1
 800d6e4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	2240      	movs	r2, #64	@ 0x40
 800d6ea:	621a      	str	r2, [r3, #32]

  return ret;
 800d6ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3710      	adds	r7, #16
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}

0800d6f6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800d6f6:	b480      	push	{r7}
 800d6f8:	b083      	sub	sp, #12
 800d6fa:	af00      	add	r7, sp, #0
 800d6fc:	6078      	str	r0, [r7, #4]
 800d6fe:	460b      	mov	r3, r1
 800d700:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800d702:	687b      	ldr	r3, [r7, #4]
 800d704:	78fa      	ldrb	r2, [r7, #3]
 800d706:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800d708:	2300      	movs	r3, #0
}
 800d70a:	4618      	mov	r0, r3
 800d70c:	370c      	adds	r7, #12
 800d70e:	46bd      	mov	sp, r7
 800d710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d714:	4770      	bx	lr

0800d716 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800d716:	b480      	push	{r7}
 800d718:	b083      	sub	sp, #12
 800d71a:	af00      	add	r7, sp, #0
 800d71c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d724:	b2db      	uxtb	r3, r3
 800d726:	2b04      	cmp	r3, #4
 800d728:	d006      	beq.n	800d738 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d730:	b2da      	uxtb	r2, r3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2204      	movs	r2, #4
 800d73c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800d740:	2300      	movs	r3, #0
}
 800d742:	4618      	mov	r0, r3
 800d744:	370c      	adds	r7, #12
 800d746:	46bd      	mov	sp, r7
 800d748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74c:	4770      	bx	lr

0800d74e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800d74e:	b480      	push	{r7}
 800d750:	b083      	sub	sp, #12
 800d752:	af00      	add	r7, sp, #0
 800d754:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d75c:	b2db      	uxtb	r3, r3
 800d75e:	2b04      	cmp	r3, #4
 800d760:	d106      	bne.n	800d770 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800d768:	b2da      	uxtb	r2, r3
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800d770:	2300      	movs	r3, #0
}
 800d772:	4618      	mov	r0, r3
 800d774:	370c      	adds	r7, #12
 800d776:	46bd      	mov	sp, r7
 800d778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77c:	4770      	bx	lr

0800d77e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800d77e:	b580      	push	{r7, lr}
 800d780:	b082      	sub	sp, #8
 800d782:	af00      	add	r7, sp, #0
 800d784:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d78c:	b2db      	uxtb	r3, r3
 800d78e:	2b03      	cmp	r3, #3
 800d790:	d110      	bne.n	800d7b4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d00b      	beq.n	800d7b4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7a2:	69db      	ldr	r3, [r3, #28]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d005      	beq.n	800d7b4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d7ae:	69db      	ldr	r3, [r3, #28]
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800d7b4:	2300      	movs	r3, #0
}
 800d7b6:	4618      	mov	r0, r3
 800d7b8:	3708      	adds	r7, #8
 800d7ba:	46bd      	mov	sp, r7
 800d7bc:	bd80      	pop	{r7, pc}

0800d7be <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800d7be:	b580      	push	{r7, lr}
 800d7c0:	b082      	sub	sp, #8
 800d7c2:	af00      	add	r7, sp, #0
 800d7c4:	6078      	str	r0, [r7, #4]
 800d7c6:	460b      	mov	r3, r1
 800d7c8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	32ae      	adds	r2, #174	@ 0xae
 800d7d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d101      	bne.n	800d7e0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800d7dc:	2303      	movs	r3, #3
 800d7de:	e01c      	b.n	800d81a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7e6:	b2db      	uxtb	r3, r3
 800d7e8:	2b03      	cmp	r3, #3
 800d7ea:	d115      	bne.n	800d818 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	32ae      	adds	r2, #174	@ 0xae
 800d7f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7fa:	6a1b      	ldr	r3, [r3, #32]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d00b      	beq.n	800d818 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	32ae      	adds	r2, #174	@ 0xae
 800d80a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d80e:	6a1b      	ldr	r3, [r3, #32]
 800d810:	78fa      	ldrb	r2, [r7, #3]
 800d812:	4611      	mov	r1, r2
 800d814:	6878      	ldr	r0, [r7, #4]
 800d816:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d818:	2300      	movs	r3, #0
}
 800d81a:	4618      	mov	r0, r3
 800d81c:	3708      	adds	r7, #8
 800d81e:	46bd      	mov	sp, r7
 800d820:	bd80      	pop	{r7, pc}

0800d822 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800d822:	b580      	push	{r7, lr}
 800d824:	b082      	sub	sp, #8
 800d826:	af00      	add	r7, sp, #0
 800d828:	6078      	str	r0, [r7, #4]
 800d82a:	460b      	mov	r3, r1
 800d82c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	32ae      	adds	r2, #174	@ 0xae
 800d838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d101      	bne.n	800d844 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800d840:	2303      	movs	r3, #3
 800d842:	e01c      	b.n	800d87e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d84a:	b2db      	uxtb	r3, r3
 800d84c:	2b03      	cmp	r3, #3
 800d84e:	d115      	bne.n	800d87c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	32ae      	adds	r2, #174	@ 0xae
 800d85a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d85e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d860:	2b00      	cmp	r3, #0
 800d862:	d00b      	beq.n	800d87c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d86a:	687b      	ldr	r3, [r7, #4]
 800d86c:	32ae      	adds	r2, #174	@ 0xae
 800d86e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d874:	78fa      	ldrb	r2, [r7, #3]
 800d876:	4611      	mov	r1, r2
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d87c:	2300      	movs	r3, #0
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3708      	adds	r7, #8
 800d882:	46bd      	mov	sp, r7
 800d884:	bd80      	pop	{r7, pc}

0800d886 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d886:	b480      	push	{r7}
 800d888:	b083      	sub	sp, #12
 800d88a:	af00      	add	r7, sp, #0
 800d88c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d88e:	2300      	movs	r3, #0
}
 800d890:	4618      	mov	r0, r3
 800d892:	370c      	adds	r7, #12
 800d894:	46bd      	mov	sp, r7
 800d896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d89a:	4770      	bx	lr

0800d89c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b084      	sub	sp, #16
 800d8a0:	af00      	add	r7, sp, #0
 800d8a2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2201      	movs	r2, #1
 800d8ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d00e      	beq.n	800d8d8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8c0:	685b      	ldr	r3, [r3, #4]
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	6852      	ldr	r2, [r2, #4]
 800d8c6:	b2d2      	uxtb	r2, r2
 800d8c8:	4611      	mov	r1, r2
 800d8ca:	6878      	ldr	r0, [r7, #4]
 800d8cc:	4798      	blx	r3
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d001      	beq.n	800d8d8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d8d4:	2303      	movs	r3, #3
 800d8d6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d8d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3710      	adds	r7, #16
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}

0800d8e2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d8e2:	b480      	push	{r7}
 800d8e4:	b083      	sub	sp, #12
 800d8e6:	af00      	add	r7, sp, #0
 800d8e8:	6078      	str	r0, [r7, #4]
 800d8ea:	460b      	mov	r3, r1
 800d8ec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d8ee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	370c      	adds	r7, #12
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8fa:	4770      	bx	lr

0800d8fc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d8fc:	b480      	push	{r7}
 800d8fe:	b083      	sub	sp, #12
 800d900:	af00      	add	r7, sp, #0
 800d902:	6078      	str	r0, [r7, #4]
 800d904:	460b      	mov	r3, r1
 800d906:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d908:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d90a:	4618      	mov	r0, r3
 800d90c:	370c      	adds	r7, #12
 800d90e:	46bd      	mov	sp, r7
 800d910:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d914:	4770      	bx	lr

0800d916 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d916:	b480      	push	{r7}
 800d918:	b087      	sub	sp, #28
 800d91a:	af00      	add	r7, sp, #0
 800d91c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d922:	697b      	ldr	r3, [r7, #20]
 800d924:	781b      	ldrb	r3, [r3, #0]
 800d926:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d928:	697b      	ldr	r3, [r7, #20]
 800d92a:	3301      	adds	r3, #1
 800d92c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d92e:	697b      	ldr	r3, [r7, #20]
 800d930:	781b      	ldrb	r3, [r3, #0]
 800d932:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d934:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d938:	021b      	lsls	r3, r3, #8
 800d93a:	b21a      	sxth	r2, r3
 800d93c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d940:	4313      	orrs	r3, r2
 800d942:	b21b      	sxth	r3, r3
 800d944:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d946:	89fb      	ldrh	r3, [r7, #14]
}
 800d948:	4618      	mov	r0, r3
 800d94a:	371c      	adds	r7, #28
 800d94c:	46bd      	mov	sp, r7
 800d94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d952:	4770      	bx	lr

0800d954 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b084      	sub	sp, #16
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
 800d95c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d95e:	2300      	movs	r3, #0
 800d960:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	781b      	ldrb	r3, [r3, #0]
 800d966:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d96a:	2b40      	cmp	r3, #64	@ 0x40
 800d96c:	d005      	beq.n	800d97a <USBD_StdDevReq+0x26>
 800d96e:	2b40      	cmp	r3, #64	@ 0x40
 800d970:	d857      	bhi.n	800da22 <USBD_StdDevReq+0xce>
 800d972:	2b00      	cmp	r3, #0
 800d974:	d00f      	beq.n	800d996 <USBD_StdDevReq+0x42>
 800d976:	2b20      	cmp	r3, #32
 800d978:	d153      	bne.n	800da22 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	32ae      	adds	r2, #174	@ 0xae
 800d984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d988:	689b      	ldr	r3, [r3, #8]
 800d98a:	6839      	ldr	r1, [r7, #0]
 800d98c:	6878      	ldr	r0, [r7, #4]
 800d98e:	4798      	blx	r3
 800d990:	4603      	mov	r3, r0
 800d992:	73fb      	strb	r3, [r7, #15]
      break;
 800d994:	e04a      	b.n	800da2c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	785b      	ldrb	r3, [r3, #1]
 800d99a:	2b09      	cmp	r3, #9
 800d99c:	d83b      	bhi.n	800da16 <USBD_StdDevReq+0xc2>
 800d99e:	a201      	add	r2, pc, #4	@ (adr r2, 800d9a4 <USBD_StdDevReq+0x50>)
 800d9a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9a4:	0800d9f9 	.word	0x0800d9f9
 800d9a8:	0800da0d 	.word	0x0800da0d
 800d9ac:	0800da17 	.word	0x0800da17
 800d9b0:	0800da03 	.word	0x0800da03
 800d9b4:	0800da17 	.word	0x0800da17
 800d9b8:	0800d9d7 	.word	0x0800d9d7
 800d9bc:	0800d9cd 	.word	0x0800d9cd
 800d9c0:	0800da17 	.word	0x0800da17
 800d9c4:	0800d9ef 	.word	0x0800d9ef
 800d9c8:	0800d9e1 	.word	0x0800d9e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d9cc:	6839      	ldr	r1, [r7, #0]
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	f000 fa3c 	bl	800de4c <USBD_GetDescriptor>
          break;
 800d9d4:	e024      	b.n	800da20 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d9d6:	6839      	ldr	r1, [r7, #0]
 800d9d8:	6878      	ldr	r0, [r7, #4]
 800d9da:	f000 fbcb 	bl	800e174 <USBD_SetAddress>
          break;
 800d9de:	e01f      	b.n	800da20 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d9e0:	6839      	ldr	r1, [r7, #0]
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f000 fc0a 	bl	800e1fc <USBD_SetConfig>
 800d9e8:	4603      	mov	r3, r0
 800d9ea:	73fb      	strb	r3, [r7, #15]
          break;
 800d9ec:	e018      	b.n	800da20 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d9ee:	6839      	ldr	r1, [r7, #0]
 800d9f0:	6878      	ldr	r0, [r7, #4]
 800d9f2:	f000 fcad 	bl	800e350 <USBD_GetConfig>
          break;
 800d9f6:	e013      	b.n	800da20 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d9f8:	6839      	ldr	r1, [r7, #0]
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f000 fcde 	bl	800e3bc <USBD_GetStatus>
          break;
 800da00:	e00e      	b.n	800da20 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800da02:	6839      	ldr	r1, [r7, #0]
 800da04:	6878      	ldr	r0, [r7, #4]
 800da06:	f000 fd0d 	bl	800e424 <USBD_SetFeature>
          break;
 800da0a:	e009      	b.n	800da20 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800da0c:	6839      	ldr	r1, [r7, #0]
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f000 fd31 	bl	800e476 <USBD_ClrFeature>
          break;
 800da14:	e004      	b.n	800da20 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800da16:	6839      	ldr	r1, [r7, #0]
 800da18:	6878      	ldr	r0, [r7, #4]
 800da1a:	f000 fd88 	bl	800e52e <USBD_CtlError>
          break;
 800da1e:	bf00      	nop
      }
      break;
 800da20:	e004      	b.n	800da2c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800da22:	6839      	ldr	r1, [r7, #0]
 800da24:	6878      	ldr	r0, [r7, #4]
 800da26:	f000 fd82 	bl	800e52e <USBD_CtlError>
      break;
 800da2a:	bf00      	nop
  }

  return ret;
 800da2c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da2e:	4618      	mov	r0, r3
 800da30:	3710      	adds	r7, #16
 800da32:	46bd      	mov	sp, r7
 800da34:	bd80      	pop	{r7, pc}
 800da36:	bf00      	nop

0800da38 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800da38:	b580      	push	{r7, lr}
 800da3a:	b084      	sub	sp, #16
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
 800da40:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800da42:	2300      	movs	r3, #0
 800da44:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800da46:	683b      	ldr	r3, [r7, #0]
 800da48:	781b      	ldrb	r3, [r3, #0]
 800da4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800da4e:	2b40      	cmp	r3, #64	@ 0x40
 800da50:	d005      	beq.n	800da5e <USBD_StdItfReq+0x26>
 800da52:	2b40      	cmp	r3, #64	@ 0x40
 800da54:	d852      	bhi.n	800dafc <USBD_StdItfReq+0xc4>
 800da56:	2b00      	cmp	r3, #0
 800da58:	d001      	beq.n	800da5e <USBD_StdItfReq+0x26>
 800da5a:	2b20      	cmp	r3, #32
 800da5c:	d14e      	bne.n	800dafc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da64:	b2db      	uxtb	r3, r3
 800da66:	3b01      	subs	r3, #1
 800da68:	2b02      	cmp	r3, #2
 800da6a:	d840      	bhi.n	800daee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	889b      	ldrh	r3, [r3, #4]
 800da70:	b2db      	uxtb	r3, r3
 800da72:	2b01      	cmp	r3, #1
 800da74:	d836      	bhi.n	800dae4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800da76:	683b      	ldr	r3, [r7, #0]
 800da78:	889b      	ldrh	r3, [r3, #4]
 800da7a:	b2db      	uxtb	r3, r3
 800da7c:	4619      	mov	r1, r3
 800da7e:	6878      	ldr	r0, [r7, #4]
 800da80:	f7ff ff2f 	bl	800d8e2 <USBD_CoreFindIF>
 800da84:	4603      	mov	r3, r0
 800da86:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800da88:	7bbb      	ldrb	r3, [r7, #14]
 800da8a:	2bff      	cmp	r3, #255	@ 0xff
 800da8c:	d01d      	beq.n	800daca <USBD_StdItfReq+0x92>
 800da8e:	7bbb      	ldrb	r3, [r7, #14]
 800da90:	2b00      	cmp	r3, #0
 800da92:	d11a      	bne.n	800daca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800da94:	7bba      	ldrb	r2, [r7, #14]
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	32ae      	adds	r2, #174	@ 0xae
 800da9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da9e:	689b      	ldr	r3, [r3, #8]
 800daa0:	2b00      	cmp	r3, #0
 800daa2:	d00f      	beq.n	800dac4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800daa4:	7bba      	ldrb	r2, [r7, #14]
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800daac:	7bba      	ldrb	r2, [r7, #14]
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	32ae      	adds	r2, #174	@ 0xae
 800dab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dab6:	689b      	ldr	r3, [r3, #8]
 800dab8:	6839      	ldr	r1, [r7, #0]
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	4798      	blx	r3
 800dabe:	4603      	mov	r3, r0
 800dac0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800dac2:	e004      	b.n	800dace <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800dac4:	2303      	movs	r3, #3
 800dac6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800dac8:	e001      	b.n	800dace <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800daca:	2303      	movs	r3, #3
 800dacc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	88db      	ldrh	r3, [r3, #6]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d110      	bne.n	800daf8 <USBD_StdItfReq+0xc0>
 800dad6:	7bfb      	ldrb	r3, [r7, #15]
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d10d      	bne.n	800daf8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 fde0 	bl	800e6a2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800dae2:	e009      	b.n	800daf8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800dae4:	6839      	ldr	r1, [r7, #0]
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f000 fd21 	bl	800e52e <USBD_CtlError>
          break;
 800daec:	e004      	b.n	800daf8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800daee:	6839      	ldr	r1, [r7, #0]
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f000 fd1c 	bl	800e52e <USBD_CtlError>
          break;
 800daf6:	e000      	b.n	800dafa <USBD_StdItfReq+0xc2>
          break;
 800daf8:	bf00      	nop
      }
      break;
 800dafa:	e004      	b.n	800db06 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800dafc:	6839      	ldr	r1, [r7, #0]
 800dafe:	6878      	ldr	r0, [r7, #4]
 800db00:	f000 fd15 	bl	800e52e <USBD_CtlError>
      break;
 800db04:	bf00      	nop
  }

  return ret;
 800db06:	7bfb      	ldrb	r3, [r7, #15]
}
 800db08:	4618      	mov	r0, r3
 800db0a:	3710      	adds	r7, #16
 800db0c:	46bd      	mov	sp, r7
 800db0e:	bd80      	pop	{r7, pc}

0800db10 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b084      	sub	sp, #16
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
 800db18:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800db1a:	2300      	movs	r3, #0
 800db1c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800db1e:	683b      	ldr	r3, [r7, #0]
 800db20:	889b      	ldrh	r3, [r3, #4]
 800db22:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	781b      	ldrb	r3, [r3, #0]
 800db28:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800db2c:	2b40      	cmp	r3, #64	@ 0x40
 800db2e:	d007      	beq.n	800db40 <USBD_StdEPReq+0x30>
 800db30:	2b40      	cmp	r3, #64	@ 0x40
 800db32:	f200 817f 	bhi.w	800de34 <USBD_StdEPReq+0x324>
 800db36:	2b00      	cmp	r3, #0
 800db38:	d02a      	beq.n	800db90 <USBD_StdEPReq+0x80>
 800db3a:	2b20      	cmp	r3, #32
 800db3c:	f040 817a 	bne.w	800de34 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800db40:	7bbb      	ldrb	r3, [r7, #14]
 800db42:	4619      	mov	r1, r3
 800db44:	6878      	ldr	r0, [r7, #4]
 800db46:	f7ff fed9 	bl	800d8fc <USBD_CoreFindEP>
 800db4a:	4603      	mov	r3, r0
 800db4c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800db4e:	7b7b      	ldrb	r3, [r7, #13]
 800db50:	2bff      	cmp	r3, #255	@ 0xff
 800db52:	f000 8174 	beq.w	800de3e <USBD_StdEPReq+0x32e>
 800db56:	7b7b      	ldrb	r3, [r7, #13]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	f040 8170 	bne.w	800de3e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800db5e:	7b7a      	ldrb	r2, [r7, #13]
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800db66:	7b7a      	ldrb	r2, [r7, #13]
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	32ae      	adds	r2, #174	@ 0xae
 800db6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db70:	689b      	ldr	r3, [r3, #8]
 800db72:	2b00      	cmp	r3, #0
 800db74:	f000 8163 	beq.w	800de3e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800db78:	7b7a      	ldrb	r2, [r7, #13]
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	32ae      	adds	r2, #174	@ 0xae
 800db7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db82:	689b      	ldr	r3, [r3, #8]
 800db84:	6839      	ldr	r1, [r7, #0]
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	4798      	blx	r3
 800db8a:	4603      	mov	r3, r0
 800db8c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800db8e:	e156      	b.n	800de3e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	785b      	ldrb	r3, [r3, #1]
 800db94:	2b03      	cmp	r3, #3
 800db96:	d008      	beq.n	800dbaa <USBD_StdEPReq+0x9a>
 800db98:	2b03      	cmp	r3, #3
 800db9a:	f300 8145 	bgt.w	800de28 <USBD_StdEPReq+0x318>
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	f000 809b 	beq.w	800dcda <USBD_StdEPReq+0x1ca>
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d03c      	beq.n	800dc22 <USBD_StdEPReq+0x112>
 800dba8:	e13e      	b.n	800de28 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	2b02      	cmp	r3, #2
 800dbb4:	d002      	beq.n	800dbbc <USBD_StdEPReq+0xac>
 800dbb6:	2b03      	cmp	r3, #3
 800dbb8:	d016      	beq.n	800dbe8 <USBD_StdEPReq+0xd8>
 800dbba:	e02c      	b.n	800dc16 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dbbc:	7bbb      	ldrb	r3, [r7, #14]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d00d      	beq.n	800dbde <USBD_StdEPReq+0xce>
 800dbc2:	7bbb      	ldrb	r3, [r7, #14]
 800dbc4:	2b80      	cmp	r3, #128	@ 0x80
 800dbc6:	d00a      	beq.n	800dbde <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dbc8:	7bbb      	ldrb	r3, [r7, #14]
 800dbca:	4619      	mov	r1, r3
 800dbcc:	6878      	ldr	r0, [r7, #4]
 800dbce:	f003 f8bf 	bl	8010d50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dbd2:	2180      	movs	r1, #128	@ 0x80
 800dbd4:	6878      	ldr	r0, [r7, #4]
 800dbd6:	f003 f8bb 	bl	8010d50 <USBD_LL_StallEP>
 800dbda:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dbdc:	e020      	b.n	800dc20 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800dbde:	6839      	ldr	r1, [r7, #0]
 800dbe0:	6878      	ldr	r0, [r7, #4]
 800dbe2:	f000 fca4 	bl	800e52e <USBD_CtlError>
              break;
 800dbe6:	e01b      	b.n	800dc20 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	885b      	ldrh	r3, [r3, #2]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d10e      	bne.n	800dc0e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dbf0:	7bbb      	ldrb	r3, [r7, #14]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d00b      	beq.n	800dc0e <USBD_StdEPReq+0xfe>
 800dbf6:	7bbb      	ldrb	r3, [r7, #14]
 800dbf8:	2b80      	cmp	r3, #128	@ 0x80
 800dbfa:	d008      	beq.n	800dc0e <USBD_StdEPReq+0xfe>
 800dbfc:	683b      	ldr	r3, [r7, #0]
 800dbfe:	88db      	ldrh	r3, [r3, #6]
 800dc00:	2b00      	cmp	r3, #0
 800dc02:	d104      	bne.n	800dc0e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dc04:	7bbb      	ldrb	r3, [r7, #14]
 800dc06:	4619      	mov	r1, r3
 800dc08:	6878      	ldr	r0, [r7, #4]
 800dc0a:	f003 f8a1 	bl	8010d50 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f000 fd47 	bl	800e6a2 <USBD_CtlSendStatus>

              break;
 800dc14:	e004      	b.n	800dc20 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800dc16:	6839      	ldr	r1, [r7, #0]
 800dc18:	6878      	ldr	r0, [r7, #4]
 800dc1a:	f000 fc88 	bl	800e52e <USBD_CtlError>
              break;
 800dc1e:	bf00      	nop
          }
          break;
 800dc20:	e107      	b.n	800de32 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	2b02      	cmp	r3, #2
 800dc2c:	d002      	beq.n	800dc34 <USBD_StdEPReq+0x124>
 800dc2e:	2b03      	cmp	r3, #3
 800dc30:	d016      	beq.n	800dc60 <USBD_StdEPReq+0x150>
 800dc32:	e04b      	b.n	800dccc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dc34:	7bbb      	ldrb	r3, [r7, #14]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d00d      	beq.n	800dc56 <USBD_StdEPReq+0x146>
 800dc3a:	7bbb      	ldrb	r3, [r7, #14]
 800dc3c:	2b80      	cmp	r3, #128	@ 0x80
 800dc3e:	d00a      	beq.n	800dc56 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800dc40:	7bbb      	ldrb	r3, [r7, #14]
 800dc42:	4619      	mov	r1, r3
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f003 f883 	bl	8010d50 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800dc4a:	2180      	movs	r1, #128	@ 0x80
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f003 f87f 	bl	8010d50 <USBD_LL_StallEP>
 800dc52:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dc54:	e040      	b.n	800dcd8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800dc56:	6839      	ldr	r1, [r7, #0]
 800dc58:	6878      	ldr	r0, [r7, #4]
 800dc5a:	f000 fc68 	bl	800e52e <USBD_CtlError>
              break;
 800dc5e:	e03b      	b.n	800dcd8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dc60:	683b      	ldr	r3, [r7, #0]
 800dc62:	885b      	ldrh	r3, [r3, #2]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d136      	bne.n	800dcd6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800dc68:	7bbb      	ldrb	r3, [r7, #14]
 800dc6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d004      	beq.n	800dc7c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800dc72:	7bbb      	ldrb	r3, [r7, #14]
 800dc74:	4619      	mov	r1, r3
 800dc76:	6878      	ldr	r0, [r7, #4]
 800dc78:	f003 f889 	bl	8010d8e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800dc7c:	6878      	ldr	r0, [r7, #4]
 800dc7e:	f000 fd10 	bl	800e6a2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800dc82:	7bbb      	ldrb	r3, [r7, #14]
 800dc84:	4619      	mov	r1, r3
 800dc86:	6878      	ldr	r0, [r7, #4]
 800dc88:	f7ff fe38 	bl	800d8fc <USBD_CoreFindEP>
 800dc8c:	4603      	mov	r3, r0
 800dc8e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dc90:	7b7b      	ldrb	r3, [r7, #13]
 800dc92:	2bff      	cmp	r3, #255	@ 0xff
 800dc94:	d01f      	beq.n	800dcd6 <USBD_StdEPReq+0x1c6>
 800dc96:	7b7b      	ldrb	r3, [r7, #13]
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d11c      	bne.n	800dcd6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800dc9c:	7b7a      	ldrb	r2, [r7, #13]
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800dca4:	7b7a      	ldrb	r2, [r7, #13]
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	32ae      	adds	r2, #174	@ 0xae
 800dcaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcae:	689b      	ldr	r3, [r3, #8]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d010      	beq.n	800dcd6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800dcb4:	7b7a      	ldrb	r2, [r7, #13]
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	32ae      	adds	r2, #174	@ 0xae
 800dcba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dcbe:	689b      	ldr	r3, [r3, #8]
 800dcc0:	6839      	ldr	r1, [r7, #0]
 800dcc2:	6878      	ldr	r0, [r7, #4]
 800dcc4:	4798      	blx	r3
 800dcc6:	4603      	mov	r3, r0
 800dcc8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800dcca:	e004      	b.n	800dcd6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800dccc:	6839      	ldr	r1, [r7, #0]
 800dcce:	6878      	ldr	r0, [r7, #4]
 800dcd0:	f000 fc2d 	bl	800e52e <USBD_CtlError>
              break;
 800dcd4:	e000      	b.n	800dcd8 <USBD_StdEPReq+0x1c8>
              break;
 800dcd6:	bf00      	nop
          }
          break;
 800dcd8:	e0ab      	b.n	800de32 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800dcda:	687b      	ldr	r3, [r7, #4]
 800dcdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dce0:	b2db      	uxtb	r3, r3
 800dce2:	2b02      	cmp	r3, #2
 800dce4:	d002      	beq.n	800dcec <USBD_StdEPReq+0x1dc>
 800dce6:	2b03      	cmp	r3, #3
 800dce8:	d032      	beq.n	800dd50 <USBD_StdEPReq+0x240>
 800dcea:	e097      	b.n	800de1c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800dcec:	7bbb      	ldrb	r3, [r7, #14]
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d007      	beq.n	800dd02 <USBD_StdEPReq+0x1f2>
 800dcf2:	7bbb      	ldrb	r3, [r7, #14]
 800dcf4:	2b80      	cmp	r3, #128	@ 0x80
 800dcf6:	d004      	beq.n	800dd02 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800dcf8:	6839      	ldr	r1, [r7, #0]
 800dcfa:	6878      	ldr	r0, [r7, #4]
 800dcfc:	f000 fc17 	bl	800e52e <USBD_CtlError>
                break;
 800dd00:	e091      	b.n	800de26 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd02:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	da0b      	bge.n	800dd22 <USBD_StdEPReq+0x212>
 800dd0a:	7bbb      	ldrb	r3, [r7, #14]
 800dd0c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800dd10:	4613      	mov	r3, r2
 800dd12:	009b      	lsls	r3, r3, #2
 800dd14:	4413      	add	r3, r2
 800dd16:	009b      	lsls	r3, r3, #2
 800dd18:	3310      	adds	r3, #16
 800dd1a:	687a      	ldr	r2, [r7, #4]
 800dd1c:	4413      	add	r3, r2
 800dd1e:	3304      	adds	r3, #4
 800dd20:	e00b      	b.n	800dd3a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800dd22:	7bbb      	ldrb	r3, [r7, #14]
 800dd24:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dd28:	4613      	mov	r3, r2
 800dd2a:	009b      	lsls	r3, r3, #2
 800dd2c:	4413      	add	r3, r2
 800dd2e:	009b      	lsls	r3, r3, #2
 800dd30:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800dd34:	687a      	ldr	r2, [r7, #4]
 800dd36:	4413      	add	r3, r2
 800dd38:	3304      	adds	r3, #4
 800dd3a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dd3c:	68bb      	ldr	r3, [r7, #8]
 800dd3e:	2200      	movs	r2, #0
 800dd40:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800dd42:	68bb      	ldr	r3, [r7, #8]
 800dd44:	2202      	movs	r2, #2
 800dd46:	4619      	mov	r1, r3
 800dd48:	6878      	ldr	r0, [r7, #4]
 800dd4a:	f000 fc6d 	bl	800e628 <USBD_CtlSendData>
              break;
 800dd4e:	e06a      	b.n	800de26 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dd50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	da11      	bge.n	800dd7c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dd58:	7bbb      	ldrb	r3, [r7, #14]
 800dd5a:	f003 020f 	and.w	r2, r3, #15
 800dd5e:	6879      	ldr	r1, [r7, #4]
 800dd60:	4613      	mov	r3, r2
 800dd62:	009b      	lsls	r3, r3, #2
 800dd64:	4413      	add	r3, r2
 800dd66:	009b      	lsls	r3, r3, #2
 800dd68:	440b      	add	r3, r1
 800dd6a:	3324      	adds	r3, #36	@ 0x24
 800dd6c:	881b      	ldrh	r3, [r3, #0]
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d117      	bne.n	800dda2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800dd72:	6839      	ldr	r1, [r7, #0]
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f000 fbda 	bl	800e52e <USBD_CtlError>
                  break;
 800dd7a:	e054      	b.n	800de26 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dd7c:	7bbb      	ldrb	r3, [r7, #14]
 800dd7e:	f003 020f 	and.w	r2, r3, #15
 800dd82:	6879      	ldr	r1, [r7, #4]
 800dd84:	4613      	mov	r3, r2
 800dd86:	009b      	lsls	r3, r3, #2
 800dd88:	4413      	add	r3, r2
 800dd8a:	009b      	lsls	r3, r3, #2
 800dd8c:	440b      	add	r3, r1
 800dd8e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800dd92:	881b      	ldrh	r3, [r3, #0]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d104      	bne.n	800dda2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800dd98:	6839      	ldr	r1, [r7, #0]
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f000 fbc7 	bl	800e52e <USBD_CtlError>
                  break;
 800dda0:	e041      	b.n	800de26 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dda2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dda6:	2b00      	cmp	r3, #0
 800dda8:	da0b      	bge.n	800ddc2 <USBD_StdEPReq+0x2b2>
 800ddaa:	7bbb      	ldrb	r3, [r7, #14]
 800ddac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ddb0:	4613      	mov	r3, r2
 800ddb2:	009b      	lsls	r3, r3, #2
 800ddb4:	4413      	add	r3, r2
 800ddb6:	009b      	lsls	r3, r3, #2
 800ddb8:	3310      	adds	r3, #16
 800ddba:	687a      	ldr	r2, [r7, #4]
 800ddbc:	4413      	add	r3, r2
 800ddbe:	3304      	adds	r3, #4
 800ddc0:	e00b      	b.n	800ddda <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ddc2:	7bbb      	ldrb	r3, [r7, #14]
 800ddc4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ddc8:	4613      	mov	r3, r2
 800ddca:	009b      	lsls	r3, r3, #2
 800ddcc:	4413      	add	r3, r2
 800ddce:	009b      	lsls	r3, r3, #2
 800ddd0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ddd4:	687a      	ldr	r2, [r7, #4]
 800ddd6:	4413      	add	r3, r2
 800ddd8:	3304      	adds	r3, #4
 800ddda:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dddc:	7bbb      	ldrb	r3, [r7, #14]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d002      	beq.n	800dde8 <USBD_StdEPReq+0x2d8>
 800dde2:	7bbb      	ldrb	r3, [r7, #14]
 800dde4:	2b80      	cmp	r3, #128	@ 0x80
 800dde6:	d103      	bne.n	800ddf0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800dde8:	68bb      	ldr	r3, [r7, #8]
 800ddea:	2200      	movs	r2, #0
 800ddec:	601a      	str	r2, [r3, #0]
 800ddee:	e00e      	b.n	800de0e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ddf0:	7bbb      	ldrb	r3, [r7, #14]
 800ddf2:	4619      	mov	r1, r3
 800ddf4:	6878      	ldr	r0, [r7, #4]
 800ddf6:	f002 ffe9 	bl	8010dcc <USBD_LL_IsStallEP>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d003      	beq.n	800de08 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800de00:	68bb      	ldr	r3, [r7, #8]
 800de02:	2201      	movs	r2, #1
 800de04:	601a      	str	r2, [r3, #0]
 800de06:	e002      	b.n	800de0e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	2200      	movs	r2, #0
 800de0c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800de0e:	68bb      	ldr	r3, [r7, #8]
 800de10:	2202      	movs	r2, #2
 800de12:	4619      	mov	r1, r3
 800de14:	6878      	ldr	r0, [r7, #4]
 800de16:	f000 fc07 	bl	800e628 <USBD_CtlSendData>
              break;
 800de1a:	e004      	b.n	800de26 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800de1c:	6839      	ldr	r1, [r7, #0]
 800de1e:	6878      	ldr	r0, [r7, #4]
 800de20:	f000 fb85 	bl	800e52e <USBD_CtlError>
              break;
 800de24:	bf00      	nop
          }
          break;
 800de26:	e004      	b.n	800de32 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800de28:	6839      	ldr	r1, [r7, #0]
 800de2a:	6878      	ldr	r0, [r7, #4]
 800de2c:	f000 fb7f 	bl	800e52e <USBD_CtlError>
          break;
 800de30:	bf00      	nop
      }
      break;
 800de32:	e005      	b.n	800de40 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800de34:	6839      	ldr	r1, [r7, #0]
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	f000 fb79 	bl	800e52e <USBD_CtlError>
      break;
 800de3c:	e000      	b.n	800de40 <USBD_StdEPReq+0x330>
      break;
 800de3e:	bf00      	nop
  }

  return ret;
 800de40:	7bfb      	ldrb	r3, [r7, #15]
}
 800de42:	4618      	mov	r0, r3
 800de44:	3710      	adds	r7, #16
 800de46:	46bd      	mov	sp, r7
 800de48:	bd80      	pop	{r7, pc}
	...

0800de4c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b084      	sub	sp, #16
 800de50:	af00      	add	r7, sp, #0
 800de52:	6078      	str	r0, [r7, #4]
 800de54:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800de56:	2300      	movs	r3, #0
 800de58:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800de5a:	2300      	movs	r3, #0
 800de5c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800de5e:	2300      	movs	r3, #0
 800de60:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	885b      	ldrh	r3, [r3, #2]
 800de66:	0a1b      	lsrs	r3, r3, #8
 800de68:	b29b      	uxth	r3, r3
 800de6a:	3b01      	subs	r3, #1
 800de6c:	2b0e      	cmp	r3, #14
 800de6e:	f200 8152 	bhi.w	800e116 <USBD_GetDescriptor+0x2ca>
 800de72:	a201      	add	r2, pc, #4	@ (adr r2, 800de78 <USBD_GetDescriptor+0x2c>)
 800de74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de78:	0800dee9 	.word	0x0800dee9
 800de7c:	0800df01 	.word	0x0800df01
 800de80:	0800df41 	.word	0x0800df41
 800de84:	0800e117 	.word	0x0800e117
 800de88:	0800e117 	.word	0x0800e117
 800de8c:	0800e0b7 	.word	0x0800e0b7
 800de90:	0800e0e3 	.word	0x0800e0e3
 800de94:	0800e117 	.word	0x0800e117
 800de98:	0800e117 	.word	0x0800e117
 800de9c:	0800e117 	.word	0x0800e117
 800dea0:	0800e117 	.word	0x0800e117
 800dea4:	0800e117 	.word	0x0800e117
 800dea8:	0800e117 	.word	0x0800e117
 800deac:	0800e117 	.word	0x0800e117
 800deb0:	0800deb5 	.word	0x0800deb5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800deba:	69db      	ldr	r3, [r3, #28]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d00b      	beq.n	800ded8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800dec0:	687b      	ldr	r3, [r7, #4]
 800dec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dec6:	69db      	ldr	r3, [r3, #28]
 800dec8:	687a      	ldr	r2, [r7, #4]
 800deca:	7c12      	ldrb	r2, [r2, #16]
 800decc:	f107 0108 	add.w	r1, r7, #8
 800ded0:	4610      	mov	r0, r2
 800ded2:	4798      	blx	r3
 800ded4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ded6:	e126      	b.n	800e126 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ded8:	6839      	ldr	r1, [r7, #0]
 800deda:	6878      	ldr	r0, [r7, #4]
 800dedc:	f000 fb27 	bl	800e52e <USBD_CtlError>
        err++;
 800dee0:	7afb      	ldrb	r3, [r7, #11]
 800dee2:	3301      	adds	r3, #1
 800dee4:	72fb      	strb	r3, [r7, #11]
      break;
 800dee6:	e11e      	b.n	800e126 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	7c12      	ldrb	r2, [r2, #16]
 800def4:	f107 0108 	add.w	r1, r7, #8
 800def8:	4610      	mov	r0, r2
 800defa:	4798      	blx	r3
 800defc:	60f8      	str	r0, [r7, #12]
      break;
 800defe:	e112      	b.n	800e126 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	7c1b      	ldrb	r3, [r3, #16]
 800df04:	2b00      	cmp	r3, #0
 800df06:	d10d      	bne.n	800df24 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df10:	f107 0208 	add.w	r2, r7, #8
 800df14:	4610      	mov	r0, r2
 800df16:	4798      	blx	r3
 800df18:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	3301      	adds	r3, #1
 800df1e:	2202      	movs	r2, #2
 800df20:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800df22:	e100      	b.n	800e126 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df2c:	f107 0208 	add.w	r2, r7, #8
 800df30:	4610      	mov	r0, r2
 800df32:	4798      	blx	r3
 800df34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	3301      	adds	r3, #1
 800df3a:	2202      	movs	r2, #2
 800df3c:	701a      	strb	r2, [r3, #0]
      break;
 800df3e:	e0f2      	b.n	800e126 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800df40:	683b      	ldr	r3, [r7, #0]
 800df42:	885b      	ldrh	r3, [r3, #2]
 800df44:	b2db      	uxtb	r3, r3
 800df46:	2b05      	cmp	r3, #5
 800df48:	f200 80ac 	bhi.w	800e0a4 <USBD_GetDescriptor+0x258>
 800df4c:	a201      	add	r2, pc, #4	@ (adr r2, 800df54 <USBD_GetDescriptor+0x108>)
 800df4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800df52:	bf00      	nop
 800df54:	0800df6d 	.word	0x0800df6d
 800df58:	0800dfa1 	.word	0x0800dfa1
 800df5c:	0800dfd5 	.word	0x0800dfd5
 800df60:	0800e009 	.word	0x0800e009
 800df64:	0800e03d 	.word	0x0800e03d
 800df68:	0800e071 	.word	0x0800e071
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800df72:	685b      	ldr	r3, [r3, #4]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d00b      	beq.n	800df90 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800df7e:	685b      	ldr	r3, [r3, #4]
 800df80:	687a      	ldr	r2, [r7, #4]
 800df82:	7c12      	ldrb	r2, [r2, #16]
 800df84:	f107 0108 	add.w	r1, r7, #8
 800df88:	4610      	mov	r0, r2
 800df8a:	4798      	blx	r3
 800df8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800df8e:	e091      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800df90:	6839      	ldr	r1, [r7, #0]
 800df92:	6878      	ldr	r0, [r7, #4]
 800df94:	f000 facb 	bl	800e52e <USBD_CtlError>
            err++;
 800df98:	7afb      	ldrb	r3, [r7, #11]
 800df9a:	3301      	adds	r3, #1
 800df9c:	72fb      	strb	r3, [r7, #11]
          break;
 800df9e:	e089      	b.n	800e0b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dfa6:	689b      	ldr	r3, [r3, #8]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d00b      	beq.n	800dfc4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dfb2:	689b      	ldr	r3, [r3, #8]
 800dfb4:	687a      	ldr	r2, [r7, #4]
 800dfb6:	7c12      	ldrb	r2, [r2, #16]
 800dfb8:	f107 0108 	add.w	r1, r7, #8
 800dfbc:	4610      	mov	r0, r2
 800dfbe:	4798      	blx	r3
 800dfc0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dfc2:	e077      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dfc4:	6839      	ldr	r1, [r7, #0]
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 fab1 	bl	800e52e <USBD_CtlError>
            err++;
 800dfcc:	7afb      	ldrb	r3, [r7, #11]
 800dfce:	3301      	adds	r3, #1
 800dfd0:	72fb      	strb	r3, [r7, #11]
          break;
 800dfd2:	e06f      	b.n	800e0b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dfda:	68db      	ldr	r3, [r3, #12]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d00b      	beq.n	800dff8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800dfe6:	68db      	ldr	r3, [r3, #12]
 800dfe8:	687a      	ldr	r2, [r7, #4]
 800dfea:	7c12      	ldrb	r2, [r2, #16]
 800dfec:	f107 0108 	add.w	r1, r7, #8
 800dff0:	4610      	mov	r0, r2
 800dff2:	4798      	blx	r3
 800dff4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800dff6:	e05d      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800dff8:	6839      	ldr	r1, [r7, #0]
 800dffa:	6878      	ldr	r0, [r7, #4]
 800dffc:	f000 fa97 	bl	800e52e <USBD_CtlError>
            err++;
 800e000:	7afb      	ldrb	r3, [r7, #11]
 800e002:	3301      	adds	r3, #1
 800e004:	72fb      	strb	r3, [r7, #11]
          break;
 800e006:	e055      	b.n	800e0b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e00e:	691b      	ldr	r3, [r3, #16]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d00b      	beq.n	800e02c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e01a:	691b      	ldr	r3, [r3, #16]
 800e01c:	687a      	ldr	r2, [r7, #4]
 800e01e:	7c12      	ldrb	r2, [r2, #16]
 800e020:	f107 0108 	add.w	r1, r7, #8
 800e024:	4610      	mov	r0, r2
 800e026:	4798      	blx	r3
 800e028:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e02a:	e043      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e02c:	6839      	ldr	r1, [r7, #0]
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f000 fa7d 	bl	800e52e <USBD_CtlError>
            err++;
 800e034:	7afb      	ldrb	r3, [r7, #11]
 800e036:	3301      	adds	r3, #1
 800e038:	72fb      	strb	r3, [r7, #11]
          break;
 800e03a:	e03b      	b.n	800e0b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e042:	695b      	ldr	r3, [r3, #20]
 800e044:	2b00      	cmp	r3, #0
 800e046:	d00b      	beq.n	800e060 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e048:	687b      	ldr	r3, [r7, #4]
 800e04a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e04e:	695b      	ldr	r3, [r3, #20]
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	7c12      	ldrb	r2, [r2, #16]
 800e054:	f107 0108 	add.w	r1, r7, #8
 800e058:	4610      	mov	r0, r2
 800e05a:	4798      	blx	r3
 800e05c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e05e:	e029      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e060:	6839      	ldr	r1, [r7, #0]
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f000 fa63 	bl	800e52e <USBD_CtlError>
            err++;
 800e068:	7afb      	ldrb	r3, [r7, #11]
 800e06a:	3301      	adds	r3, #1
 800e06c:	72fb      	strb	r3, [r7, #11]
          break;
 800e06e:	e021      	b.n	800e0b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e076:	699b      	ldr	r3, [r3, #24]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d00b      	beq.n	800e094 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e082:	699b      	ldr	r3, [r3, #24]
 800e084:	687a      	ldr	r2, [r7, #4]
 800e086:	7c12      	ldrb	r2, [r2, #16]
 800e088:	f107 0108 	add.w	r1, r7, #8
 800e08c:	4610      	mov	r0, r2
 800e08e:	4798      	blx	r3
 800e090:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e092:	e00f      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e094:	6839      	ldr	r1, [r7, #0]
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f000 fa49 	bl	800e52e <USBD_CtlError>
            err++;
 800e09c:	7afb      	ldrb	r3, [r7, #11]
 800e09e:	3301      	adds	r3, #1
 800e0a0:	72fb      	strb	r3, [r7, #11]
          break;
 800e0a2:	e007      	b.n	800e0b4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e0a4:	6839      	ldr	r1, [r7, #0]
 800e0a6:	6878      	ldr	r0, [r7, #4]
 800e0a8:	f000 fa41 	bl	800e52e <USBD_CtlError>
          err++;
 800e0ac:	7afb      	ldrb	r3, [r7, #11]
 800e0ae:	3301      	adds	r3, #1
 800e0b0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e0b2:	bf00      	nop
      }
      break;
 800e0b4:	e037      	b.n	800e126 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	7c1b      	ldrb	r3, [r3, #16]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d109      	bne.n	800e0d2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0c6:	f107 0208 	add.w	r2, r7, #8
 800e0ca:	4610      	mov	r0, r2
 800e0cc:	4798      	blx	r3
 800e0ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e0d0:	e029      	b.n	800e126 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e0d2:	6839      	ldr	r1, [r7, #0]
 800e0d4:	6878      	ldr	r0, [r7, #4]
 800e0d6:	f000 fa2a 	bl	800e52e <USBD_CtlError>
        err++;
 800e0da:	7afb      	ldrb	r3, [r7, #11]
 800e0dc:	3301      	adds	r3, #1
 800e0de:	72fb      	strb	r3, [r7, #11]
      break;
 800e0e0:	e021      	b.n	800e126 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	7c1b      	ldrb	r3, [r3, #16]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d10d      	bne.n	800e106 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e0f2:	f107 0208 	add.w	r2, r7, #8
 800e0f6:	4610      	mov	r0, r2
 800e0f8:	4798      	blx	r3
 800e0fa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e0fc:	68fb      	ldr	r3, [r7, #12]
 800e0fe:	3301      	adds	r3, #1
 800e100:	2207      	movs	r2, #7
 800e102:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e104:	e00f      	b.n	800e126 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e106:	6839      	ldr	r1, [r7, #0]
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fa10 	bl	800e52e <USBD_CtlError>
        err++;
 800e10e:	7afb      	ldrb	r3, [r7, #11]
 800e110:	3301      	adds	r3, #1
 800e112:	72fb      	strb	r3, [r7, #11]
      break;
 800e114:	e007      	b.n	800e126 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e116:	6839      	ldr	r1, [r7, #0]
 800e118:	6878      	ldr	r0, [r7, #4]
 800e11a:	f000 fa08 	bl	800e52e <USBD_CtlError>
      err++;
 800e11e:	7afb      	ldrb	r3, [r7, #11]
 800e120:	3301      	adds	r3, #1
 800e122:	72fb      	strb	r3, [r7, #11]
      break;
 800e124:	bf00      	nop
  }

  if (err != 0U)
 800e126:	7afb      	ldrb	r3, [r7, #11]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d11e      	bne.n	800e16a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e12c:	683b      	ldr	r3, [r7, #0]
 800e12e:	88db      	ldrh	r3, [r3, #6]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d016      	beq.n	800e162 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e134:	893b      	ldrh	r3, [r7, #8]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d00e      	beq.n	800e158 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e13a:	683b      	ldr	r3, [r7, #0]
 800e13c:	88da      	ldrh	r2, [r3, #6]
 800e13e:	893b      	ldrh	r3, [r7, #8]
 800e140:	4293      	cmp	r3, r2
 800e142:	bf28      	it	cs
 800e144:	4613      	movcs	r3, r2
 800e146:	b29b      	uxth	r3, r3
 800e148:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e14a:	893b      	ldrh	r3, [r7, #8]
 800e14c:	461a      	mov	r2, r3
 800e14e:	68f9      	ldr	r1, [r7, #12]
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f000 fa69 	bl	800e628 <USBD_CtlSendData>
 800e156:	e009      	b.n	800e16c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e158:	6839      	ldr	r1, [r7, #0]
 800e15a:	6878      	ldr	r0, [r7, #4]
 800e15c:	f000 f9e7 	bl	800e52e <USBD_CtlError>
 800e160:	e004      	b.n	800e16c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e162:	6878      	ldr	r0, [r7, #4]
 800e164:	f000 fa9d 	bl	800e6a2 <USBD_CtlSendStatus>
 800e168:	e000      	b.n	800e16c <USBD_GetDescriptor+0x320>
    return;
 800e16a:	bf00      	nop
  }
}
 800e16c:	3710      	adds	r7, #16
 800e16e:	46bd      	mov	sp, r7
 800e170:	bd80      	pop	{r7, pc}
 800e172:	bf00      	nop

0800e174 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e174:	b580      	push	{r7, lr}
 800e176:	b084      	sub	sp, #16
 800e178:	af00      	add	r7, sp, #0
 800e17a:	6078      	str	r0, [r7, #4]
 800e17c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e17e:	683b      	ldr	r3, [r7, #0]
 800e180:	889b      	ldrh	r3, [r3, #4]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d131      	bne.n	800e1ea <USBD_SetAddress+0x76>
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	88db      	ldrh	r3, [r3, #6]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d12d      	bne.n	800e1ea <USBD_SetAddress+0x76>
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	885b      	ldrh	r3, [r3, #2]
 800e192:	2b7f      	cmp	r3, #127	@ 0x7f
 800e194:	d829      	bhi.n	800e1ea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	885b      	ldrh	r3, [r3, #2]
 800e19a:	b2db      	uxtb	r3, r3
 800e19c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e1a0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e1a8:	b2db      	uxtb	r3, r3
 800e1aa:	2b03      	cmp	r3, #3
 800e1ac:	d104      	bne.n	800e1b8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e1ae:	6839      	ldr	r1, [r7, #0]
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 f9bc 	bl	800e52e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1b6:	e01d      	b.n	800e1f4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	7bfa      	ldrb	r2, [r7, #15]
 800e1bc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e1c0:	7bfb      	ldrb	r3, [r7, #15]
 800e1c2:	4619      	mov	r1, r3
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f002 fe2d 	bl	8010e24 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e1ca:	6878      	ldr	r0, [r7, #4]
 800e1cc:	f000 fa69 	bl	800e6a2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e1d0:	7bfb      	ldrb	r3, [r7, #15]
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d004      	beq.n	800e1e0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	2202      	movs	r2, #2
 800e1da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1de:	e009      	b.n	800e1f4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	2201      	movs	r2, #1
 800e1e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e1e8:	e004      	b.n	800e1f4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e1ea:	6839      	ldr	r1, [r7, #0]
 800e1ec:	6878      	ldr	r0, [r7, #4]
 800e1ee:	f000 f99e 	bl	800e52e <USBD_CtlError>
  }
}
 800e1f2:	bf00      	nop
 800e1f4:	bf00      	nop
 800e1f6:	3710      	adds	r7, #16
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b084      	sub	sp, #16
 800e200:	af00      	add	r7, sp, #0
 800e202:	6078      	str	r0, [r7, #4]
 800e204:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e206:	2300      	movs	r3, #0
 800e208:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	885b      	ldrh	r3, [r3, #2]
 800e20e:	b2da      	uxtb	r2, r3
 800e210:	4b4e      	ldr	r3, [pc, #312]	@ (800e34c <USBD_SetConfig+0x150>)
 800e212:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e214:	4b4d      	ldr	r3, [pc, #308]	@ (800e34c <USBD_SetConfig+0x150>)
 800e216:	781b      	ldrb	r3, [r3, #0]
 800e218:	2b01      	cmp	r3, #1
 800e21a:	d905      	bls.n	800e228 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e21c:	6839      	ldr	r1, [r7, #0]
 800e21e:	6878      	ldr	r0, [r7, #4]
 800e220:	f000 f985 	bl	800e52e <USBD_CtlError>
    return USBD_FAIL;
 800e224:	2303      	movs	r3, #3
 800e226:	e08c      	b.n	800e342 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e22e:	b2db      	uxtb	r3, r3
 800e230:	2b02      	cmp	r3, #2
 800e232:	d002      	beq.n	800e23a <USBD_SetConfig+0x3e>
 800e234:	2b03      	cmp	r3, #3
 800e236:	d029      	beq.n	800e28c <USBD_SetConfig+0x90>
 800e238:	e075      	b.n	800e326 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e23a:	4b44      	ldr	r3, [pc, #272]	@ (800e34c <USBD_SetConfig+0x150>)
 800e23c:	781b      	ldrb	r3, [r3, #0]
 800e23e:	2b00      	cmp	r3, #0
 800e240:	d020      	beq.n	800e284 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e242:	4b42      	ldr	r3, [pc, #264]	@ (800e34c <USBD_SetConfig+0x150>)
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	461a      	mov	r2, r3
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e24c:	4b3f      	ldr	r3, [pc, #252]	@ (800e34c <USBD_SetConfig+0x150>)
 800e24e:	781b      	ldrb	r3, [r3, #0]
 800e250:	4619      	mov	r1, r3
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f7ff f80d 	bl	800d272 <USBD_SetClassConfig>
 800e258:	4603      	mov	r3, r0
 800e25a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e25c:	7bfb      	ldrb	r3, [r7, #15]
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d008      	beq.n	800e274 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e262:	6839      	ldr	r1, [r7, #0]
 800e264:	6878      	ldr	r0, [r7, #4]
 800e266:	f000 f962 	bl	800e52e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	2202      	movs	r2, #2
 800e26e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e272:	e065      	b.n	800e340 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e274:	6878      	ldr	r0, [r7, #4]
 800e276:	f000 fa14 	bl	800e6a2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	2203      	movs	r2, #3
 800e27e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e282:	e05d      	b.n	800e340 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e284:	6878      	ldr	r0, [r7, #4]
 800e286:	f000 fa0c 	bl	800e6a2 <USBD_CtlSendStatus>
      break;
 800e28a:	e059      	b.n	800e340 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e28c:	4b2f      	ldr	r3, [pc, #188]	@ (800e34c <USBD_SetConfig+0x150>)
 800e28e:	781b      	ldrb	r3, [r3, #0]
 800e290:	2b00      	cmp	r3, #0
 800e292:	d112      	bne.n	800e2ba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	2202      	movs	r2, #2
 800e298:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e29c:	4b2b      	ldr	r3, [pc, #172]	@ (800e34c <USBD_SetConfig+0x150>)
 800e29e:	781b      	ldrb	r3, [r3, #0]
 800e2a0:	461a      	mov	r2, r3
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e2a6:	4b29      	ldr	r3, [pc, #164]	@ (800e34c <USBD_SetConfig+0x150>)
 800e2a8:	781b      	ldrb	r3, [r3, #0]
 800e2aa:	4619      	mov	r1, r3
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f7fe fffc 	bl	800d2aa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e2b2:	6878      	ldr	r0, [r7, #4]
 800e2b4:	f000 f9f5 	bl	800e6a2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e2b8:	e042      	b.n	800e340 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e2ba:	4b24      	ldr	r3, [pc, #144]	@ (800e34c <USBD_SetConfig+0x150>)
 800e2bc:	781b      	ldrb	r3, [r3, #0]
 800e2be:	461a      	mov	r2, r3
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	685b      	ldr	r3, [r3, #4]
 800e2c4:	429a      	cmp	r2, r3
 800e2c6:	d02a      	beq.n	800e31e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	685b      	ldr	r3, [r3, #4]
 800e2cc:	b2db      	uxtb	r3, r3
 800e2ce:	4619      	mov	r1, r3
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f7fe ffea 	bl	800d2aa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e2d6:	4b1d      	ldr	r3, [pc, #116]	@ (800e34c <USBD_SetConfig+0x150>)
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	461a      	mov	r2, r3
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e2e0:	4b1a      	ldr	r3, [pc, #104]	@ (800e34c <USBD_SetConfig+0x150>)
 800e2e2:	781b      	ldrb	r3, [r3, #0]
 800e2e4:	4619      	mov	r1, r3
 800e2e6:	6878      	ldr	r0, [r7, #4]
 800e2e8:	f7fe ffc3 	bl	800d272 <USBD_SetClassConfig>
 800e2ec:	4603      	mov	r3, r0
 800e2ee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e2f0:	7bfb      	ldrb	r3, [r7, #15]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d00f      	beq.n	800e316 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e2f6:	6839      	ldr	r1, [r7, #0]
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 f918 	bl	800e52e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	685b      	ldr	r3, [r3, #4]
 800e302:	b2db      	uxtb	r3, r3
 800e304:	4619      	mov	r1, r3
 800e306:	6878      	ldr	r0, [r7, #4]
 800e308:	f7fe ffcf 	bl	800d2aa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	2202      	movs	r2, #2
 800e310:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e314:	e014      	b.n	800e340 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e316:	6878      	ldr	r0, [r7, #4]
 800e318:	f000 f9c3 	bl	800e6a2 <USBD_CtlSendStatus>
      break;
 800e31c:	e010      	b.n	800e340 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e31e:	6878      	ldr	r0, [r7, #4]
 800e320:	f000 f9bf 	bl	800e6a2 <USBD_CtlSendStatus>
      break;
 800e324:	e00c      	b.n	800e340 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e326:	6839      	ldr	r1, [r7, #0]
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 f900 	bl	800e52e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e32e:	4b07      	ldr	r3, [pc, #28]	@ (800e34c <USBD_SetConfig+0x150>)
 800e330:	781b      	ldrb	r3, [r3, #0]
 800e332:	4619      	mov	r1, r3
 800e334:	6878      	ldr	r0, [r7, #4]
 800e336:	f7fe ffb8 	bl	800d2aa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e33a:	2303      	movs	r3, #3
 800e33c:	73fb      	strb	r3, [r7, #15]
      break;
 800e33e:	bf00      	nop
  }

  return ret;
 800e340:	7bfb      	ldrb	r3, [r7, #15]
}
 800e342:	4618      	mov	r0, r3
 800e344:	3710      	adds	r7, #16
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}
 800e34a:	bf00      	nop
 800e34c:	240001ac 	.word	0x240001ac

0800e350 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e350:	b580      	push	{r7, lr}
 800e352:	b082      	sub	sp, #8
 800e354:	af00      	add	r7, sp, #0
 800e356:	6078      	str	r0, [r7, #4]
 800e358:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e35a:	683b      	ldr	r3, [r7, #0]
 800e35c:	88db      	ldrh	r3, [r3, #6]
 800e35e:	2b01      	cmp	r3, #1
 800e360:	d004      	beq.n	800e36c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e362:	6839      	ldr	r1, [r7, #0]
 800e364:	6878      	ldr	r0, [r7, #4]
 800e366:	f000 f8e2 	bl	800e52e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e36a:	e023      	b.n	800e3b4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e372:	b2db      	uxtb	r3, r3
 800e374:	2b02      	cmp	r3, #2
 800e376:	dc02      	bgt.n	800e37e <USBD_GetConfig+0x2e>
 800e378:	2b00      	cmp	r3, #0
 800e37a:	dc03      	bgt.n	800e384 <USBD_GetConfig+0x34>
 800e37c:	e015      	b.n	800e3aa <USBD_GetConfig+0x5a>
 800e37e:	2b03      	cmp	r3, #3
 800e380:	d00b      	beq.n	800e39a <USBD_GetConfig+0x4a>
 800e382:	e012      	b.n	800e3aa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	2200      	movs	r2, #0
 800e388:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	3308      	adds	r3, #8
 800e38e:	2201      	movs	r2, #1
 800e390:	4619      	mov	r1, r3
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f000 f948 	bl	800e628 <USBD_CtlSendData>
        break;
 800e398:	e00c      	b.n	800e3b4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e39a:	687b      	ldr	r3, [r7, #4]
 800e39c:	3304      	adds	r3, #4
 800e39e:	2201      	movs	r2, #1
 800e3a0:	4619      	mov	r1, r3
 800e3a2:	6878      	ldr	r0, [r7, #4]
 800e3a4:	f000 f940 	bl	800e628 <USBD_CtlSendData>
        break;
 800e3a8:	e004      	b.n	800e3b4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e3aa:	6839      	ldr	r1, [r7, #0]
 800e3ac:	6878      	ldr	r0, [r7, #4]
 800e3ae:	f000 f8be 	bl	800e52e <USBD_CtlError>
        break;
 800e3b2:	bf00      	nop
}
 800e3b4:	bf00      	nop
 800e3b6:	3708      	adds	r7, #8
 800e3b8:	46bd      	mov	sp, r7
 800e3ba:	bd80      	pop	{r7, pc}

0800e3bc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b082      	sub	sp, #8
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	6078      	str	r0, [r7, #4]
 800e3c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3cc:	b2db      	uxtb	r3, r3
 800e3ce:	3b01      	subs	r3, #1
 800e3d0:	2b02      	cmp	r3, #2
 800e3d2:	d81e      	bhi.n	800e412 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e3d4:	683b      	ldr	r3, [r7, #0]
 800e3d6:	88db      	ldrh	r3, [r3, #6]
 800e3d8:	2b02      	cmp	r3, #2
 800e3da:	d004      	beq.n	800e3e6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e3dc:	6839      	ldr	r1, [r7, #0]
 800e3de:	6878      	ldr	r0, [r7, #4]
 800e3e0:	f000 f8a5 	bl	800e52e <USBD_CtlError>
        break;
 800e3e4:	e01a      	b.n	800e41c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	2201      	movs	r2, #1
 800e3ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d005      	beq.n	800e402 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	68db      	ldr	r3, [r3, #12]
 800e3fa:	f043 0202 	orr.w	r2, r3, #2
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	330c      	adds	r3, #12
 800e406:	2202      	movs	r2, #2
 800e408:	4619      	mov	r1, r3
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	f000 f90c 	bl	800e628 <USBD_CtlSendData>
      break;
 800e410:	e004      	b.n	800e41c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e412:	6839      	ldr	r1, [r7, #0]
 800e414:	6878      	ldr	r0, [r7, #4]
 800e416:	f000 f88a 	bl	800e52e <USBD_CtlError>
      break;
 800e41a:	bf00      	nop
  }
}
 800e41c:	bf00      	nop
 800e41e:	3708      	adds	r7, #8
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}

0800e424 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b082      	sub	sp, #8
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
 800e42c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e42e:	683b      	ldr	r3, [r7, #0]
 800e430:	885b      	ldrh	r3, [r3, #2]
 800e432:	2b01      	cmp	r3, #1
 800e434:	d107      	bne.n	800e446 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e436:	687b      	ldr	r3, [r7, #4]
 800e438:	2201      	movs	r2, #1
 800e43a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e43e:	6878      	ldr	r0, [r7, #4]
 800e440:	f000 f92f 	bl	800e6a2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e444:	e013      	b.n	800e46e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	885b      	ldrh	r3, [r3, #2]
 800e44a:	2b02      	cmp	r3, #2
 800e44c:	d10b      	bne.n	800e466 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e44e:	683b      	ldr	r3, [r7, #0]
 800e450:	889b      	ldrh	r3, [r3, #4]
 800e452:	0a1b      	lsrs	r3, r3, #8
 800e454:	b29b      	uxth	r3, r3
 800e456:	b2da      	uxtb	r2, r3
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f000 f91f 	bl	800e6a2 <USBD_CtlSendStatus>
}
 800e464:	e003      	b.n	800e46e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e466:	6839      	ldr	r1, [r7, #0]
 800e468:	6878      	ldr	r0, [r7, #4]
 800e46a:	f000 f860 	bl	800e52e <USBD_CtlError>
}
 800e46e:	bf00      	nop
 800e470:	3708      	adds	r7, #8
 800e472:	46bd      	mov	sp, r7
 800e474:	bd80      	pop	{r7, pc}

0800e476 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e476:	b580      	push	{r7, lr}
 800e478:	b082      	sub	sp, #8
 800e47a:	af00      	add	r7, sp, #0
 800e47c:	6078      	str	r0, [r7, #4]
 800e47e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e486:	b2db      	uxtb	r3, r3
 800e488:	3b01      	subs	r3, #1
 800e48a:	2b02      	cmp	r3, #2
 800e48c:	d80b      	bhi.n	800e4a6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e48e:	683b      	ldr	r3, [r7, #0]
 800e490:	885b      	ldrh	r3, [r3, #2]
 800e492:	2b01      	cmp	r3, #1
 800e494:	d10c      	bne.n	800e4b0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	2200      	movs	r2, #0
 800e49a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e49e:	6878      	ldr	r0, [r7, #4]
 800e4a0:	f000 f8ff 	bl	800e6a2 <USBD_CtlSendStatus>
      }
      break;
 800e4a4:	e004      	b.n	800e4b0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e4a6:	6839      	ldr	r1, [r7, #0]
 800e4a8:	6878      	ldr	r0, [r7, #4]
 800e4aa:	f000 f840 	bl	800e52e <USBD_CtlError>
      break;
 800e4ae:	e000      	b.n	800e4b2 <USBD_ClrFeature+0x3c>
      break;
 800e4b0:	bf00      	nop
  }
}
 800e4b2:	bf00      	nop
 800e4b4:	3708      	adds	r7, #8
 800e4b6:	46bd      	mov	sp, r7
 800e4b8:	bd80      	pop	{r7, pc}

0800e4ba <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e4ba:	b580      	push	{r7, lr}
 800e4bc:	b084      	sub	sp, #16
 800e4be:	af00      	add	r7, sp, #0
 800e4c0:	6078      	str	r0, [r7, #4]
 800e4c2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	781a      	ldrb	r2, [r3, #0]
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	3301      	adds	r3, #1
 800e4d4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e4d6:	68fb      	ldr	r3, [r7, #12]
 800e4d8:	781a      	ldrb	r2, [r3, #0]
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e4e4:	68f8      	ldr	r0, [r7, #12]
 800e4e6:	f7ff fa16 	bl	800d916 <SWAPBYTE>
 800e4ea:	4603      	mov	r3, r0
 800e4ec:	461a      	mov	r2, r3
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	3301      	adds	r3, #1
 800e4f6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	3301      	adds	r3, #1
 800e4fc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e4fe:	68f8      	ldr	r0, [r7, #12]
 800e500:	f7ff fa09 	bl	800d916 <SWAPBYTE>
 800e504:	4603      	mov	r3, r0
 800e506:	461a      	mov	r2, r3
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	3301      	adds	r3, #1
 800e510:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e512:	68fb      	ldr	r3, [r7, #12]
 800e514:	3301      	adds	r3, #1
 800e516:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e518:	68f8      	ldr	r0, [r7, #12]
 800e51a:	f7ff f9fc 	bl	800d916 <SWAPBYTE>
 800e51e:	4603      	mov	r3, r0
 800e520:	461a      	mov	r2, r3
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	80da      	strh	r2, [r3, #6]
}
 800e526:	bf00      	nop
 800e528:	3710      	adds	r7, #16
 800e52a:	46bd      	mov	sp, r7
 800e52c:	bd80      	pop	{r7, pc}

0800e52e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e52e:	b580      	push	{r7, lr}
 800e530:	b082      	sub	sp, #8
 800e532:	af00      	add	r7, sp, #0
 800e534:	6078      	str	r0, [r7, #4]
 800e536:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e538:	2180      	movs	r1, #128	@ 0x80
 800e53a:	6878      	ldr	r0, [r7, #4]
 800e53c:	f002 fc08 	bl	8010d50 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e540:	2100      	movs	r1, #0
 800e542:	6878      	ldr	r0, [r7, #4]
 800e544:	f002 fc04 	bl	8010d50 <USBD_LL_StallEP>
}
 800e548:	bf00      	nop
 800e54a:	3708      	adds	r7, #8
 800e54c:	46bd      	mov	sp, r7
 800e54e:	bd80      	pop	{r7, pc}

0800e550 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b086      	sub	sp, #24
 800e554:	af00      	add	r7, sp, #0
 800e556:	60f8      	str	r0, [r7, #12]
 800e558:	60b9      	str	r1, [r7, #8]
 800e55a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e55c:	2300      	movs	r3, #0
 800e55e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d042      	beq.n	800e5ec <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e56a:	6938      	ldr	r0, [r7, #16]
 800e56c:	f000 f842 	bl	800e5f4 <USBD_GetLen>
 800e570:	4603      	mov	r3, r0
 800e572:	3301      	adds	r3, #1
 800e574:	005b      	lsls	r3, r3, #1
 800e576:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e57a:	d808      	bhi.n	800e58e <USBD_GetString+0x3e>
 800e57c:	6938      	ldr	r0, [r7, #16]
 800e57e:	f000 f839 	bl	800e5f4 <USBD_GetLen>
 800e582:	4603      	mov	r3, r0
 800e584:	3301      	adds	r3, #1
 800e586:	b29b      	uxth	r3, r3
 800e588:	005b      	lsls	r3, r3, #1
 800e58a:	b29a      	uxth	r2, r3
 800e58c:	e001      	b.n	800e592 <USBD_GetString+0x42>
 800e58e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e596:	7dfb      	ldrb	r3, [r7, #23]
 800e598:	68ba      	ldr	r2, [r7, #8]
 800e59a:	4413      	add	r3, r2
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	7812      	ldrb	r2, [r2, #0]
 800e5a0:	701a      	strb	r2, [r3, #0]
  idx++;
 800e5a2:	7dfb      	ldrb	r3, [r7, #23]
 800e5a4:	3301      	adds	r3, #1
 800e5a6:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e5a8:	7dfb      	ldrb	r3, [r7, #23]
 800e5aa:	68ba      	ldr	r2, [r7, #8]
 800e5ac:	4413      	add	r3, r2
 800e5ae:	2203      	movs	r2, #3
 800e5b0:	701a      	strb	r2, [r3, #0]
  idx++;
 800e5b2:	7dfb      	ldrb	r3, [r7, #23]
 800e5b4:	3301      	adds	r3, #1
 800e5b6:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e5b8:	e013      	b.n	800e5e2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e5ba:	7dfb      	ldrb	r3, [r7, #23]
 800e5bc:	68ba      	ldr	r2, [r7, #8]
 800e5be:	4413      	add	r3, r2
 800e5c0:	693a      	ldr	r2, [r7, #16]
 800e5c2:	7812      	ldrb	r2, [r2, #0]
 800e5c4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e5c6:	693b      	ldr	r3, [r7, #16]
 800e5c8:	3301      	adds	r3, #1
 800e5ca:	613b      	str	r3, [r7, #16]
    idx++;
 800e5cc:	7dfb      	ldrb	r3, [r7, #23]
 800e5ce:	3301      	adds	r3, #1
 800e5d0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e5d2:	7dfb      	ldrb	r3, [r7, #23]
 800e5d4:	68ba      	ldr	r2, [r7, #8]
 800e5d6:	4413      	add	r3, r2
 800e5d8:	2200      	movs	r2, #0
 800e5da:	701a      	strb	r2, [r3, #0]
    idx++;
 800e5dc:	7dfb      	ldrb	r3, [r7, #23]
 800e5de:	3301      	adds	r3, #1
 800e5e0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e5e2:	693b      	ldr	r3, [r7, #16]
 800e5e4:	781b      	ldrb	r3, [r3, #0]
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d1e7      	bne.n	800e5ba <USBD_GetString+0x6a>
 800e5ea:	e000      	b.n	800e5ee <USBD_GetString+0x9e>
    return;
 800e5ec:	bf00      	nop
  }
}
 800e5ee:	3718      	adds	r7, #24
 800e5f0:	46bd      	mov	sp, r7
 800e5f2:	bd80      	pop	{r7, pc}

0800e5f4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e5f4:	b480      	push	{r7}
 800e5f6:	b085      	sub	sp, #20
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e604:	e005      	b.n	800e612 <USBD_GetLen+0x1e>
  {
    len++;
 800e606:	7bfb      	ldrb	r3, [r7, #15]
 800e608:	3301      	adds	r3, #1
 800e60a:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e60c:	68bb      	ldr	r3, [r7, #8]
 800e60e:	3301      	adds	r3, #1
 800e610:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e612:	68bb      	ldr	r3, [r7, #8]
 800e614:	781b      	ldrb	r3, [r3, #0]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d1f5      	bne.n	800e606 <USBD_GetLen+0x12>
  }

  return len;
 800e61a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3714      	adds	r7, #20
 800e620:	46bd      	mov	sp, r7
 800e622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e626:	4770      	bx	lr

0800e628 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b084      	sub	sp, #16
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	60f8      	str	r0, [r7, #12]
 800e630:	60b9      	str	r1, [r7, #8]
 800e632:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	2202      	movs	r2, #2
 800e638:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	687a      	ldr	r2, [r7, #4]
 800e640:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800e642:	68fb      	ldr	r3, [r7, #12]
 800e644:	687a      	ldr	r2, [r7, #4]
 800e646:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	68ba      	ldr	r2, [r7, #8]
 800e64c:	2100      	movs	r1, #0
 800e64e:	68f8      	ldr	r0, [r7, #12]
 800e650:	f002 fc07 	bl	8010e62 <USBD_LL_Transmit>

  return USBD_OK;
 800e654:	2300      	movs	r3, #0
}
 800e656:	4618      	mov	r0, r3
 800e658:	3710      	adds	r7, #16
 800e65a:	46bd      	mov	sp, r7
 800e65c:	bd80      	pop	{r7, pc}

0800e65e <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800e65e:	b580      	push	{r7, lr}
 800e660:	b084      	sub	sp, #16
 800e662:	af00      	add	r7, sp, #0
 800e664:	60f8      	str	r0, [r7, #12]
 800e666:	60b9      	str	r1, [r7, #8]
 800e668:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	68ba      	ldr	r2, [r7, #8]
 800e66e:	2100      	movs	r1, #0
 800e670:	68f8      	ldr	r0, [r7, #12]
 800e672:	f002 fbf6 	bl	8010e62 <USBD_LL_Transmit>

  return USBD_OK;
 800e676:	2300      	movs	r3, #0
}
 800e678:	4618      	mov	r0, r3
 800e67a:	3710      	adds	r7, #16
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	af00      	add	r7, sp, #0
 800e686:	60f8      	str	r0, [r7, #12]
 800e688:	60b9      	str	r1, [r7, #8]
 800e68a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	68ba      	ldr	r2, [r7, #8]
 800e690:	2100      	movs	r1, #0
 800e692:	68f8      	ldr	r0, [r7, #12]
 800e694:	f002 fc06 	bl	8010ea4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e698:	2300      	movs	r3, #0
}
 800e69a:	4618      	mov	r0, r3
 800e69c:	3710      	adds	r7, #16
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}

0800e6a2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e6a2:	b580      	push	{r7, lr}
 800e6a4:	b082      	sub	sp, #8
 800e6a6:	af00      	add	r7, sp, #0
 800e6a8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2204      	movs	r2, #4
 800e6ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	2100      	movs	r1, #0
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f002 fbd2 	bl	8010e62 <USBD_LL_Transmit>

  return USBD_OK;
 800e6be:	2300      	movs	r3, #0
}
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	3708      	adds	r7, #8
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}

0800e6c8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b082      	sub	sp, #8
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	2205      	movs	r2, #5
 800e6d4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e6d8:	2300      	movs	r3, #0
 800e6da:	2200      	movs	r2, #0
 800e6dc:	2100      	movs	r1, #0
 800e6de:	6878      	ldr	r0, [r7, #4]
 800e6e0:	f002 fbe0 	bl	8010ea4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e6e4:	2300      	movs	r3, #0
}
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	3708      	adds	r7, #8
 800e6ea:	46bd      	mov	sp, r7
 800e6ec:	bd80      	pop	{r7, pc}
	...

0800e6f0 <AudioIn_Init>:
static volatile uint32_t audio_in_latest_half = 0;
static volatile bool audio_in_has_block = false;
static SAI_HandleTypeDef *audio_in_sai = NULL;

void AudioIn_Init(SAI_HandleTypeDef *hsai)
{
 800e6f0:	b580      	push	{r7, lr}
 800e6f2:	b082      	sub	sp, #8
 800e6f4:	af00      	add	r7, sp, #0
 800e6f6:	6078      	str	r0, [r7, #4]
  audio_in_sai = hsai;
 800e6f8:	4a0c      	ldr	r2, [pc, #48]	@ (800e72c <AudioIn_Init+0x3c>)
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	6013      	str	r3, [r2, #0]
  audio_in_half_events = 0;
 800e6fe:	4b0c      	ldr	r3, [pc, #48]	@ (800e730 <AudioIn_Init+0x40>)
 800e700:	2200      	movs	r2, #0
 800e702:	601a      	str	r2, [r3, #0]
  audio_in_full_events = 0;
 800e704:	4b0b      	ldr	r3, [pc, #44]	@ (800e734 <AudioIn_Init+0x44>)
 800e706:	2200      	movs	r2, #0
 800e708:	601a      	str	r2, [r3, #0]
  audio_in_latest_half = 0;
 800e70a:	4b0b      	ldr	r3, [pc, #44]	@ (800e738 <AudioIn_Init+0x48>)
 800e70c:	2200      	movs	r2, #0
 800e70e:	601a      	str	r2, [r3, #0]
  audio_in_has_block = false;
 800e710:	4b0a      	ldr	r3, [pc, #40]	@ (800e73c <AudioIn_Init+0x4c>)
 800e712:	2200      	movs	r2, #0
 800e714:	701a      	strb	r2, [r3, #0]
  memset(audio_in_buffer, 0, sizeof(audio_in_buffer));
 800e716:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800e71a:	2100      	movs	r1, #0
 800e71c:	4808      	ldr	r0, [pc, #32]	@ (800e740 <AudioIn_Init+0x50>)
 800e71e:	f002 fd99 	bl	8011254 <memset>
}
 800e722:	bf00      	nop
 800e724:	3708      	adds	r7, #8
 800e726:	46bd      	mov	sp, r7
 800e728:	bd80      	pop	{r7, pc}
 800e72a:	bf00      	nop
 800e72c:	240041c0 	.word	0x240041c0
 800e730:	240041b0 	.word	0x240041b0
 800e734:	240041b4 	.word	0x240041b4
 800e738:	240041b8 	.word	0x240041b8
 800e73c:	240041bc 	.word	0x240041bc
 800e740:	240001b0 	.word	0x240001b0

0800e744 <AudioIn_ProcessHalf>:

void AudioIn_ProcessHalf(void)
{
 800e744:	b480      	push	{r7}
 800e746:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800e748:	4b0a      	ldr	r3, [pc, #40]	@ (800e774 <AudioIn_ProcessHalf+0x30>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d00b      	beq.n	800e768 <AudioIn_ProcessHalf+0x24>
  {
    return;
  }

  /* Half-transfer complete: DMA moves on to the second half. */
  audio_in_latest_half = 0;
 800e750:	4b09      	ldr	r3, [pc, #36]	@ (800e778 <AudioIn_ProcessHalf+0x34>)
 800e752:	2200      	movs	r2, #0
 800e754:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800e756:	4b09      	ldr	r3, [pc, #36]	@ (800e77c <AudioIn_ProcessHalf+0x38>)
 800e758:	2201      	movs	r2, #1
 800e75a:	701a      	strb	r2, [r3, #0]
  audio_in_half_events++;
 800e75c:	4b08      	ldr	r3, [pc, #32]	@ (800e780 <AudioIn_ProcessHalf+0x3c>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	3301      	adds	r3, #1
 800e762:	4a07      	ldr	r2, [pc, #28]	@ (800e780 <AudioIn_ProcessHalf+0x3c>)
 800e764:	6013      	str	r3, [r2, #0]
 800e766:	e000      	b.n	800e76a <AudioIn_ProcessHalf+0x26>
    return;
 800e768:	bf00      	nop
}
 800e76a:	46bd      	mov	sp, r7
 800e76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e770:	4770      	bx	lr
 800e772:	bf00      	nop
 800e774:	240041c0 	.word	0x240041c0
 800e778:	240041b8 	.word	0x240041b8
 800e77c:	240041bc 	.word	0x240041bc
 800e780:	240041b0 	.word	0x240041b0

0800e784 <AudioIn_ProcessFull>:

void AudioIn_ProcessFull(void)
{
 800e784:	b480      	push	{r7}
 800e786:	af00      	add	r7, sp, #0
  if (audio_in_sai == NULL)
 800e788:	4b0a      	ldr	r3, [pc, #40]	@ (800e7b4 <AudioIn_ProcessFull+0x30>)
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d00b      	beq.n	800e7a8 <AudioIn_ProcessFull+0x24>
  {
    return;
  }

  /* Full-transfer complete: DMA wraps to the first half. */
  audio_in_latest_half = 1;
 800e790:	4b09      	ldr	r3, [pc, #36]	@ (800e7b8 <AudioIn_ProcessFull+0x34>)
 800e792:	2201      	movs	r2, #1
 800e794:	601a      	str	r2, [r3, #0]
  audio_in_has_block = true;
 800e796:	4b09      	ldr	r3, [pc, #36]	@ (800e7bc <AudioIn_ProcessFull+0x38>)
 800e798:	2201      	movs	r2, #1
 800e79a:	701a      	strb	r2, [r3, #0]
  audio_in_full_events++;
 800e79c:	4b08      	ldr	r3, [pc, #32]	@ (800e7c0 <AudioIn_ProcessFull+0x3c>)
 800e79e:	681b      	ldr	r3, [r3, #0]
 800e7a0:	3301      	adds	r3, #1
 800e7a2:	4a07      	ldr	r2, [pc, #28]	@ (800e7c0 <AudioIn_ProcessFull+0x3c>)
 800e7a4:	6013      	str	r3, [r2, #0]
 800e7a6:	e000      	b.n	800e7aa <AudioIn_ProcessFull+0x26>
    return;
 800e7a8:	bf00      	nop
}
 800e7aa:	46bd      	mov	sp, r7
 800e7ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b0:	4770      	bx	lr
 800e7b2:	bf00      	nop
 800e7b4:	240041c0 	.word	0x240041c0
 800e7b8:	240041b8 	.word	0x240041b8
 800e7bc:	240041bc 	.word	0x240041bc
 800e7c0:	240041b4 	.word	0x240041b4

0800e7c4 <AudioIn_DebugDump>:

void AudioIn_DebugDump(void)
{
 800e7c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7c6:	b0c5      	sub	sp, #276	@ 0x114
 800e7c8:	af08      	add	r7, sp, #32
  char buf[200];

  const char *header = "\r\n--- TDM8 RX DUMP ---\r\n";
 800e7ca:	4b51      	ldr	r3, [pc, #324]	@ (800e910 <AudioIn_DebugDump+0x14c>)
 800e7cc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800e7d0:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 800e7d4:	f7f1 fd84 	bl	80002e0 <strlen>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	b29a      	uxth	r2, r3
 800e7dc:	2364      	movs	r3, #100	@ 0x64
 800e7de:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800e7e2:	484c      	ldr	r0, [pc, #304]	@ (800e914 <AudioIn_DebugDump+0x150>)
 800e7e4:	f7fb fee8 	bl	800a5b8 <HAL_UART_Transmit>

  const int32_t *block = AudioIn_GetLatestBlock();
 800e7e8:	f000 f8a4 	bl	800e934 <AudioIn_GetLatestBlock>
 800e7ec:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

  if (block == NULL)
 800e7f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d10f      	bne.n	800e818 <AudioIn_DebugDump+0x54>
  {
    const char *no_data = "No completed RX block available.\r\n";
 800e7f8:	4b47      	ldr	r3, [pc, #284]	@ (800e918 <AudioIn_DebugDump+0x154>)
 800e7fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_UART_Transmit(&huart1, (uint8_t *)no_data, (uint16_t)strlen(no_data), 100);
 800e7fe:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 800e802:	f7f1 fd6d 	bl	80002e0 <strlen>
 800e806:	4603      	mov	r3, r0
 800e808:	b29a      	uxth	r2, r3
 800e80a:	2364      	movs	r3, #100	@ 0x64
 800e80c:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 800e810:	4840      	ldr	r0, [pc, #256]	@ (800e914 <AudioIn_DebugDump+0x150>)
 800e812:	f7fb fed1 	bl	800a5b8 <HAL_UART_Transmit>
 800e816:	e077      	b.n	800e908 <AudioIn_DebugDump+0x144>
    return;
  }

  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800e818:	2300      	movs	r3, #0
 800e81a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e81e:	e06f      	b.n	800e900 <AudioIn_DebugDump+0x13c>
  {
    uint32_t idx = frame * AUDIO_IN_WORDS_PER_FRAME;
 800e820:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e824:	00db      	lsls	r3, r3, #3
 800e826:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    snprintf(buf, sizeof(buf),
             "F%02lu: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             (unsigned long)frame,
             (unsigned long)block[idx + 0],
 800e82a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e82e:	009b      	lsls	r3, r3, #2
 800e830:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e834:	4413      	add	r3, r2
 800e836:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e838:	4619      	mov	r1, r3
             (unsigned long)block[idx + 1],
 800e83a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e83e:	3301      	adds	r3, #1
 800e840:	009b      	lsls	r3, r3, #2
 800e842:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e846:	4413      	add	r3, r2
 800e848:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e84a:	461c      	mov	r4, r3
             (unsigned long)block[idx + 2],
 800e84c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e850:	3302      	adds	r3, #2
 800e852:	009b      	lsls	r3, r3, #2
 800e854:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e858:	4413      	add	r3, r2
 800e85a:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e85c:	461d      	mov	r5, r3
             (unsigned long)block[idx + 3],
 800e85e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e862:	3303      	adds	r3, #3
 800e864:	009b      	lsls	r3, r3, #2
 800e866:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e86a:	4413      	add	r3, r2
 800e86c:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e86e:	461e      	mov	r6, r3
             (unsigned long)block[idx + 4],
 800e870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e874:	3304      	adds	r3, #4
 800e876:	009b      	lsls	r3, r3, #2
 800e878:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e87c:	4413      	add	r3, r2
 800e87e:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e880:	60fb      	str	r3, [r7, #12]
             (unsigned long)block[idx + 5],
 800e882:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e886:	3305      	adds	r3, #5
 800e888:	009b      	lsls	r3, r3, #2
 800e88a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e88e:	4413      	add	r3, r2
 800e890:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e892:	60bb      	str	r3, [r7, #8]
             (unsigned long)block[idx + 6],
 800e894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e898:	3306      	adds	r3, #6
 800e89a:	009b      	lsls	r3, r3, #2
 800e89c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e8a0:	4413      	add	r3, r2
 800e8a2:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e8a4:	607b      	str	r3, [r7, #4]
             (unsigned long)block[idx + 7]);
 800e8a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e8aa:	3307      	adds	r3, #7
 800e8ac:	009b      	lsls	r3, r3, #2
 800e8ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e8b2:	4413      	add	r3, r2
 800e8b4:	681b      	ldr	r3, [r3, #0]
    snprintf(buf, sizeof(buf),
 800e8b6:	f107 0014 	add.w	r0, r7, #20
 800e8ba:	9307      	str	r3, [sp, #28]
 800e8bc:	687a      	ldr	r2, [r7, #4]
 800e8be:	9206      	str	r2, [sp, #24]
 800e8c0:	68ba      	ldr	r2, [r7, #8]
 800e8c2:	9205      	str	r2, [sp, #20]
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	9304      	str	r3, [sp, #16]
 800e8c8:	9603      	str	r6, [sp, #12]
 800e8ca:	9502      	str	r5, [sp, #8]
 800e8cc:	9401      	str	r4, [sp, #4]
 800e8ce:	9100      	str	r1, [sp, #0]
 800e8d0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e8d4:	4a11      	ldr	r2, [pc, #68]	@ (800e91c <AudioIn_DebugDump+0x158>)
 800e8d6:	21c8      	movs	r1, #200	@ 0xc8
 800e8d8:	f002 fc86 	bl	80111e8 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800e8dc:	f107 0314 	add.w	r3, r7, #20
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	f7f1 fcfd 	bl	80002e0 <strlen>
 800e8e6:	4603      	mov	r3, r0
 800e8e8:	b29a      	uxth	r2, r3
 800e8ea:	f107 0114 	add.w	r1, r7, #20
 800e8ee:	2364      	movs	r3, #100	@ 0x64
 800e8f0:	4808      	ldr	r0, [pc, #32]	@ (800e914 <AudioIn_DebugDump+0x150>)
 800e8f2:	f7fb fe61 	bl	800a5b8 <HAL_UART_Transmit>
  for (uint32_t frame = 0; frame < AUDIO_IN_DUMP_FRAMES; ++frame)
 800e8f6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e8fa:	3301      	adds	r3, #1
 800e8fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e900:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800e904:	2b07      	cmp	r3, #7
 800e906:	d98b      	bls.n	800e820 <AudioIn_DebugDump+0x5c>
  }
}
 800e908:	37f4      	adds	r7, #244	@ 0xf4
 800e90a:	46bd      	mov	sp, r7
 800e90c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e90e:	bf00      	nop
 800e910:	08011b68 	.word	0x08011b68
 800e914:	240088b4 	.word	0x240088b4
 800e918:	08011b84 	.word	0x08011b84
 800e91c:	08011ba8 	.word	0x08011ba8

0800e920 <AudioIn_GetBuffer>:

int32_t *AudioIn_GetBuffer(void)
{
 800e920:	b480      	push	{r7}
 800e922:	af00      	add	r7, sp, #0
  return audio_in_buffer;
 800e924:	4b02      	ldr	r3, [pc, #8]	@ (800e930 <AudioIn_GetBuffer+0x10>)
}
 800e926:	4618      	mov	r0, r3
 800e928:	46bd      	mov	sp, r7
 800e92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e92e:	4770      	bx	lr
 800e930:	240001b0 	.word	0x240001b0

0800e934 <AudioIn_GetLatestBlock>:

const int32_t *AudioIn_GetLatestBlock(void)
{
 800e934:	b480      	push	{r7}
 800e936:	b083      	sub	sp, #12
 800e938:	af00      	add	r7, sp, #0
  if (!audio_in_has_block)
 800e93a:	4b0c      	ldr	r3, [pc, #48]	@ (800e96c <AudioIn_GetLatestBlock+0x38>)
 800e93c:	781b      	ldrb	r3, [r3, #0]
 800e93e:	b2db      	uxtb	r3, r3
 800e940:	f083 0301 	eor.w	r3, r3, #1
 800e944:	b2db      	uxtb	r3, r3
 800e946:	2b00      	cmp	r3, #0
 800e948:	d001      	beq.n	800e94e <AudioIn_GetLatestBlock+0x1a>
  {
    return NULL;
 800e94a:	2300      	movs	r3, #0
 800e94c:	e007      	b.n	800e95e <AudioIn_GetLatestBlock+0x2a>
  }

  uint32_t offset = audio_in_latest_half * (AUDIO_IN_FRAMES_PER_HALF * AUDIO_IN_WORDS_PER_FRAME);
 800e94e:	4b08      	ldr	r3, [pc, #32]	@ (800e970 <AudioIn_GetLatestBlock+0x3c>)
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	02db      	lsls	r3, r3, #11
 800e954:	607b      	str	r3, [r7, #4]
  return &audio_in_buffer[offset];
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	009b      	lsls	r3, r3, #2
 800e95a:	4a06      	ldr	r2, [pc, #24]	@ (800e974 <AudioIn_GetLatestBlock+0x40>)
 800e95c:	4413      	add	r3, r2
}
 800e95e:	4618      	mov	r0, r3
 800e960:	370c      	adds	r7, #12
 800e962:	46bd      	mov	sp, r7
 800e964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e968:	4770      	bx	lr
 800e96a:	bf00      	nop
 800e96c:	240041bc 	.word	0x240041bc
 800e970:	240041b8 	.word	0x240041b8
 800e974:	240001b0 	.word	0x240001b0

0800e978 <AudioIn_GetBufferSamples>:

uint32_t AudioIn_GetBufferSamples(void)
{
 800e978:	b480      	push	{r7}
 800e97a:	af00      	add	r7, sp, #0
  return AUDIO_IN_BUFFER_SAMPLES;
 800e97c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
}
 800e980:	4618      	mov	r0, r3
 800e982:	46bd      	mov	sp, r7
 800e984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e988:	4770      	bx	lr
	...

0800e98c <AudioIn_GetHalfEvents>:

uint32_t AudioIn_GetHalfEvents(void)
{
 800e98c:	b480      	push	{r7}
 800e98e:	af00      	add	r7, sp, #0
  return audio_in_half_events;
 800e990:	4b03      	ldr	r3, [pc, #12]	@ (800e9a0 <AudioIn_GetHalfEvents+0x14>)
 800e992:	681b      	ldr	r3, [r3, #0]
}
 800e994:	4618      	mov	r0, r3
 800e996:	46bd      	mov	sp, r7
 800e998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e99c:	4770      	bx	lr
 800e99e:	bf00      	nop
 800e9a0:	240041b0 	.word	0x240041b0

0800e9a4 <AudioIn_GetFullEvents>:

uint32_t AudioIn_GetFullEvents(void)
{
 800e9a4:	b480      	push	{r7}
 800e9a6:	af00      	add	r7, sp, #0
  return audio_in_full_events;
 800e9a8:	4b03      	ldr	r3, [pc, #12]	@ (800e9b8 <AudioIn_GetFullEvents+0x14>)
 800e9aa:	681b      	ldr	r3, [r3, #0]
}
 800e9ac:	4618      	mov	r0, r3
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9b4:	4770      	bx	lr
 800e9b6:	bf00      	nop
 800e9b8:	240041b4 	.word	0x240041b4

0800e9bc <audio_out_fill_samples>:
  -14732, -14010, -13279, -12539, -11793, -11039, -10278, -9512, -8739,
  -7962, -7179, -6393, -5602, -4808, -4011, -3212, -2410, -1608, -804
};

static void audio_out_fill_samples(uint32_t frame_offset, uint32_t frame_count)
{
 800e9bc:	b580      	push	{r7, lr}
 800e9be:	b08e      	sub	sp, #56	@ 0x38
 800e9c0:	af00      	add	r7, sp, #0
 800e9c2:	6078      	str	r0, [r7, #4]
 800e9c4:	6039      	str	r1, [r7, #0]
  uint32_t index = frame_offset * AUDIO_OUT_WORDS_PER_FRAME;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	00db      	lsls	r3, r3, #3
 800e9ca:	637b      	str	r3, [r7, #52]	@ 0x34
  const int32_t *audio_in_block = AudioIn_GetLatestBlock();
 800e9cc:	f7ff ffb2 	bl	800e934 <AudioIn_GetLatestBlock>
 800e9d0:	61f8      	str	r0, [r7, #28]

  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	633b      	str	r3, [r7, #48]	@ 0x30
 800e9d6:	e070      	b.n	800eaba <audio_out_fill_samples+0xfe>
  {
    if (audio_test_sine_enable)
 800e9d8:	4b3c      	ldr	r3, [pc, #240]	@ (800eacc <audio_out_fill_samples+0x110>)
 800e9da:	781b      	ldrb	r3, [r3, #0]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d022      	beq.n	800ea26 <audio_out_fill_samples+0x6a>
    {
      uint32_t table_index = (audio_out_phase >> 16) & (AUDIO_OUT_TABLE_SIZE - 1U);
 800e9e0:	4b3b      	ldr	r3, [pc, #236]	@ (800ead0 <audio_out_fill_samples+0x114>)
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	0c1b      	lsrs	r3, r3, #16
 800e9e6:	b2db      	uxtb	r3, r3
 800e9e8:	613b      	str	r3, [r7, #16]
      int32_t sample24 = ((int32_t)audio_out_sine_table[table_index]) << 8;
 800e9ea:	4a3a      	ldr	r2, [pc, #232]	@ (800ead4 <audio_out_fill_samples+0x118>)
 800e9ec:	693b      	ldr	r3, [r7, #16]
 800e9ee:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800e9f2:	021b      	lsls	r3, r3, #8
 800e9f4:	60fb      	str	r3, [r7, #12]

      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800e9f6:	2300      	movs	r3, #0
 800e9f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e9fa:	e009      	b.n	800ea10 <audio_out_fill_samples+0x54>
      {
        audio_out_buffer[index + slot] = sample24;
 800e9fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e9fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea00:	4413      	add	r3, r2
 800ea02:	4935      	ldr	r1, [pc, #212]	@ (800ead8 <audio_out_fill_samples+0x11c>)
 800ea04:	68fa      	ldr	r2, [r7, #12]
 800ea06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_DAC_CHANNELS; ++slot)
 800ea0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea0c:	3301      	adds	r3, #1
 800ea0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ea10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea12:	2b07      	cmp	r3, #7
 800ea14:	d9f2      	bls.n	800e9fc <audio_out_fill_samples+0x40>
      }

      audio_out_phase += audio_out_phase_inc;
 800ea16:	4b2e      	ldr	r3, [pc, #184]	@ (800ead0 <audio_out_fill_samples+0x114>)
 800ea18:	681a      	ldr	r2, [r3, #0]
 800ea1a:	4b30      	ldr	r3, [pc, #192]	@ (800eadc <audio_out_fill_samples+0x120>)
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	4413      	add	r3, r2
 800ea20:	4a2b      	ldr	r2, [pc, #172]	@ (800ead0 <audio_out_fill_samples+0x114>)
 800ea22:	6013      	str	r3, [r2, #0]
 800ea24:	e043      	b.n	800eaae <audio_out_fill_samples+0xf2>
    }
    else if (audio_test_loopback_enable && audio_in_block != NULL)
 800ea26:	4b2e      	ldr	r3, [pc, #184]	@ (800eae0 <audio_out_fill_samples+0x124>)
 800ea28:	781b      	ldrb	r3, [r3, #0]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d02f      	beq.n	800ea8e <audio_out_fill_samples+0xd2>
 800ea2e:	69fb      	ldr	r3, [r7, #28]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d02c      	beq.n	800ea8e <audio_out_fill_samples+0xd2>
    {
      uint32_t in_index = frame * AUDIO_OUT_WORDS_PER_FRAME;
 800ea34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea36:	00db      	lsls	r3, r3, #3
 800ea38:	61bb      	str	r3, [r7, #24]
      uint32_t loop_slots =
 800ea3a:	2306      	movs	r3, #6
 800ea3c:	617b      	str	r3, [r7, #20]
          ((uint32_t)AUDIO_IN_ACTIVE_SLOTS < (uint32_t)AUDIO_OUT_DAC_CHANNELS)
              ? (uint32_t)AUDIO_IN_ACTIVE_SLOTS
              : (uint32_t)AUDIO_OUT_DAC_CHANNELS;


      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 800ea3e:	2300      	movs	r3, #0
 800ea40:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea42:	e00f      	b.n	800ea64 <audio_out_fill_samples+0xa8>
      {
        audio_out_buffer[index + slot] = audio_in_block[in_index + slot];
 800ea44:	69ba      	ldr	r2, [r7, #24]
 800ea46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea48:	4413      	add	r3, r2
 800ea4a:	009b      	lsls	r3, r3, #2
 800ea4c:	69fa      	ldr	r2, [r7, #28]
 800ea4e:	441a      	add	r2, r3
 800ea50:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ea52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea54:	440b      	add	r3, r1
 800ea56:	6812      	ldr	r2, [r2, #0]
 800ea58:	491f      	ldr	r1, [pc, #124]	@ (800ead8 <audio_out_fill_samples+0x11c>)
 800ea5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      for (uint32_t slot = 0; slot < loop_slots; ++slot)
 800ea5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ea60:	3301      	adds	r3, #1
 800ea62:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ea64:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ea66:	697b      	ldr	r3, [r7, #20]
 800ea68:	429a      	cmp	r2, r3
 800ea6a:	d3eb      	bcc.n	800ea44 <audio_out_fill_samples+0x88>
      }

      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ea6c:	697b      	ldr	r3, [r7, #20]
 800ea6e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea70:	e009      	b.n	800ea86 <audio_out_fill_samples+0xca>
      {
        audio_out_buffer[index + slot] = 0;
 800ea72:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ea74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea76:	4413      	add	r3, r2
 800ea78:	4a17      	ldr	r2, [pc, #92]	@ (800ead8 <audio_out_fill_samples+0x11c>)
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = loop_slots; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ea80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea82:	3301      	adds	r3, #1
 800ea84:	627b      	str	r3, [r7, #36]	@ 0x24
 800ea86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea88:	2b07      	cmp	r3, #7
 800ea8a:	d9f2      	bls.n	800ea72 <audio_out_fill_samples+0xb6>
    {
 800ea8c:	e00f      	b.n	800eaae <audio_out_fill_samples+0xf2>
      }
    }
    else
    {
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800ea8e:	2300      	movs	r3, #0
 800ea90:	623b      	str	r3, [r7, #32]
 800ea92:	e009      	b.n	800eaa8 <audio_out_fill_samples+0xec>
      {
        audio_out_buffer[index + slot] = 0;
 800ea94:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ea96:	6a3b      	ldr	r3, [r7, #32]
 800ea98:	4413      	add	r3, r2
 800ea9a:	4a0f      	ldr	r2, [pc, #60]	@ (800ead8 <audio_out_fill_samples+0x11c>)
 800ea9c:	2100      	movs	r1, #0
 800ea9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      for (uint32_t slot = 0; slot < AUDIO_OUT_TDM_SLOTS; ++slot)
 800eaa2:	6a3b      	ldr	r3, [r7, #32]
 800eaa4:	3301      	adds	r3, #1
 800eaa6:	623b      	str	r3, [r7, #32]
 800eaa8:	6a3b      	ldr	r3, [r7, #32]
 800eaaa:	2b07      	cmp	r3, #7
 800eaac:	d9f2      	bls.n	800ea94 <audio_out_fill_samples+0xd8>
      }
    }

    index += AUDIO_OUT_WORDS_PER_FRAME;
 800eaae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eab0:	3308      	adds	r3, #8
 800eab2:	637b      	str	r3, [r7, #52]	@ 0x34
  for (uint32_t frame = 0; frame < frame_count; ++frame)
 800eab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eab6:	3301      	adds	r3, #1
 800eab8:	633b      	str	r3, [r7, #48]	@ 0x30
 800eaba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	429a      	cmp	r2, r3
 800eac0:	d38a      	bcc.n	800e9d8 <audio_out_fill_samples+0x1c>
  }
}
 800eac2:	bf00      	nop
 800eac4:	bf00      	nop
 800eac6:	3738      	adds	r7, #56	@ 0x38
 800eac8:	46bd      	mov	sp, r7
 800eaca:	bd80      	pop	{r7, pc}
 800eacc:	2400009e 	.word	0x2400009e
 800ead0:	240081cc 	.word	0x240081cc
 800ead4:	08011dac 	.word	0x08011dac
 800ead8:	240041c4 	.word	0x240041c4
 800eadc:	240081d0 	.word	0x240081d0
 800eae0:	240081d8 	.word	0x240081d8

0800eae4 <AudioOut_DebugDump>:

void AudioOut_DebugDump(void)
{
 800eae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eae6:	b0b9      	sub	sp, #228	@ 0xe4
 800eae8:	af08      	add	r7, sp, #32
  char buf[160];

  const char *header = "\r\n--- TDM8 TX DUMP ---\r\n";
 800eaea:	4b3e      	ldr	r3, [pc, #248]	@ (800ebe4 <AudioOut_DebugDump+0x100>)
 800eaec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  HAL_UART_Transmit(&huart1, (uint8_t *)header, (uint16_t)strlen(header), 100);
 800eaf0:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 800eaf4:	f7f1 fbf4 	bl	80002e0 <strlen>
 800eaf8:	4603      	mov	r3, r0
 800eafa:	b29a      	uxth	r2, r3
 800eafc:	2364      	movs	r3, #100	@ 0x64
 800eafe:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800eb02:	4839      	ldr	r0, [pc, #228]	@ (800ebe8 <AudioOut_DebugDump+0x104>)
 800eb04:	f7fb fd58 	bl	800a5b8 <HAL_UART_Transmit>

  for (int frame = 0; frame < 8; frame++)
 800eb08:	2300      	movs	r3, #0
 800eb0a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800eb0e:	e05f      	b.n	800ebd0 <AudioOut_DebugDump+0xec>
  {
    int idx = frame * (int)AUDIO_OUT_WORDS_PER_FRAME;
 800eb10:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800eb14:	00db      	lsls	r3, r3, #3
 800eb16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    snprintf(buf, sizeof(buf),
             "F%02d: %08lX %08lX %08lX %08lX %08lX %08lX %08lX %08lX\r\n",
             frame,
             (unsigned long)audio_out_buffer[idx + 0],
 800eb1a:	4a34      	ldr	r2, [pc, #208]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb1c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb24:	4619      	mov	r1, r3
             (unsigned long)audio_out_buffer[idx + 1],
 800eb26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb2a:	3301      	adds	r3, #1
 800eb2c:	4a2f      	ldr	r2, [pc, #188]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb32:	461c      	mov	r4, r3
             (unsigned long)audio_out_buffer[idx + 2],
 800eb34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb38:	3302      	adds	r3, #2
 800eb3a:	4a2c      	ldr	r2, [pc, #176]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb40:	461d      	mov	r5, r3
             (unsigned long)audio_out_buffer[idx + 3],
 800eb42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb46:	3303      	adds	r3, #3
 800eb48:	4a28      	ldr	r2, [pc, #160]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb4e:	461e      	mov	r6, r3
             (unsigned long)audio_out_buffer[idx + 4],
 800eb50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb54:	3304      	adds	r3, #4
 800eb56:	4a25      	ldr	r2, [pc, #148]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb5c:	60fb      	str	r3, [r7, #12]
             (unsigned long)audio_out_buffer[idx + 5],
 800eb5e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb62:	3305      	adds	r3, #5
 800eb64:	4a21      	ldr	r2, [pc, #132]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb6a:	60bb      	str	r3, [r7, #8]
             (unsigned long)audio_out_buffer[idx + 6],
 800eb6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb70:	3306      	adds	r3, #6
 800eb72:	4a1e      	ldr	r2, [pc, #120]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb78:	607b      	str	r3, [r7, #4]
             (unsigned long)audio_out_buffer[idx + 7]);
 800eb7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb7e:	3307      	adds	r3, #7
 800eb80:	4a1a      	ldr	r2, [pc, #104]	@ (800ebec <AudioOut_DebugDump+0x108>)
 800eb82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    snprintf(buf, sizeof(buf),
 800eb86:	f107 0014 	add.w	r0, r7, #20
 800eb8a:	9307      	str	r3, [sp, #28]
 800eb8c:	687a      	ldr	r2, [r7, #4]
 800eb8e:	9206      	str	r2, [sp, #24]
 800eb90:	68ba      	ldr	r2, [r7, #8]
 800eb92:	9205      	str	r2, [sp, #20]
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	9304      	str	r3, [sp, #16]
 800eb98:	9603      	str	r6, [sp, #12]
 800eb9a:	9502      	str	r5, [sp, #8]
 800eb9c:	9401      	str	r4, [sp, #4]
 800eb9e:	9100      	str	r1, [sp, #0]
 800eba0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800eba4:	4a12      	ldr	r2, [pc, #72]	@ (800ebf0 <AudioOut_DebugDump+0x10c>)
 800eba6:	21a0      	movs	r1, #160	@ 0xa0
 800eba8:	f002 fb1e 	bl	80111e8 <sniprintf>
    HAL_UART_Transmit(&huart1, (uint8_t *)buf, strlen(buf), 100);
 800ebac:	f107 0314 	add.w	r3, r7, #20
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	f7f1 fb95 	bl	80002e0 <strlen>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	b29a      	uxth	r2, r3
 800ebba:	f107 0114 	add.w	r1, r7, #20
 800ebbe:	2364      	movs	r3, #100	@ 0x64
 800ebc0:	4809      	ldr	r0, [pc, #36]	@ (800ebe8 <AudioOut_DebugDump+0x104>)
 800ebc2:	f7fb fcf9 	bl	800a5b8 <HAL_UART_Transmit>
  for (int frame = 0; frame < 8; frame++)
 800ebc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ebca:	3301      	adds	r3, #1
 800ebcc:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800ebd0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ebd4:	2b07      	cmp	r3, #7
 800ebd6:	dd9b      	ble.n	800eb10 <AudioOut_DebugDump+0x2c>
  }
}
 800ebd8:	bf00      	nop
 800ebda:	bf00      	nop
 800ebdc:	37c4      	adds	r7, #196	@ 0xc4
 800ebde:	46bd      	mov	sp, r7
 800ebe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebe2:	bf00      	nop
 800ebe4:	08011be4 	.word	0x08011be4
 800ebe8:	240088b4 	.word	0x240088b4
 800ebec:	240041c4 	.word	0x240041c4
 800ebf0:	08011c00 	.word	0x08011c00

0800ebf4 <AudioOut_Init>:

void AudioOut_Init(SAI_HandleTypeDef *hsai)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b082      	sub	sp, #8
 800ebf8:	af00      	add	r7, sp, #0
 800ebfa:	6078      	str	r0, [r7, #4]
  audio_out_sai = hsai;
 800ebfc:	4a0c      	ldr	r2, [pc, #48]	@ (800ec30 <AudioOut_Init+0x3c>)
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	6013      	str	r3, [r2, #0]
  audio_out_phase = 0;
 800ec02:	4b0c      	ldr	r3, [pc, #48]	@ (800ec34 <AudioOut_Init+0x40>)
 800ec04:	2200      	movs	r2, #0
 800ec06:	601a      	str	r2, [r3, #0]
  audio_out_phase_inc = (AUDIO_OUT_TONE_HZ * AUDIO_OUT_TABLE_SIZE * 65536U) / AUDIO_OUT_SAMPLE_RATE;
 800ec08:	4b0b      	ldr	r3, [pc, #44]	@ (800ec38 <AudioOut_Init+0x44>)
 800ec0a:	f648 0288 	movw	r2, #34952	@ 0x8888
 800ec0e:	601a      	str	r2, [r3, #0]
  audio_out_half_events = 0;
 800ec10:	4b0a      	ldr	r3, [pc, #40]	@ (800ec3c <AudioOut_Init+0x48>)
 800ec12:	2200      	movs	r2, #0
 800ec14:	601a      	str	r2, [r3, #0]
  audio_out_full_events = 0;
 800ec16:	4b0a      	ldr	r3, [pc, #40]	@ (800ec40 <AudioOut_Init+0x4c>)
 800ec18:	2200      	movs	r2, #0
 800ec1a:	601a      	str	r2, [r3, #0]

  audio_out_fill_samples(0U, AUDIO_OUT_BUFFER_FRAMES);
 800ec1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ec20:	2000      	movs	r0, #0
 800ec22:	f7ff fecb 	bl	800e9bc <audio_out_fill_samples>
}
 800ec26:	bf00      	nop
 800ec28:	3708      	adds	r7, #8
 800ec2a:	46bd      	mov	sp, r7
 800ec2c:	bd80      	pop	{r7, pc}
 800ec2e:	bf00      	nop
 800ec30:	240081d4 	.word	0x240081d4
 800ec34:	240081cc 	.word	0x240081cc
 800ec38:	240081d0 	.word	0x240081d0
 800ec3c:	240081c4 	.word	0x240081c4
 800ec40:	240081c8 	.word	0x240081c8

0800ec44 <AudioOut_Start>:

void AudioOut_Start(void)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	af00      	add	r7, sp, #0
  if (audio_out_sai == NULL)
 800ec48:	4b07      	ldr	r3, [pc, #28]	@ (800ec68 <AudioOut_Start+0x24>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d008      	beq.n	800ec62 <AudioOut_Start+0x1e>
  {
    return;
  }

  (void)HAL_SAI_Transmit_DMA(audio_out_sai, (uint8_t *)audio_out_buffer, AUDIO_OUT_BUFFER_SAMPLES);
 800ec50:	4b05      	ldr	r3, [pc, #20]	@ (800ec68 <AudioOut_Start+0x24>)
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ec58:	4904      	ldr	r1, [pc, #16]	@ (800ec6c <AudioOut_Start+0x28>)
 800ec5a:	4618      	mov	r0, r3
 800ec5c:	f7fa fff0 	bl	8009c40 <HAL_SAI_Transmit_DMA>
 800ec60:	e000      	b.n	800ec64 <AudioOut_Start+0x20>
    return;
 800ec62:	bf00      	nop
}
 800ec64:	bd80      	pop	{r7, pc}
 800ec66:	bf00      	nop
 800ec68:	240081d4 	.word	0x240081d4
 800ec6c:	240041c4 	.word	0x240041c4

0800ec70 <AudioOut_ProcessHalf>:

void AudioOut_ProcessHalf(void)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	af00      	add	r7, sp, #0
  audio_out_fill_samples(0U, AUDIO_OUT_FRAMES_PER_HALF);
 800ec74:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ec78:	2000      	movs	r0, #0
 800ec7a:	f7ff fe9f 	bl	800e9bc <audio_out_fill_samples>
  audio_out_half_events++;
 800ec7e:	4b03      	ldr	r3, [pc, #12]	@ (800ec8c <AudioOut_ProcessHalf+0x1c>)
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	3301      	adds	r3, #1
 800ec84:	4a01      	ldr	r2, [pc, #4]	@ (800ec8c <AudioOut_ProcessHalf+0x1c>)
 800ec86:	6013      	str	r3, [r2, #0]
}
 800ec88:	bf00      	nop
 800ec8a:	bd80      	pop	{r7, pc}
 800ec8c:	240081c4 	.word	0x240081c4

0800ec90 <AudioOut_ProcessFull>:

void AudioOut_ProcessFull(void)
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	af00      	add	r7, sp, #0
  audio_out_fill_samples(AUDIO_OUT_FRAMES_PER_HALF, AUDIO_OUT_FRAMES_PER_HALF);
 800ec94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800ec98:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800ec9c:	f7ff fe8e 	bl	800e9bc <audio_out_fill_samples>
  audio_out_full_events++;
 800eca0:	4b03      	ldr	r3, [pc, #12]	@ (800ecb0 <AudioOut_ProcessFull+0x20>)
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	3301      	adds	r3, #1
 800eca6:	4a02      	ldr	r2, [pc, #8]	@ (800ecb0 <AudioOut_ProcessFull+0x20>)
 800eca8:	6013      	str	r3, [r2, #0]
}
 800ecaa:	bf00      	nop
 800ecac:	bd80      	pop	{r7, pc}
 800ecae:	bf00      	nop
 800ecb0:	240081c8 	.word	0x240081c8

0800ecb4 <AudioOut_GetHalfEvents>:

uint32_t AudioOut_GetHalfEvents(void)
{
 800ecb4:	b480      	push	{r7}
 800ecb6:	af00      	add	r7, sp, #0
  return audio_out_half_events;
 800ecb8:	4b03      	ldr	r3, [pc, #12]	@ (800ecc8 <AudioOut_GetHalfEvents+0x14>)
 800ecba:	681b      	ldr	r3, [r3, #0]
}
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	46bd      	mov	sp, r7
 800ecc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecc4:	4770      	bx	lr
 800ecc6:	bf00      	nop
 800ecc8:	240081c4 	.word	0x240081c4

0800eccc <AudioOut_GetFullEvents>:

uint32_t AudioOut_GetFullEvents(void)
{
 800eccc:	b480      	push	{r7}
 800ecce:	af00      	add	r7, sp, #0
  return audio_out_full_events;
 800ecd0:	4b03      	ldr	r3, [pc, #12]	@ (800ece0 <AudioOut_GetFullEvents+0x14>)
 800ecd2:	681b      	ldr	r3, [r3, #0]
}
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecdc:	4770      	bx	lr
 800ecde:	bf00      	nop
 800ece0:	240081c8 	.word	0x240081c8

0800ece4 <cs42448_write_reg>:
  CS42448_INTERFACE_TDM_24BIT = 0x36,
  CS42448_INTERFACE_FREEZE = 0x80
};

static HAL_StatusTypeDef cs42448_write_reg(uint8_t addr, uint8_t reg, uint8_t value)
{
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b086      	sub	sp, #24
 800ece8:	af04      	add	r7, sp, #16
 800ecea:	4603      	mov	r3, r0
 800ecec:	71fb      	strb	r3, [r7, #7]
 800ecee:	460b      	mov	r3, r1
 800ecf0:	71bb      	strb	r3, [r7, #6]
 800ecf2:	4613      	mov	r3, r2
 800ecf4:	717b      	strb	r3, [r7, #5]
  return HAL_I2C_Mem_Write(&hi2c1,
 800ecf6:	79fb      	ldrb	r3, [r7, #7]
 800ecf8:	b29b      	uxth	r3, r3
 800ecfa:	005b      	lsls	r3, r3, #1
 800ecfc:	b299      	uxth	r1, r3
 800ecfe:	79bb      	ldrb	r3, [r7, #6]
 800ed00:	b29a      	uxth	r2, r3
 800ed02:	2364      	movs	r3, #100	@ 0x64
 800ed04:	9302      	str	r3, [sp, #8]
 800ed06:	2301      	movs	r3, #1
 800ed08:	9301      	str	r3, [sp, #4]
 800ed0a:	1d7b      	adds	r3, r7, #5
 800ed0c:	9300      	str	r3, [sp, #0]
 800ed0e:	2301      	movs	r3, #1
 800ed10:	4803      	ldr	r0, [pc, #12]	@ (800ed20 <cs42448_write_reg+0x3c>)
 800ed12:	f7f4 ff6d 	bl	8003bf0 <HAL_I2C_Mem_Write>
 800ed16:	4603      	mov	r3, r0
                           reg,
                           I2C_MEMADD_SIZE_8BIT,
                           &value,
                           1U,
                           100U);
}
 800ed18:	4618      	mov	r0, r3
 800ed1a:	3708      	adds	r7, #8
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd80      	pop	{r7, pc}
 800ed20:	240081dc 	.word	0x240081dc

0800ed24 <cs42448_is_present>:

static bool cs42448_is_present(uint8_t addr)
{
 800ed24:	b580      	push	{r7, lr}
 800ed26:	b082      	sub	sp, #8
 800ed28:	af00      	add	r7, sp, #0
 800ed2a:	4603      	mov	r3, r0
 800ed2c:	71fb      	strb	r3, [r7, #7]
  return HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(addr << 1), 3U, 100U) == HAL_OK;
 800ed2e:	79fb      	ldrb	r3, [r7, #7]
 800ed30:	b29b      	uxth	r3, r3
 800ed32:	005b      	lsls	r3, r3, #1
 800ed34:	b299      	uxth	r1, r3
 800ed36:	2364      	movs	r3, #100	@ 0x64
 800ed38:	2203      	movs	r2, #3
 800ed3a:	4806      	ldr	r0, [pc, #24]	@ (800ed54 <cs42448_is_present+0x30>)
 800ed3c:	f7f5 f86c 	bl	8003e18 <HAL_I2C_IsDeviceReady>
 800ed40:	4603      	mov	r3, r0
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	bf0c      	ite	eq
 800ed46:	2301      	moveq	r3, #1
 800ed48:	2300      	movne	r3, #0
 800ed4a:	b2db      	uxtb	r3, r3
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3708      	adds	r7, #8
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}
 800ed54:	240081dc 	.word	0x240081dc

0800ed58 <CS42448_Init>:

bool CS42448_Init(uint8_t addr)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b084      	sub	sp, #16
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	4603      	mov	r3, r0
 800ed60:	71fb      	strb	r3, [r7, #7]
  if (!cs42448_is_present(addr))
 800ed62:	79fb      	ldrb	r3, [r7, #7]
 800ed64:	4618      	mov	r0, r3
 800ed66:	f7ff ffdd 	bl	800ed24 <cs42448_is_present>
 800ed6a:	4603      	mov	r3, r0
 800ed6c:	f083 0301 	eor.w	r3, r3, #1
 800ed70:	b2db      	uxtb	r3, r3
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d001      	beq.n	800ed7a <CS42448_Init+0x22>
  {
    return false;
 800ed76:	2300      	movs	r3, #0
 800ed78:	e086      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Hold device in power-down while configuring control registers. */
  if (cs42448_write_reg(addr, CS42448_REG_POWER_CTRL, CS42448_POWER_PDN) != HAL_OK)
 800ed7a:	79fb      	ldrb	r3, [r7, #7]
 800ed7c:	2201      	movs	r2, #1
 800ed7e:	2102      	movs	r1, #2
 800ed80:	4618      	mov	r0, r3
 800ed82:	f7ff ffaf 	bl	800ece4 <cs42448_write_reg>
 800ed86:	4603      	mov	r3, r0
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	d001      	beq.n	800ed90 <CS42448_Init+0x38>
  {
    return false;
 800ed8c:	2300      	movs	r3, #0
 800ed8e:	e07b      	b.n	800ee88 <CS42448_Init+0x130>
  }
  HAL_Delay(2U);
 800ed90:	2002      	movs	r0, #2
 800ed92:	f7f1 fd25 	bl	80007e0 <HAL_Delay>

  /* TDM, slave, auto-detect sample rates, 256Fs clocking. */
  if (cs42448_write_reg(addr,
 800ed96:	79fb      	ldrb	r3, [r7, #7]
 800ed98:	22f0      	movs	r2, #240	@ 0xf0
 800ed9a:	2103      	movs	r1, #3
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7ff ffa1 	bl	800ece4 <cs42448_write_reg>
 800eda2:	4603      	mov	r3, r0
 800eda4:	2b00      	cmp	r3, #0
 800eda6:	d001      	beq.n	800edac <CS42448_Init+0x54>
                        CS42448_REG_FUNCTIONAL_MODE,
                        (uint8_t)(CS42448_FUNCTIONAL_SLAVE_AUTO | CS42448_FUNCTIONAL_MCLK_256FS)) != HAL_OK)
  {
    return false;
 800eda8:	2300      	movs	r3, #0
 800edaa:	e06d      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Freeze interface-related changes, set both ADC and DAC to TDM 24-bit. */
  if (cs42448_write_reg(addr,
 800edac:	79fb      	ldrb	r3, [r7, #7]
 800edae:	22b6      	movs	r2, #182	@ 0xb6
 800edb0:	2104      	movs	r1, #4
 800edb2:	4618      	mov	r0, r3
 800edb4:	f7ff ff96 	bl	800ece4 <cs42448_write_reg>
 800edb8:	4603      	mov	r3, r0
 800edba:	2b00      	cmp	r3, #0
 800edbc:	d001      	beq.n	800edc2 <CS42448_Init+0x6a>
                        CS42448_REG_INTERFACE_FORMAT,
                        (uint8_t)(CS42448_INTERFACE_TDM_24BIT | CS42448_INTERFACE_FREEZE)) != HAL_OK)
  {
    return false;
 800edbe:	2300      	movs	r3, #0
 800edc0:	e062      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Default ADC control: normal inputs, no de-emphasis, HPF running. */
  if (cs42448_write_reg(addr, CS42448_REG_ADC_CTRL, 0x00) != HAL_OK)
 800edc2:	79fb      	ldrb	r3, [r7, #7]
 800edc4:	2200      	movs	r2, #0
 800edc6:	2105      	movs	r1, #5
 800edc8:	4618      	mov	r0, r3
 800edca:	f7ff ff8b 	bl	800ece4 <cs42448_write_reg>
 800edce:	4603      	mov	r3, r0
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d001      	beq.n	800edd8 <CS42448_Init+0x80>
  {
    return false;
 800edd4:	2300      	movs	r3, #0
 800edd6:	e057      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Default transition control. */
  if (cs42448_write_reg(addr, CS42448_REG_TRANSITION_CTRL, 0x00) != HAL_OK)
 800edd8:	79fb      	ldrb	r3, [r7, #7]
 800edda:	2200      	movs	r2, #0
 800eddc:	2106      	movs	r1, #6
 800edde:	4618      	mov	r0, r3
 800ede0:	f7ff ff80 	bl	800ece4 <cs42448_write_reg>
 800ede4:	4603      	mov	r3, r0
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d001      	beq.n	800edee <CS42448_Init+0x96>
  {
    return false;
 800edea:	2300      	movs	r3, #0
 800edec:	e04c      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Unmute all DAC channels. */
  if (cs42448_write_reg(addr, CS42448_REG_DAC_MUTE, 0x00) != HAL_OK)
 800edee:	79fb      	ldrb	r3, [r7, #7]
 800edf0:	2200      	movs	r2, #0
 800edf2:	2107      	movs	r1, #7
 800edf4:	4618      	mov	r0, r3
 800edf6:	f7ff ff75 	bl	800ece4 <cs42448_write_reg>
 800edfa:	4603      	mov	r3, r0
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d001      	beq.n	800ee04 <CS42448_Init+0xac>
  {
    return false;
 800ee00:	2300      	movs	r3, #0
 800ee02:	e041      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Set DAC volumes to 0 dB. */
  for (uint8_t reg = CS42448_REG_DAC_VOL_BASE; reg <= CS42448_REG_DAC_VOL_LAST; ++reg)
 800ee04:	2308      	movs	r3, #8
 800ee06:	73fb      	strb	r3, [r7, #15]
 800ee08:	e00d      	b.n	800ee26 <CS42448_Init+0xce>
  {
    if (cs42448_write_reg(addr, reg, 0x00) != HAL_OK)
 800ee0a:	7bf9      	ldrb	r1, [r7, #15]
 800ee0c:	79fb      	ldrb	r3, [r7, #7]
 800ee0e:	2200      	movs	r2, #0
 800ee10:	4618      	mov	r0, r3
 800ee12:	f7ff ff67 	bl	800ece4 <cs42448_write_reg>
 800ee16:	4603      	mov	r3, r0
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d001      	beq.n	800ee20 <CS42448_Init+0xc8>
    {
      return false;
 800ee1c:	2300      	movs	r3, #0
 800ee1e:	e033      	b.n	800ee88 <CS42448_Init+0x130>
  for (uint8_t reg = CS42448_REG_DAC_VOL_BASE; reg <= CS42448_REG_DAC_VOL_LAST; ++reg)
 800ee20:	7bfb      	ldrb	r3, [r7, #15]
 800ee22:	3301      	adds	r3, #1
 800ee24:	73fb      	strb	r3, [r7, #15]
 800ee26:	7bfb      	ldrb	r3, [r7, #15]
 800ee28:	2b0f      	cmp	r3, #15
 800ee2a:	d9ee      	bls.n	800ee0a <CS42448_Init+0xb2>
    }
  }

  /* Set ADC volumes to 0 dB. */
  for (uint8_t reg = CS42448_REG_ADC_VOL_BASE; reg <= CS42448_REG_ADC_VOL_LAST; ++reg)
 800ee2c:	2311      	movs	r3, #17
 800ee2e:	73bb      	strb	r3, [r7, #14]
 800ee30:	e00d      	b.n	800ee4e <CS42448_Init+0xf6>
  {
    if (cs42448_write_reg(addr, reg, 0x00) != HAL_OK)
 800ee32:	7bb9      	ldrb	r1, [r7, #14]
 800ee34:	79fb      	ldrb	r3, [r7, #7]
 800ee36:	2200      	movs	r2, #0
 800ee38:	4618      	mov	r0, r3
 800ee3a:	f7ff ff53 	bl	800ece4 <cs42448_write_reg>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d001      	beq.n	800ee48 <CS42448_Init+0xf0>
    {
      return false;
 800ee44:	2300      	movs	r3, #0
 800ee46:	e01f      	b.n	800ee88 <CS42448_Init+0x130>
  for (uint8_t reg = CS42448_REG_ADC_VOL_BASE; reg <= CS42448_REG_ADC_VOL_LAST; ++reg)
 800ee48:	7bbb      	ldrb	r3, [r7, #14]
 800ee4a:	3301      	adds	r3, #1
 800ee4c:	73bb      	strb	r3, [r7, #14]
 800ee4e:	7bbb      	ldrb	r3, [r7, #14]
 800ee50:	2b16      	cmp	r3, #22
 800ee52:	d9ee      	bls.n	800ee32 <CS42448_Init+0xda>
    }
  }

  /* Release FREEZE while keeping TDM mode. */
  if (cs42448_write_reg(addr, CS42448_REG_INTERFACE_FORMAT, CS42448_INTERFACE_TDM_24BIT) != HAL_OK)
 800ee54:	79fb      	ldrb	r3, [r7, #7]
 800ee56:	2236      	movs	r2, #54	@ 0x36
 800ee58:	2104      	movs	r1, #4
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	f7ff ff42 	bl	800ece4 <cs42448_write_reg>
 800ee60:	4603      	mov	r3, r0
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d001      	beq.n	800ee6a <CS42448_Init+0x112>
  {
    return false;
 800ee66:	2300      	movs	r3, #0
 800ee68:	e00e      	b.n	800ee88 <CS42448_Init+0x130>
  }

  /* Power up all ADC/DAC blocks. */
  if (cs42448_write_reg(addr, CS42448_REG_POWER_CTRL, 0x00) != HAL_OK)
 800ee6a:	79fb      	ldrb	r3, [r7, #7]
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	2102      	movs	r1, #2
 800ee70:	4618      	mov	r0, r3
 800ee72:	f7ff ff37 	bl	800ece4 <cs42448_write_reg>
 800ee76:	4603      	mov	r3, r0
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	d001      	beq.n	800ee80 <CS42448_Init+0x128>
  {
    return false;
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	e003      	b.n	800ee88 <CS42448_Init+0x130>
  }

  HAL_Delay(10U);
 800ee80:	200a      	movs	r0, #10
 800ee82:	f7f1 fcad 	bl	80007e0 <HAL_Delay>
  return true;
 800ee86:	2301      	movs	r3, #1
}
 800ee88:	4618      	mov	r0, r3
 800ee8a:	3710      	adds	r7, #16
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd80      	pop	{r7, pc}

0800ee90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b082      	sub	sp, #8
 800ee94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800ee96:	4b11      	ldr	r3, [pc, #68]	@ (800eedc <MX_DMA_Init+0x4c>)
 800ee98:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800ee9c:	4a0f      	ldr	r2, [pc, #60]	@ (800eedc <MX_DMA_Init+0x4c>)
 800ee9e:	f043 0301 	orr.w	r3, r3, #1
 800eea2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800eea6:	4b0d      	ldr	r3, [pc, #52]	@ (800eedc <MX_DMA_Init+0x4c>)
 800eea8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800eeac:	f003 0301 	and.w	r3, r3, #1
 800eeb0:	607b      	str	r3, [r7, #4]
 800eeb2:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	2100      	movs	r1, #0
 800eeb8:	200b      	movs	r0, #11
 800eeba:	f7f1 fd9c 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800eebe:	200b      	movs	r0, #11
 800eec0:	f7f1 fdb3 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800eec4:	2200      	movs	r2, #0
 800eec6:	2100      	movs	r1, #0
 800eec8:	200c      	movs	r0, #12
 800eeca:	f7f1 fd94 	bl	80009f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800eece:	200c      	movs	r0, #12
 800eed0:	f7f1 fdab 	bl	8000a2a <HAL_NVIC_EnableIRQ>

}
 800eed4:	bf00      	nop
 800eed6:	3708      	adds	r7, #8
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}
 800eedc:	58024400 	.word	0x58024400

0800eee0 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b08a      	sub	sp, #40	@ 0x28
 800eee4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eee6:	f107 0314 	add.w	r3, r7, #20
 800eeea:	2200      	movs	r2, #0
 800eeec:	601a      	str	r2, [r3, #0]
 800eeee:	605a      	str	r2, [r3, #4]
 800eef0:	609a      	str	r2, [r3, #8]
 800eef2:	60da      	str	r2, [r3, #12]
 800eef4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800eef6:	4b29      	ldr	r3, [pc, #164]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800eef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800eefc:	4a27      	ldr	r2, [pc, #156]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800eefe:	f043 0310 	orr.w	r3, r3, #16
 800ef02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ef06:	4b25      	ldr	r3, [pc, #148]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef0c:	f003 0310 	and.w	r3, r3, #16
 800ef10:	613b      	str	r3, [r7, #16]
 800ef12:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800ef14:	4b21      	ldr	r3, [pc, #132]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef1a:	4a20      	ldr	r2, [pc, #128]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ef24:	4b1d      	ldr	r3, [pc, #116]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef2e:	60fb      	str	r3, [r7, #12]
 800ef30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ef32:	4b1a      	ldr	r3, [pc, #104]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef38:	4a18      	ldr	r2, [pc, #96]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef3a:	f043 0301 	orr.w	r3, r3, #1
 800ef3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ef42:	4b16      	ldr	r3, [pc, #88]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef48:	f003 0301 	and.w	r3, r3, #1
 800ef4c:	60bb      	str	r3, [r7, #8]
 800ef4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ef50:	4b12      	ldr	r3, [pc, #72]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef56:	4a11      	ldr	r2, [pc, #68]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef58:	f043 0302 	orr.w	r3, r3, #2
 800ef5c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800ef60:	4b0e      	ldr	r3, [pc, #56]	@ (800ef9c <MX_GPIO_Init+0xbc>)
 800ef62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ef66:	f003 0302 	and.w	r3, r3, #2
 800ef6a:	607b      	str	r3, [r7, #4]
 800ef6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin, GPIO_PIN_RESET);
 800ef6e:	2200      	movs	r2, #0
 800ef70:	2180      	movs	r1, #128	@ 0x80
 800ef72:	480b      	ldr	r0, [pc, #44]	@ (800efa0 <MX_GPIO_Init+0xc0>)
 800ef74:	f7f4 fd6c 	bl	8003a50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_DEBUG_Pin */
  GPIO_InitStruct.Pin = LED_DEBUG_Pin;
 800ef78:	2380      	movs	r3, #128	@ 0x80
 800ef7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ef7c:	2301      	movs	r3, #1
 800ef7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef80:	2300      	movs	r3, #0
 800ef82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef84:	2300      	movs	r3, #0
 800ef86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_DEBUG_GPIO_Port, &GPIO_InitStruct);
 800ef88:	f107 0314 	add.w	r3, r7, #20
 800ef8c:	4619      	mov	r1, r3
 800ef8e:	4804      	ldr	r0, [pc, #16]	@ (800efa0 <MX_GPIO_Init+0xc0>)
 800ef90:	f7f4 fbae 	bl	80036f0 <HAL_GPIO_Init>

}
 800ef94:	bf00      	nop
 800ef96:	3728      	adds	r7, #40	@ 0x28
 800ef98:	46bd      	mov	sp, r7
 800ef9a:	bd80      	pop	{r7, pc}
 800ef9c:	58024400 	.word	0x58024400
 800efa0:	58021c00 	.word	0x58021c00

0800efa4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800efa4:	b580      	push	{r7, lr}
 800efa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800efa8:	4b1b      	ldr	r3, [pc, #108]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efaa:	4a1c      	ldr	r2, [pc, #112]	@ (800f01c <MX_I2C1_Init+0x78>)
 800efac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C0ECFF;
 800efae:	4b1a      	ldr	r3, [pc, #104]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efb0:	4a1b      	ldr	r2, [pc, #108]	@ (800f020 <MX_I2C1_Init+0x7c>)
 800efb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800efb4:	4b18      	ldr	r3, [pc, #96]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efb6:	2200      	movs	r2, #0
 800efb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800efba:	4b17      	ldr	r3, [pc, #92]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efbc:	2201      	movs	r2, #1
 800efbe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800efc0:	4b15      	ldr	r3, [pc, #84]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efc2:	2200      	movs	r2, #0
 800efc4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800efc6:	4b14      	ldr	r3, [pc, #80]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efc8:	2200      	movs	r2, #0
 800efca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800efcc:	4b12      	ldr	r3, [pc, #72]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efce:	2200      	movs	r2, #0
 800efd0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800efd2:	4b11      	ldr	r3, [pc, #68]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efd4:	2200      	movs	r2, #0
 800efd6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800efd8:	4b0f      	ldr	r3, [pc, #60]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efda:	2200      	movs	r2, #0
 800efdc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800efde:	480e      	ldr	r0, [pc, #56]	@ (800f018 <MX_I2C1_Init+0x74>)
 800efe0:	f7f4 fd6a 	bl	8003ab8 <HAL_I2C_Init>
 800efe4:	4603      	mov	r3, r0
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d001      	beq.n	800efee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800efea:	f000 fa95 	bl	800f518 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800efee:	2100      	movs	r1, #0
 800eff0:	4809      	ldr	r0, [pc, #36]	@ (800f018 <MX_I2C1_Init+0x74>)
 800eff2:	f7f5 fa85 	bl	8004500 <HAL_I2CEx_ConfigAnalogFilter>
 800eff6:	4603      	mov	r3, r0
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d001      	beq.n	800f000 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800effc:	f000 fa8c 	bl	800f518 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800f000:	2100      	movs	r1, #0
 800f002:	4805      	ldr	r0, [pc, #20]	@ (800f018 <MX_I2C1_Init+0x74>)
 800f004:	f7f5 fac7 	bl	8004596 <HAL_I2CEx_ConfigDigitalFilter>
 800f008:	4603      	mov	r3, r0
 800f00a:	2b00      	cmp	r3, #0
 800f00c:	d001      	beq.n	800f012 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800f00e:	f000 fa83 	bl	800f518 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800f012:	bf00      	nop
 800f014:	bd80      	pop	{r7, pc}
 800f016:	bf00      	nop
 800f018:	240081dc 	.word	0x240081dc
 800f01c:	40005400 	.word	0x40005400
 800f020:	10c0ecff 	.word	0x10c0ecff

0800f024 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800f024:	b580      	push	{r7, lr}
 800f026:	b0ba      	sub	sp, #232	@ 0xe8
 800f028:	af00      	add	r7, sp, #0
 800f02a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f02c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f030:	2200      	movs	r2, #0
 800f032:	601a      	str	r2, [r3, #0]
 800f034:	605a      	str	r2, [r3, #4]
 800f036:	609a      	str	r2, [r3, #8]
 800f038:	60da      	str	r2, [r3, #12]
 800f03a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f03c:	f107 0310 	add.w	r3, r7, #16
 800f040:	22c0      	movs	r2, #192	@ 0xc0
 800f042:	2100      	movs	r1, #0
 800f044:	4618      	mov	r0, r3
 800f046:	f002 f905 	bl	8011254 <memset>
  if(i2cHandle->Instance==I2C1)
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	4a26      	ldr	r2, [pc, #152]	@ (800f0e8 <HAL_I2C_MspInit+0xc4>)
 800f050:	4293      	cmp	r3, r2
 800f052:	d145      	bne.n	800f0e0 <HAL_I2C_MspInit+0xbc>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800f054:	f04f 0208 	mov.w	r2, #8
 800f058:	f04f 0300 	mov.w	r3, #0
 800f05c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 800f060:	2300      	movs	r3, #0
 800f062:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f066:	f107 0310 	add.w	r3, r7, #16
 800f06a:	4618      	mov	r0, r3
 800f06c:	f7f7 fdb0 	bl	8006bd0 <HAL_RCCEx_PeriphCLKConfig>
 800f070:	4603      	mov	r3, r0
 800f072:	2b00      	cmp	r3, #0
 800f074:	d001      	beq.n	800f07a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 800f076:	f000 fa4f 	bl	800f518 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f07a:	4b1c      	ldr	r3, [pc, #112]	@ (800f0ec <HAL_I2C_MspInit+0xc8>)
 800f07c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f080:	4a1a      	ldr	r2, [pc, #104]	@ (800f0ec <HAL_I2C_MspInit+0xc8>)
 800f082:	f043 0302 	orr.w	r3, r3, #2
 800f086:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800f08a:	4b18      	ldr	r3, [pc, #96]	@ (800f0ec <HAL_I2C_MspInit+0xc8>)
 800f08c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800f090:	f003 0302 	and.w	r3, r3, #2
 800f094:	60fb      	str	r3, [r7, #12]
 800f096:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800f098:	23c0      	movs	r3, #192	@ 0xc0
 800f09a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800f09e:	2312      	movs	r3, #18
 800f0a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f0a4:	2300      	movs	r3, #0
 800f0a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f0aa:	2300      	movs	r3, #0
 800f0ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800f0b0:	2304      	movs	r3, #4
 800f0b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f0b6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800f0ba:	4619      	mov	r1, r3
 800f0bc:	480c      	ldr	r0, [pc, #48]	@ (800f0f0 <HAL_I2C_MspInit+0xcc>)
 800f0be:	f7f4 fb17 	bl	80036f0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800f0c2:	4b0a      	ldr	r3, [pc, #40]	@ (800f0ec <HAL_I2C_MspInit+0xc8>)
 800f0c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f0c8:	4a08      	ldr	r2, [pc, #32]	@ (800f0ec <HAL_I2C_MspInit+0xc8>)
 800f0ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800f0ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800f0d2:	4b06      	ldr	r3, [pc, #24]	@ (800f0ec <HAL_I2C_MspInit+0xc8>)
 800f0d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800f0d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800f0dc:	60bb      	str	r3, [r7, #8]
 800f0de:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800f0e0:	bf00      	nop
 800f0e2:	37e8      	adds	r7, #232	@ 0xe8
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	40005400 	.word	0x40005400
 800f0ec:	58024400 	.word	0x58024400
 800f0f0:	58020400 	.word	0x58020400

0800f0f4 <uart_log>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

static void uart_log(const char *message)
{
 800f0f4:	b580      	push	{r7, lr}
 800f0f6:	b082      	sub	sp, #8
 800f0f8:	af00      	add	r7, sp, #0
 800f0fa:	6078      	str	r0, [r7, #4]
  (void)HAL_UART_Transmit(&huart1, (uint8_t *)message, (uint16_t)strlen(message), 10);
 800f0fc:	6878      	ldr	r0, [r7, #4]
 800f0fe:	f7f1 f8ef 	bl	80002e0 <strlen>
 800f102:	4603      	mov	r3, r0
 800f104:	b29a      	uxth	r2, r3
 800f106:	230a      	movs	r3, #10
 800f108:	6879      	ldr	r1, [r7, #4]
 800f10a:	4803      	ldr	r0, [pc, #12]	@ (800f118 <uart_log+0x24>)
 800f10c:	f7fb fa54 	bl	800a5b8 <HAL_UART_Transmit>
}
 800f110:	bf00      	nop
 800f112:	3708      	adds	r7, #8
 800f114:	46bd      	mov	sp, r7
 800f116:	bd80      	pop	{r7, pc}
 800f118:	240088b4 	.word	0x240088b4

0800f11c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800f11c:	b590      	push	{r4, r7, lr}
 800f11e:	b0af      	sub	sp, #188	@ 0xbc
 800f120:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800f122:	f7f1 facb 	bl	80006bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800f126:	f000 f903 	bl	800f330 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800f12a:	f000 f97d 	bl	800f428 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800f12e:	f7ff fed7 	bl	800eee0 <MX_GPIO_Init>
  MX_DMA_Init();
 800f132:	f7ff fead 	bl	800ee90 <MX_DMA_Init>
  MX_SAI1_Init();
 800f136:	f000 ffe5 	bl	8010104 <MX_SAI1_Init>
  MX_USART1_UART_Init();
 800f13a:	f001 fb15 	bl	8010768 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 800f13e:	f7ff ff31 	bl	800efa4 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 800f142:	f001 fbc7 	bl	80108d4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  char log_buffer[128];
  AudioOut_Init(&hsai_BlockA1);
 800f146:	486a      	ldr	r0, [pc, #424]	@ (800f2f0 <main+0x1d4>)
 800f148:	f7ff fd54 	bl	800ebf4 <AudioOut_Init>
  AudioIn_Init(&hsai_BlockB1);
 800f14c:	4869      	ldr	r0, [pc, #420]	@ (800f2f4 <main+0x1d8>)
 800f14e:	f7ff facf 	bl	800e6f0 <AudioIn_Init>
  bool codec_ok = CS42448_Init(CS42448_I2C_ADDR);
 800f152:	2048      	movs	r0, #72	@ 0x48
 800f154:	f7ff fe00 	bl	800ed58 <CS42448_Init>
 800f158:	4603      	mov	r3, r0
 800f15a:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f


  uart_log("SAI1 CS42448 audio start\r\n");
 800f15e:	4866      	ldr	r0, [pc, #408]	@ (800f2f8 <main+0x1dc>)
 800f160:	f7ff ffc8 	bl	800f0f4 <uart_log>
  if (!codec_ok)
 800f164:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800f168:	f083 0301 	eor.w	r3, r3, #1
 800f16c:	b2db      	uxtb	r3, r3
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d002      	beq.n	800f178 <main+0x5c>
  {
    uart_log("CS42448 init failed\r\n");
 800f172:	4862      	ldr	r0, [pc, #392]	@ (800f2fc <main+0x1e0>)
 800f174:	f7ff ffbe 	bl	800f0f4 <uart_log>
  }


  AudioOut_Start();
 800f178:	f7ff fd64 	bl	800ec44 <AudioOut_Start>
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
                            (uint8_t *)AudioIn_GetBuffer(),
 800f17c:	f7ff fbd0 	bl	800e920 <AudioIn_GetBuffer>
 800f180:	4604      	mov	r4, r0
                            AudioIn_GetBufferSamples());
 800f182:	f7ff fbf9 	bl	800e978 <AudioIn_GetBufferSamples>
 800f186:	4603      	mov	r3, r0
  (void)HAL_SAI_Receive_DMA(&hsai_BlockB1,
 800f188:	b29b      	uxth	r3, r3
 800f18a:	461a      	mov	r2, r3
 800f18c:	4621      	mov	r1, r4
 800f18e:	4859      	ldr	r0, [pc, #356]	@ (800f2f4 <main+0x1d8>)
 800f190:	f7fa fe0c 	bl	8009dac <HAL_SAI_Receive_DMA>
  uart_log("SAI1 DMA started\r\n");
 800f194:	485a      	ldr	r0, [pc, #360]	@ (800f300 <main+0x1e4>)
 800f196:	f7ff ffad 	bl	800f0f4 <uart_log>

  HAL_Delay(200);        // on laisse le DMA dmarrer
 800f19a:	20c8      	movs	r0, #200	@ 0xc8
 800f19c:	f7f1 fb20 	bl	80007e0 <HAL_Delay>
  AudioOut_DebugDump();
 800f1a0:	f7ff fca0 	bl	800eae4 <AudioOut_DebugDump>
  AudioIn_DebugDump();
 800f1a4:	f7ff fb0e 	bl	800e7c4 <AudioIn_DebugDump>
  midi_init();
 800f1a8:	f000 fe44 	bl	800fe34 <midi_init>
  uart_log("MIDI init done\r\n");
 800f1ac:	4855      	ldr	r0, [pc, #340]	@ (800f304 <main+0x1e8>)
 800f1ae:	f7ff ffa1 	bl	800f0f4 <uart_log>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    midi_poll();
 800f1b2:	f000 fe81 	bl	800feb8 <midi_poll>
    static uint32_t last_log_tick = 0;
    static uint32_t last_error = 0;
    static uint32_t last_midi_tick = 0;
    static bool midi_note_state = false;

    uint32_t now = HAL_GetTick();
 800f1b6:	f7f1 fb07 	bl	80007c8 <HAL_GetTick>
 800f1ba:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    if ((now - last_led_tick) >= 500U)
 800f1be:	4b52      	ldr	r3, [pc, #328]	@ (800f308 <main+0x1ec>)
 800f1c0:	681b      	ldr	r3, [r3, #0]
 800f1c2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f1c6:	1ad3      	subs	r3, r2, r3
 800f1c8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800f1cc:	d307      	bcc.n	800f1de <main+0xc2>
    {
      HAL_GPIO_TogglePin(LED_DEBUG_GPIO_Port, LED_DEBUG_Pin);
 800f1ce:	2180      	movs	r1, #128	@ 0x80
 800f1d0:	484e      	ldr	r0, [pc, #312]	@ (800f30c <main+0x1f0>)
 800f1d2:	f7f4 fc56 	bl	8003a82 <HAL_GPIO_TogglePin>
      last_led_tick = now;
 800f1d6:	4a4c      	ldr	r2, [pc, #304]	@ (800f308 <main+0x1ec>)
 800f1d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f1dc:	6013      	str	r3, [r2, #0]
    }

    /* ===== TEST MIDI : Note ON / OFF toutes les secondes ===== */
    if ((now - last_midi_tick) >= 1000U)
 800f1de:	4b4c      	ldr	r3, [pc, #304]	@ (800f310 <main+0x1f4>)
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f1e6:	1ad3      	subs	r3, r2, r3
 800f1e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f1ec:	d323      	bcc.n	800f236 <main+0x11a>
    {
      if (!midi_note_state)
 800f1ee:	4b49      	ldr	r3, [pc, #292]	@ (800f314 <main+0x1f8>)
 800f1f0:	781b      	ldrb	r3, [r3, #0]
 800f1f2:	f083 0301 	eor.w	r3, r3, #1
 800f1f6:	b2db      	uxtb	r3, r3
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d00c      	beq.n	800f216 <main+0xfa>
      {
        midi_note_on(MIDI_DEST_USB, 0, 60, 100);  // C4
 800f1fc:	2364      	movs	r3, #100	@ 0x64
 800f1fe:	223c      	movs	r2, #60	@ 0x3c
 800f200:	2100      	movs	r1, #0
 800f202:	2002      	movs	r0, #2
 800f204:	f000 fe9d 	bl	800ff42 <midi_note_on>
        uart_log("MIDI Note ON\r\n");
 800f208:	4843      	ldr	r0, [pc, #268]	@ (800f318 <main+0x1fc>)
 800f20a:	f7ff ff73 	bl	800f0f4 <uart_log>
        midi_note_state = true;
 800f20e:	4b41      	ldr	r3, [pc, #260]	@ (800f314 <main+0x1f8>)
 800f210:	2201      	movs	r2, #1
 800f212:	701a      	strb	r2, [r3, #0]
 800f214:	e00b      	b.n	800f22e <main+0x112>
      }
      else
      {
        midi_note_off(MIDI_DEST_USB, 0, 60, 0);
 800f216:	2300      	movs	r3, #0
 800f218:	223c      	movs	r2, #60	@ 0x3c
 800f21a:	2100      	movs	r1, #0
 800f21c:	2002      	movs	r0, #2
 800f21e:	f000 fec7 	bl	800ffb0 <midi_note_off>
        uart_log("MIDI Note OFF\r\n");
 800f222:	483e      	ldr	r0, [pc, #248]	@ (800f31c <main+0x200>)
 800f224:	f7ff ff66 	bl	800f0f4 <uart_log>
        midi_note_state = false;
 800f228:	4b3a      	ldr	r3, [pc, #232]	@ (800f314 <main+0x1f8>)
 800f22a:	2200      	movs	r2, #0
 800f22c:	701a      	strb	r2, [r3, #0]
      }

      last_midi_tick = now;
 800f22e:	4a38      	ldr	r2, [pc, #224]	@ (800f310 <main+0x1f4>)
 800f230:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f234:	6013      	str	r3, [r2, #0]
    }
    /* ======================================================== */

    if ((now - last_log_tick) >= 1000U)
 800f236:	4b3a      	ldr	r3, [pc, #232]	@ (800f320 <main+0x204>)
 800f238:	681b      	ldr	r3, [r3, #0]
 800f23a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800f23e:	1ad3      	subs	r3, r2, r3
 800f240:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f244:	d3b5      	bcc.n	800f1b2 <main+0x96>
    {
      uint32_t error = HAL_SAI_GetError(&hsai_BlockA1);
 800f246:	482a      	ldr	r0, [pc, #168]	@ (800f2f0 <main+0x1d4>)
 800f248:	f7fb f806 	bl	800a258 <HAL_SAI_GetError>
 800f24c:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
      uint32_t half = AudioOut_GetHalfEvents();
 800f250:	f7ff fd30 	bl	800ecb4 <AudioOut_GetHalfEvents>
 800f254:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
      uint32_t full = AudioOut_GetFullEvents();
 800f258:	f7ff fd38 	bl	800eccc <AudioOut_GetFullEvents>
 800f25c:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
      uint32_t rx_half = AudioIn_GetHalfEvents();
 800f260:	f7ff fb94 	bl	800e98c <AudioIn_GetHalfEvents>
 800f264:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
      uint32_t rx_full = AudioIn_GetFullEvents();
 800f268:	f7ff fb9c 	bl	800e9a4 <AudioIn_GetFullEvents>
 800f26c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84

      uint32_t frames_per_sec = full * 512;  // 512 = AUDIO_BUFFER_FRAMES
 800f270:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f274:	025b      	lsls	r3, r3, #9
 800f276:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

      snprintf(log_buffer, sizeof(log_buffer),
               "SAI TX state=%lu err=0x%08lX tx_half=%lu tx_full=%lu rx_half=%lu rx_full=%lu frames/s=%lu\r\n",
               (unsigned long)hsai_BlockA1.State,
 800f27a:	4b1d      	ldr	r3, [pc, #116]	@ (800f2f0 <main+0x1d4>)
 800f27c:	f893 3091 	ldrb.w	r3, [r3, #145]	@ 0x91
 800f280:	b2db      	uxtb	r3, r3
      snprintf(log_buffer, sizeof(log_buffer),
 800f282:	461a      	mov	r2, r3
 800f284:	4638      	mov	r0, r7
 800f286:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800f28a:	9305      	str	r3, [sp, #20]
 800f28c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f290:	9304      	str	r3, [sp, #16]
 800f292:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f296:	9303      	str	r3, [sp, #12]
 800f298:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800f29c:	9302      	str	r3, [sp, #8]
 800f29e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800f2a2:	9301      	str	r3, [sp, #4]
 800f2a4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f2a8:	9300      	str	r3, [sp, #0]
 800f2aa:	4613      	mov	r3, r2
 800f2ac:	4a1d      	ldr	r2, [pc, #116]	@ (800f324 <main+0x208>)
 800f2ae:	2180      	movs	r1, #128	@ 0x80
 800f2b0:	f001 ff9a 	bl	80111e8 <sniprintf>
               (unsigned long)rx_half,
               (unsigned long)rx_full,
               (unsigned long)frames_per_sec);


      if (error != 0U && error != last_error)
 800f2b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d014      	beq.n	800f2e6 <main+0x1ca>
 800f2bc:	4b1a      	ldr	r3, [pc, #104]	@ (800f328 <main+0x20c>)
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800f2c4:	429a      	cmp	r2, r3
 800f2c6:	d00e      	beq.n	800f2e6 <main+0x1ca>
      {
        snprintf(log_buffer, sizeof(log_buffer),
 800f2c8:	4638      	mov	r0, r7
 800f2ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f2ce:	4a17      	ldr	r2, [pc, #92]	@ (800f32c <main+0x210>)
 800f2d0:	2180      	movs	r1, #128	@ 0x80
 800f2d2:	f001 ff89 	bl	80111e8 <sniprintf>
                 "SAI error detected: 0x%08lX\r\n", (unsigned long)error);
        uart_log(log_buffer);
 800f2d6:	463b      	mov	r3, r7
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f7ff ff0b 	bl	800f0f4 <uart_log>
        last_error = error;
 800f2de:	4a12      	ldr	r2, [pc, #72]	@ (800f328 <main+0x20c>)
 800f2e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800f2e4:	6013      	str	r3, [r2, #0]
      }

      last_log_tick = now;
 800f2e6:	4a0e      	ldr	r2, [pc, #56]	@ (800f320 <main+0x204>)
 800f2e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f2ec:	6013      	str	r3, [r2, #0]
  {
 800f2ee:	e760      	b.n	800f1b2 <main+0x96>
 800f2f0:	2400868c 	.word	0x2400868c
 800f2f4:	24008724 	.word	0x24008724
 800f2f8:	08011c3c 	.word	0x08011c3c
 800f2fc:	08011c58 	.word	0x08011c58
 800f300:	08011c70 	.word	0x08011c70
 800f304:	08011c84 	.word	0x08011c84
 800f308:	24008230 	.word	0x24008230
 800f30c:	58021c00 	.word	0x58021c00
 800f310:	24008234 	.word	0x24008234
 800f314:	24008238 	.word	0x24008238
 800f318:	08011c98 	.word	0x08011c98
 800f31c:	08011ca8 	.word	0x08011ca8
 800f320:	2400823c 	.word	0x2400823c
 800f324:	08011cb8 	.word	0x08011cb8
 800f328:	24008240 	.word	0x24008240
 800f32c:	08011d14 	.word	0x08011d14

0800f330 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b09c      	sub	sp, #112	@ 0x70
 800f334:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800f336:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f33a:	224c      	movs	r2, #76	@ 0x4c
 800f33c:	2100      	movs	r1, #0
 800f33e:	4618      	mov	r0, r3
 800f340:	f001 ff88 	bl	8011254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800f344:	1d3b      	adds	r3, r7, #4
 800f346:	2220      	movs	r2, #32
 800f348:	2100      	movs	r1, #0
 800f34a:	4618      	mov	r0, r3
 800f34c:	f001 ff82 	bl	8011254 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800f350:	2002      	movs	r0, #2
 800f352:	f7f6 fc0d 	bl	8005b70 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800f356:	2300      	movs	r3, #0
 800f358:	603b      	str	r3, [r7, #0]
 800f35a:	4b31      	ldr	r3, [pc, #196]	@ (800f420 <SystemClock_Config+0xf0>)
 800f35c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f35e:	4a30      	ldr	r2, [pc, #192]	@ (800f420 <SystemClock_Config+0xf0>)
 800f360:	f023 0301 	bic.w	r3, r3, #1
 800f364:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800f366:	4b2e      	ldr	r3, [pc, #184]	@ (800f420 <SystemClock_Config+0xf0>)
 800f368:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f36a:	f003 0301 	and.w	r3, r3, #1
 800f36e:	603b      	str	r3, [r7, #0]
 800f370:	4b2c      	ldr	r3, [pc, #176]	@ (800f424 <SystemClock_Config+0xf4>)
 800f372:	699b      	ldr	r3, [r3, #24]
 800f374:	4a2b      	ldr	r2, [pc, #172]	@ (800f424 <SystemClock_Config+0xf4>)
 800f376:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f37a:	6193      	str	r3, [r2, #24]
 800f37c:	4b29      	ldr	r3, [pc, #164]	@ (800f424 <SystemClock_Config+0xf4>)
 800f37e:	699b      	ldr	r3, [r3, #24]
 800f380:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800f384:	603b      	str	r3, [r7, #0]
 800f386:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800f388:	bf00      	nop
 800f38a:	4b26      	ldr	r3, [pc, #152]	@ (800f424 <SystemClock_Config+0xf4>)
 800f38c:	699b      	ldr	r3, [r3, #24]
 800f38e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800f392:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f396:	d1f8      	bne.n	800f38a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800f398:	2321      	movs	r3, #33	@ 0x21
 800f39a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800f39c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800f3a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800f3a2:	2301      	movs	r3, #1
 800f3a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800f3a6:	2302      	movs	r3, #2
 800f3a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800f3aa:	2302      	movs	r3, #2
 800f3ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800f3ae:	2305      	movs	r3, #5
 800f3b0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 160;
 800f3b2:	23a0      	movs	r3, #160	@ 0xa0
 800f3b4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800f3b6:	2302      	movs	r3, #2
 800f3b8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800f3ba:	2304      	movs	r3, #4
 800f3bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800f3be:	2302      	movs	r3, #2
 800f3c0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 800f3c2:	2308      	movs	r3, #8
 800f3c4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800f3ca:	2300      	movs	r3, #0
 800f3cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800f3ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800f3d2:	4618      	mov	r0, r3
 800f3d4:	f7f6 fc16 	bl	8005c04 <HAL_RCC_OscConfig>
 800f3d8:	4603      	mov	r3, r0
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d001      	beq.n	800f3e2 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800f3de:	f000 f89b 	bl	800f518 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800f3e2:	233f      	movs	r3, #63	@ 0x3f
 800f3e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800f3e6:	2303      	movs	r3, #3
 800f3e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800f3ea:	2300      	movs	r3, #0
 800f3ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800f3ee:	2308      	movs	r3, #8
 800f3f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800f3f2:	2340      	movs	r3, #64	@ 0x40
 800f3f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800f3f6:	2340      	movs	r3, #64	@ 0x40
 800f3f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800f3fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f3fe:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800f400:	2340      	movs	r3, #64	@ 0x40
 800f402:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800f404:	1d3b      	adds	r3, r7, #4
 800f406:	2102      	movs	r1, #2
 800f408:	4618      	mov	r0, r3
 800f40a:	f7f7 f855 	bl	80064b8 <HAL_RCC_ClockConfig>
 800f40e:	4603      	mov	r3, r0
 800f410:	2b00      	cmp	r3, #0
 800f412:	d001      	beq.n	800f418 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 800f414:	f000 f880 	bl	800f518 <Error_Handler>
  }
}
 800f418:	bf00      	nop
 800f41a:	3770      	adds	r7, #112	@ 0x70
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}
 800f420:	58000400 	.word	0x58000400
 800f424:	58024800 	.word	0x58024800

0800f428 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b0b0      	sub	sp, #192	@ 0xc0
 800f42c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800f42e:	463b      	mov	r3, r7
 800f430:	22c0      	movs	r2, #192	@ 0xc0
 800f432:	2100      	movs	r1, #0
 800f434:	4618      	mov	r0, r3
 800f436:	f001 ff0d 	bl	8011254 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI1;
 800f43a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f43e:	f04f 0300 	mov.w	r3, #0
 800f442:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL3.PLL3M = 25;
 800f446:	2319      	movs	r3, #25
 800f448:	62bb      	str	r3, [r7, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 491;
 800f44a:	f240 13eb 	movw	r3, #491	@ 0x1eb
 800f44e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 40;
 800f450:	2328      	movs	r3, #40	@ 0x28
 800f452:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 2;
 800f454:	2302      	movs	r3, #2
 800f456:	637b      	str	r3, [r7, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;
 800f458:	2302      	movs	r3, #2
 800f45a:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 800f45c:	2300      	movs	r3, #0
 800f45e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800f460:	2300      	movs	r3, #0
 800f462:	643b      	str	r3, [r7, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 4260;
 800f464:	f241 03a4 	movw	r3, #4260	@ 0x10a4
 800f468:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLL3;
 800f46a:	2302      	movs	r3, #2
 800f46c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f46e:	463b      	mov	r3, r7
 800f470:	4618      	mov	r0, r3
 800f472:	f7f7 fbad 	bl	8006bd0 <HAL_RCCEx_PeriphCLKConfig>
 800f476:	4603      	mov	r3, r0
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d001      	beq.n	800f480 <PeriphCommonClock_Config+0x58>
  {
    Error_Handler();
 800f47c:	f000 f84c 	bl	800f518 <Error_Handler>
  }
}
 800f480:	bf00      	nop
 800f482:	37c0      	adds	r7, #192	@ 0xc0
 800f484:	46bd      	mov	sp, r7
 800f486:	bd80      	pop	{r7, pc}

0800f488 <HAL_SAI_TxHalfCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b082      	sub	sp, #8
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	681b      	ldr	r3, [r3, #0]
 800f494:	4a04      	ldr	r2, [pc, #16]	@ (800f4a8 <HAL_SAI_TxHalfCpltCallback+0x20>)
 800f496:	4293      	cmp	r3, r2
 800f498:	d101      	bne.n	800f49e <HAL_SAI_TxHalfCpltCallback+0x16>
  {
    AudioOut_ProcessHalf();
 800f49a:	f7ff fbe9 	bl	800ec70 <AudioOut_ProcessHalf>
  }
}
 800f49e:	bf00      	nop
 800f4a0:	3708      	adds	r7, #8
 800f4a2:	46bd      	mov	sp, r7
 800f4a4:	bd80      	pop	{r7, pc}
 800f4a6:	bf00      	nop
 800f4a8:	40015804 	.word	0x40015804

0800f4ac <HAL_SAI_TxCpltCallback>:

void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b082      	sub	sp, #8
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_A)
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	681b      	ldr	r3, [r3, #0]
 800f4b8:	4a04      	ldr	r2, [pc, #16]	@ (800f4cc <HAL_SAI_TxCpltCallback+0x20>)
 800f4ba:	4293      	cmp	r3, r2
 800f4bc:	d101      	bne.n	800f4c2 <HAL_SAI_TxCpltCallback+0x16>
  {
    AudioOut_ProcessFull();
 800f4be:	f7ff fbe7 	bl	800ec90 <AudioOut_ProcessFull>
  }
}
 800f4c2:	bf00      	nop
 800f4c4:	3708      	adds	r7, #8
 800f4c6:	46bd      	mov	sp, r7
 800f4c8:	bd80      	pop	{r7, pc}
 800f4ca:	bf00      	nop
 800f4cc:	40015804 	.word	0x40015804

0800f4d0 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b082      	sub	sp, #8
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	4a04      	ldr	r2, [pc, #16]	@ (800f4f0 <HAL_SAI_RxHalfCpltCallback+0x20>)
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d101      	bne.n	800f4e6 <HAL_SAI_RxHalfCpltCallback+0x16>
  {
    AudioIn_ProcessHalf();
 800f4e2:	f7ff f92f 	bl	800e744 <AudioIn_ProcessHalf>
  }
}
 800f4e6:	bf00      	nop
 800f4e8:	3708      	adds	r7, #8
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}
 800f4ee:	bf00      	nop
 800f4f0:	40015824 	.word	0x40015824

0800f4f4 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 800f4f4:	b580      	push	{r7, lr}
 800f4f6:	b082      	sub	sp, #8
 800f4f8:	af00      	add	r7, sp, #0
 800f4fa:	6078      	str	r0, [r7, #4]
  if (hsai->Instance == SAI1_Block_B)
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	681b      	ldr	r3, [r3, #0]
 800f500:	4a04      	ldr	r2, [pc, #16]	@ (800f514 <HAL_SAI_RxCpltCallback+0x20>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d101      	bne.n	800f50a <HAL_SAI_RxCpltCallback+0x16>
  {
    AudioIn_ProcessFull();
 800f506:	f7ff f93d 	bl	800e784 <AudioIn_ProcessFull>
  }
}
 800f50a:	bf00      	nop
 800f50c:	3708      	adds	r7, #8
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd80      	pop	{r7, pc}
 800f512:	bf00      	nop
 800f514:	40015824 	.word	0x40015824

0800f518 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800f518:	b480      	push	{r7}
 800f51a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800f51c:	b672      	cpsid	i
}
 800f51e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800f520:	bf00      	nop
 800f522:	e7fd      	b.n	800f520 <Error_Handler+0x8>

0800f524 <midi_enter_critical>:
static volatile uint16_t midi_usb_rx_count = 0U;
static volatile uint16_t midi_usb_rx_high_water = 0U;

static volatile bool midi_usb_tx_kick = false;

static inline uint32_t midi_enter_critical(void) {
 800f524:	b480      	push	{r7}
 800f526:	b083      	sub	sp, #12
 800f528:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f52a:	f3ef 8310 	mrs	r3, PRIMASK
 800f52e:	603b      	str	r3, [r7, #0]
  return(result);
 800f530:	683b      	ldr	r3, [r7, #0]
  uint32_t primask = __get_PRIMASK();
 800f532:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800f534:	b672      	cpsid	i
}
 800f536:	bf00      	nop
  __disable_irq();
  return primask;
 800f538:	687b      	ldr	r3, [r7, #4]
}
 800f53a:	4618      	mov	r0, r3
 800f53c:	370c      	adds	r7, #12
 800f53e:	46bd      	mov	sp, r7
 800f540:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f544:	4770      	bx	lr

0800f546 <midi_exit_critical>:

static inline void midi_exit_critical(uint32_t primask) {
 800f546:	b480      	push	{r7}
 800f548:	b085      	sub	sp, #20
 800f54a:	af00      	add	r7, sp, #0
 800f54c:	6078      	str	r0, [r7, #4]
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	f383 8810 	msr	PRIMASK, r3
}
 800f558:	bf00      	nop
  __set_PRIMASK(primask);
}
 800f55a:	bf00      	nop
 800f55c:	3714      	adds	r7, #20
 800f55e:	46bd      	mov	sp, r7
 800f560:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f564:	4770      	bx	lr

0800f566 <midi_in_isr>:

static inline bool midi_in_isr(void) {
 800f566:	b480      	push	{r7}
 800f568:	b083      	sub	sp, #12
 800f56a:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f56c:	f3ef 8305 	mrs	r3, IPSR
 800f570:	607b      	str	r3, [r7, #4]
  return(result);
 800f572:	687b      	ldr	r3, [r7, #4]
  return (__get_IPSR() != 0U);
 800f574:	2b00      	cmp	r3, #0
 800f576:	bf14      	ite	ne
 800f578:	2301      	movne	r3, #1
 800f57a:	2300      	moveq	r3, #0
 800f57c:	b2db      	uxtb	r3, r3
}
 800f57e:	4618      	mov	r0, r3
 800f580:	370c      	adds	r7, #12
 800f582:	46bd      	mov	sp, r7
 800f584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f588:	4770      	bx	lr
	...

0800f58c <usb_device_ready>:

static void backend_usb_device_send(const uint8_t *msg, size_t len);
static void backend_usb_host_send(const uint8_t *msg, size_t len) __attribute__((unused));
static void backend_din_send(const uint8_t *msg, size_t len);

static bool usb_device_ready(void) {
 800f58c:	b580      	push	{r7, lr}
 800f58e:	af00      	add	r7, sp, #0
  return (USBD_MIDI_GetState(&hUsbDeviceFS) == MIDI_IDLE);
 800f590:	4805      	ldr	r0, [pc, #20]	@ (800f5a8 <usb_device_ready+0x1c>)
 800f592:	f7fd fd65 	bl	800d060 <USBD_MIDI_GetState>
 800f596:	4603      	mov	r3, r0
 800f598:	2b00      	cmp	r3, #0
 800f59a:	bf0c      	ite	eq
 800f59c:	2301      	moveq	r3, #1
 800f59e:	2300      	movne	r3, #0
 800f5a0:	b2db      	uxtb	r3, r3
}
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	bd80      	pop	{r7, pc}
 800f5a6:	bf00      	nop
 800f5a8:	24008948 	.word	0x24008948

0800f5ac <usb_device_send_packets>:

static bool usb_device_send_packets(const uint8_t *buffer, uint16_t bytes_len) {
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b082      	sub	sp, #8
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
 800f5b4:	460b      	mov	r3, r1
 800f5b6:	807b      	strh	r3, [r7, #2]
  if (!usb_device_ready()) {
 800f5b8:	f7ff ffe8 	bl	800f58c <usb_device_ready>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	f083 0301 	eor.w	r3, r3, #1
 800f5c2:	b2db      	uxtb	r3, r3
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d001      	beq.n	800f5cc <usb_device_send_packets+0x20>
    return false;
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	e006      	b.n	800f5da <usb_device_send_packets+0x2e>
  }

  USBD_MIDI_SendPackets(&hUsbDeviceFS, (uint8_t *)buffer, bytes_len);
 800f5cc:	887b      	ldrh	r3, [r7, #2]
 800f5ce:	461a      	mov	r2, r3
 800f5d0:	6879      	ldr	r1, [r7, #4]
 800f5d2:	4804      	ldr	r0, [pc, #16]	@ (800f5e4 <usb_device_send_packets+0x38>)
 800f5d4:	f7fd fd52 	bl	800d07c <USBD_MIDI_SendPackets>
  return true;
 800f5d8:	2301      	movs	r3, #1
}
 800f5da:	4618      	mov	r0, r3
 800f5dc:	3708      	adds	r7, #8
 800f5de:	46bd      	mov	sp, r7
 800f5e0:	bd80      	pop	{r7, pc}
 800f5e2:	bf00      	nop
 800f5e4:	24008948 	.word	0x24008948

0800f5e8 <usb_tx_queue_push>:

static bool usb_tx_queue_push(const uint8_t packet[4]) {
 800f5e8:	b580      	push	{r7, lr}
 800f5ea:	b084      	sub	sp, #16
 800f5ec:	af00      	add	r7, sp, #0
 800f5ee:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 800f5f0:	f7ff ff98 	bl	800f524 <midi_enter_critical>
 800f5f4:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count >= MIDI_USB_TX_QUEUE_LEN) {
 800f5f6:	4b2e      	ldr	r3, [pc, #184]	@ (800f6b0 <usb_tx_queue_push+0xc8>)
 800f5f8:	881b      	ldrh	r3, [r3, #0]
 800f5fa:	b29b      	uxth	r3, r3
 800f5fc:	2b7f      	cmp	r3, #127	@ 0x7f
 800f5fe:	d904      	bls.n	800f60a <usb_tx_queue_push+0x22>
#if MIDI_MB_DROP_OLDEST
    midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
    midi_usb_tx_count--;
#else
    midi_exit_critical(primask);
 800f600:	68f8      	ldr	r0, [r7, #12]
 800f602:	f7ff ffa0 	bl	800f546 <midi_exit_critical>
    return false;
 800f606:	2300      	movs	r3, #0
 800f608:	e04e      	b.n	800f6a8 <usb_tx_queue_push+0xc0>
#endif
  }

  midi_usb_tx_queue[midi_usb_tx_head].bytes[0] = packet[0];
 800f60a:	4b2a      	ldr	r3, [pc, #168]	@ (800f6b4 <usb_tx_queue_push+0xcc>)
 800f60c:	881b      	ldrh	r3, [r3, #0]
 800f60e:	b29b      	uxth	r3, r3
 800f610:	461a      	mov	r2, r3
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	7819      	ldrb	r1, [r3, #0]
 800f616:	4b28      	ldr	r3, [pc, #160]	@ (800f6b8 <usb_tx_queue_push+0xd0>)
 800f618:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[1] = packet[1];
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	3301      	adds	r3, #1
 800f620:	4a24      	ldr	r2, [pc, #144]	@ (800f6b4 <usb_tx_queue_push+0xcc>)
 800f622:	8812      	ldrh	r2, [r2, #0]
 800f624:	b292      	uxth	r2, r2
 800f626:	4610      	mov	r0, r2
 800f628:	7819      	ldrb	r1, [r3, #0]
 800f62a:	4a23      	ldr	r2, [pc, #140]	@ (800f6b8 <usb_tx_queue_push+0xd0>)
 800f62c:	0083      	lsls	r3, r0, #2
 800f62e:	4413      	add	r3, r2
 800f630:	460a      	mov	r2, r1
 800f632:	705a      	strb	r2, [r3, #1]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[2] = packet[2];
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	3302      	adds	r3, #2
 800f638:	4a1e      	ldr	r2, [pc, #120]	@ (800f6b4 <usb_tx_queue_push+0xcc>)
 800f63a:	8812      	ldrh	r2, [r2, #0]
 800f63c:	b292      	uxth	r2, r2
 800f63e:	4610      	mov	r0, r2
 800f640:	7819      	ldrb	r1, [r3, #0]
 800f642:	4a1d      	ldr	r2, [pc, #116]	@ (800f6b8 <usb_tx_queue_push+0xd0>)
 800f644:	0083      	lsls	r3, r0, #2
 800f646:	4413      	add	r3, r2
 800f648:	460a      	mov	r2, r1
 800f64a:	709a      	strb	r2, [r3, #2]
  midi_usb_tx_queue[midi_usb_tx_head].bytes[3] = packet[3];
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	3303      	adds	r3, #3
 800f650:	4a18      	ldr	r2, [pc, #96]	@ (800f6b4 <usb_tx_queue_push+0xcc>)
 800f652:	8812      	ldrh	r2, [r2, #0]
 800f654:	b292      	uxth	r2, r2
 800f656:	4610      	mov	r0, r2
 800f658:	7819      	ldrb	r1, [r3, #0]
 800f65a:	4a17      	ldr	r2, [pc, #92]	@ (800f6b8 <usb_tx_queue_push+0xd0>)
 800f65c:	0083      	lsls	r3, r0, #2
 800f65e:	4413      	add	r3, r2
 800f660:	460a      	mov	r2, r1
 800f662:	70da      	strb	r2, [r3, #3]

  midi_usb_tx_head = (uint16_t)((midi_usb_tx_head + 1U) % MIDI_USB_TX_QUEUE_LEN);
 800f664:	4b13      	ldr	r3, [pc, #76]	@ (800f6b4 <usb_tx_queue_push+0xcc>)
 800f666:	881b      	ldrh	r3, [r3, #0]
 800f668:	b29b      	uxth	r3, r3
 800f66a:	3301      	adds	r3, #1
 800f66c:	b29b      	uxth	r3, r3
 800f66e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f672:	b29a      	uxth	r2, r3
 800f674:	4b0f      	ldr	r3, [pc, #60]	@ (800f6b4 <usb_tx_queue_push+0xcc>)
 800f676:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count++;
 800f678:	4b0d      	ldr	r3, [pc, #52]	@ (800f6b0 <usb_tx_queue_push+0xc8>)
 800f67a:	881b      	ldrh	r3, [r3, #0]
 800f67c:	b29b      	uxth	r3, r3
 800f67e:	3301      	adds	r3, #1
 800f680:	b29a      	uxth	r2, r3
 800f682:	4b0b      	ldr	r3, [pc, #44]	@ (800f6b0 <usb_tx_queue_push+0xc8>)
 800f684:	801a      	strh	r2, [r3, #0]
  if (midi_usb_tx_count > midi_usb_tx_high_water) {
 800f686:	4b0a      	ldr	r3, [pc, #40]	@ (800f6b0 <usb_tx_queue_push+0xc8>)
 800f688:	881b      	ldrh	r3, [r3, #0]
 800f68a:	b29a      	uxth	r2, r3
 800f68c:	4b0b      	ldr	r3, [pc, #44]	@ (800f6bc <usb_tx_queue_push+0xd4>)
 800f68e:	881b      	ldrh	r3, [r3, #0]
 800f690:	b29b      	uxth	r3, r3
 800f692:	429a      	cmp	r2, r3
 800f694:	d904      	bls.n	800f6a0 <usb_tx_queue_push+0xb8>
    midi_usb_tx_high_water = midi_usb_tx_count;
 800f696:	4b06      	ldr	r3, [pc, #24]	@ (800f6b0 <usb_tx_queue_push+0xc8>)
 800f698:	881b      	ldrh	r3, [r3, #0]
 800f69a:	b29a      	uxth	r2, r3
 800f69c:	4b07      	ldr	r3, [pc, #28]	@ (800f6bc <usb_tx_queue_push+0xd4>)
 800f69e:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 800f6a0:	68f8      	ldr	r0, [r7, #12]
 800f6a2:	f7ff ff50 	bl	800f546 <midi_exit_critical>
  return true;
 800f6a6:	2301      	movs	r3, #1
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	3710      	adds	r7, #16
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}
 800f6b0:	2400867c 	.word	0x2400867c
 800f6b4:	24008678 	.word	0x24008678
 800f6b8:	24008278 	.word	0x24008278
 800f6bc:	2400867e 	.word	0x2400867e

0800f6c0 <usb_tx_queue_pop>:

static bool usb_tx_queue_pop(midi_usb_packet_t *out) {
 800f6c0:	b580      	push	{r7, lr}
 800f6c2:	b084      	sub	sp, #16
 800f6c4:	af00      	add	r7, sp, #0
 800f6c6:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 800f6c8:	f7ff ff2c 	bl	800f524 <midi_enter_critical>
 800f6cc:	60f8      	str	r0, [r7, #12]
  if (midi_usb_tx_count == 0U) {
 800f6ce:	4b16      	ldr	r3, [pc, #88]	@ (800f728 <usb_tx_queue_pop+0x68>)
 800f6d0:	881b      	ldrh	r3, [r3, #0]
 800f6d2:	b29b      	uxth	r3, r3
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d104      	bne.n	800f6e2 <usb_tx_queue_pop+0x22>
    midi_exit_critical(primask);
 800f6d8:	68f8      	ldr	r0, [r7, #12]
 800f6da:	f7ff ff34 	bl	800f546 <midi_exit_critical>
    return false;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	e01d      	b.n	800f71e <usb_tx_queue_pop+0x5e>
  }

  *out = midi_usb_tx_queue[midi_usb_tx_tail];
 800f6e2:	4b12      	ldr	r3, [pc, #72]	@ (800f72c <usb_tx_queue_pop+0x6c>)
 800f6e4:	881b      	ldrh	r3, [r3, #0]
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	6879      	ldr	r1, [r7, #4]
 800f6ea:	4a11      	ldr	r2, [pc, #68]	@ (800f730 <usb_tx_queue_pop+0x70>)
 800f6ec:	009b      	lsls	r3, r3, #2
 800f6ee:	4413      	add	r3, r2
 800f6f0:	6818      	ldr	r0, [r3, #0]
 800f6f2:	6008      	str	r0, [r1, #0]
  midi_usb_tx_tail = (uint16_t)((midi_usb_tx_tail + 1U) % MIDI_USB_TX_QUEUE_LEN);
 800f6f4:	4b0d      	ldr	r3, [pc, #52]	@ (800f72c <usb_tx_queue_pop+0x6c>)
 800f6f6:	881b      	ldrh	r3, [r3, #0]
 800f6f8:	b29b      	uxth	r3, r3
 800f6fa:	3301      	adds	r3, #1
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f702:	b29a      	uxth	r2, r3
 800f704:	4b09      	ldr	r3, [pc, #36]	@ (800f72c <usb_tx_queue_pop+0x6c>)
 800f706:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count--;
 800f708:	4b07      	ldr	r3, [pc, #28]	@ (800f728 <usb_tx_queue_pop+0x68>)
 800f70a:	881b      	ldrh	r3, [r3, #0]
 800f70c:	b29b      	uxth	r3, r3
 800f70e:	3b01      	subs	r3, #1
 800f710:	b29a      	uxth	r2, r3
 800f712:	4b05      	ldr	r3, [pc, #20]	@ (800f728 <usb_tx_queue_pop+0x68>)
 800f714:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 800f716:	68f8      	ldr	r0, [r7, #12]
 800f718:	f7ff ff15 	bl	800f546 <midi_exit_critical>
  return true;
 800f71c:	2301      	movs	r3, #1
}
 800f71e:	4618      	mov	r0, r3
 800f720:	3710      	adds	r7, #16
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}
 800f726:	bf00      	nop
 800f728:	2400867c 	.word	0x2400867c
 800f72c:	2400867a 	.word	0x2400867a
 800f730:	24008278 	.word	0x24008278

0800f734 <usb_rx_queue_push>:

static bool usb_rx_queue_push(const uint8_t packet[4]) {
 800f734:	b580      	push	{r7, lr}
 800f736:	b084      	sub	sp, #16
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 800f73c:	f7ff fef2 	bl	800f524 <midi_enter_critical>
 800f740:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count >= MIDI_USB_RX_QUEUE_LEN) {
 800f742:	4b2e      	ldr	r3, [pc, #184]	@ (800f7fc <usb_rx_queue_push+0xc8>)
 800f744:	881b      	ldrh	r3, [r3, #0]
 800f746:	b29b      	uxth	r3, r3
 800f748:	2b7f      	cmp	r3, #127	@ 0x7f
 800f74a:	d904      	bls.n	800f756 <usb_rx_queue_push+0x22>
    midi_exit_critical(primask);
 800f74c:	68f8      	ldr	r0, [r7, #12]
 800f74e:	f7ff fefa 	bl	800f546 <midi_exit_critical>
    return false;
 800f752:	2300      	movs	r3, #0
 800f754:	e04e      	b.n	800f7f4 <usb_rx_queue_push+0xc0>
  }

  midi_usb_rx_queue[midi_usb_rx_head].bytes[0] = packet[0];
 800f756:	4b2a      	ldr	r3, [pc, #168]	@ (800f800 <usb_rx_queue_push+0xcc>)
 800f758:	881b      	ldrh	r3, [r3, #0]
 800f75a:	b29b      	uxth	r3, r3
 800f75c:	461a      	mov	r2, r3
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	7819      	ldrb	r1, [r3, #0]
 800f762:	4b28      	ldr	r3, [pc, #160]	@ (800f804 <usb_rx_queue_push+0xd0>)
 800f764:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[1] = packet[1];
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	3301      	adds	r3, #1
 800f76c:	4a24      	ldr	r2, [pc, #144]	@ (800f800 <usb_rx_queue_push+0xcc>)
 800f76e:	8812      	ldrh	r2, [r2, #0]
 800f770:	b292      	uxth	r2, r2
 800f772:	4610      	mov	r0, r2
 800f774:	7819      	ldrb	r1, [r3, #0]
 800f776:	4a23      	ldr	r2, [pc, #140]	@ (800f804 <usb_rx_queue_push+0xd0>)
 800f778:	0083      	lsls	r3, r0, #2
 800f77a:	4413      	add	r3, r2
 800f77c:	460a      	mov	r2, r1
 800f77e:	705a      	strb	r2, [r3, #1]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[2] = packet[2];
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	3302      	adds	r3, #2
 800f784:	4a1e      	ldr	r2, [pc, #120]	@ (800f800 <usb_rx_queue_push+0xcc>)
 800f786:	8812      	ldrh	r2, [r2, #0]
 800f788:	b292      	uxth	r2, r2
 800f78a:	4610      	mov	r0, r2
 800f78c:	7819      	ldrb	r1, [r3, #0]
 800f78e:	4a1d      	ldr	r2, [pc, #116]	@ (800f804 <usb_rx_queue_push+0xd0>)
 800f790:	0083      	lsls	r3, r0, #2
 800f792:	4413      	add	r3, r2
 800f794:	460a      	mov	r2, r1
 800f796:	709a      	strb	r2, [r3, #2]
  midi_usb_rx_queue[midi_usb_rx_head].bytes[3] = packet[3];
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	3303      	adds	r3, #3
 800f79c:	4a18      	ldr	r2, [pc, #96]	@ (800f800 <usb_rx_queue_push+0xcc>)
 800f79e:	8812      	ldrh	r2, [r2, #0]
 800f7a0:	b292      	uxth	r2, r2
 800f7a2:	4610      	mov	r0, r2
 800f7a4:	7819      	ldrb	r1, [r3, #0]
 800f7a6:	4a17      	ldr	r2, [pc, #92]	@ (800f804 <usb_rx_queue_push+0xd0>)
 800f7a8:	0083      	lsls	r3, r0, #2
 800f7aa:	4413      	add	r3, r2
 800f7ac:	460a      	mov	r2, r1
 800f7ae:	70da      	strb	r2, [r3, #3]

  midi_usb_rx_head = (uint16_t)((midi_usb_rx_head + 1U) % MIDI_USB_RX_QUEUE_LEN);
 800f7b0:	4b13      	ldr	r3, [pc, #76]	@ (800f800 <usb_rx_queue_push+0xcc>)
 800f7b2:	881b      	ldrh	r3, [r3, #0]
 800f7b4:	b29b      	uxth	r3, r3
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	b29b      	uxth	r3, r3
 800f7ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f7be:	b29a      	uxth	r2, r3
 800f7c0:	4b0f      	ldr	r3, [pc, #60]	@ (800f800 <usb_rx_queue_push+0xcc>)
 800f7c2:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count++;
 800f7c4:	4b0d      	ldr	r3, [pc, #52]	@ (800f7fc <usb_rx_queue_push+0xc8>)
 800f7c6:	881b      	ldrh	r3, [r3, #0]
 800f7c8:	b29b      	uxth	r3, r3
 800f7ca:	3301      	adds	r3, #1
 800f7cc:	b29a      	uxth	r2, r3
 800f7ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f7fc <usb_rx_queue_push+0xc8>)
 800f7d0:	801a      	strh	r2, [r3, #0]
  if (midi_usb_rx_count > midi_usb_rx_high_water) {
 800f7d2:	4b0a      	ldr	r3, [pc, #40]	@ (800f7fc <usb_rx_queue_push+0xc8>)
 800f7d4:	881b      	ldrh	r3, [r3, #0]
 800f7d6:	b29a      	uxth	r2, r3
 800f7d8:	4b0b      	ldr	r3, [pc, #44]	@ (800f808 <usb_rx_queue_push+0xd4>)
 800f7da:	881b      	ldrh	r3, [r3, #0]
 800f7dc:	b29b      	uxth	r3, r3
 800f7de:	429a      	cmp	r2, r3
 800f7e0:	d904      	bls.n	800f7ec <usb_rx_queue_push+0xb8>
    midi_usb_rx_high_water = midi_usb_rx_count;
 800f7e2:	4b06      	ldr	r3, [pc, #24]	@ (800f7fc <usb_rx_queue_push+0xc8>)
 800f7e4:	881b      	ldrh	r3, [r3, #0]
 800f7e6:	b29a      	uxth	r2, r3
 800f7e8:	4b07      	ldr	r3, [pc, #28]	@ (800f808 <usb_rx_queue_push+0xd4>)
 800f7ea:	801a      	strh	r2, [r3, #0]
  }
  midi_exit_critical(primask);
 800f7ec:	68f8      	ldr	r0, [r7, #12]
 800f7ee:	f7ff feaa 	bl	800f546 <midi_exit_critical>
  return true;
 800f7f2:	2301      	movs	r3, #1
}
 800f7f4:	4618      	mov	r0, r3
 800f7f6:	3710      	adds	r7, #16
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}
 800f7fc:	24008684 	.word	0x24008684
 800f800:	24008680 	.word	0x24008680
 800f804:	24008478 	.word	0x24008478
 800f808:	24008686 	.word	0x24008686

0800f80c <usb_rx_queue_pop>:

static bool usb_rx_queue_pop(midi_usb_packet_t *out) {
 800f80c:	b580      	push	{r7, lr}
 800f80e:	b084      	sub	sp, #16
 800f810:	af00      	add	r7, sp, #0
 800f812:	6078      	str	r0, [r7, #4]
  uint32_t primask = midi_enter_critical();
 800f814:	f7ff fe86 	bl	800f524 <midi_enter_critical>
 800f818:	60f8      	str	r0, [r7, #12]
  if (midi_usb_rx_count == 0U) {
 800f81a:	4b16      	ldr	r3, [pc, #88]	@ (800f874 <usb_rx_queue_pop+0x68>)
 800f81c:	881b      	ldrh	r3, [r3, #0]
 800f81e:	b29b      	uxth	r3, r3
 800f820:	2b00      	cmp	r3, #0
 800f822:	d104      	bne.n	800f82e <usb_rx_queue_pop+0x22>
    midi_exit_critical(primask);
 800f824:	68f8      	ldr	r0, [r7, #12]
 800f826:	f7ff fe8e 	bl	800f546 <midi_exit_critical>
    return false;
 800f82a:	2300      	movs	r3, #0
 800f82c:	e01d      	b.n	800f86a <usb_rx_queue_pop+0x5e>
  }

  *out = midi_usb_rx_queue[midi_usb_rx_tail];
 800f82e:	4b12      	ldr	r3, [pc, #72]	@ (800f878 <usb_rx_queue_pop+0x6c>)
 800f830:	881b      	ldrh	r3, [r3, #0]
 800f832:	b29b      	uxth	r3, r3
 800f834:	6879      	ldr	r1, [r7, #4]
 800f836:	4a11      	ldr	r2, [pc, #68]	@ (800f87c <usb_rx_queue_pop+0x70>)
 800f838:	009b      	lsls	r3, r3, #2
 800f83a:	4413      	add	r3, r2
 800f83c:	6818      	ldr	r0, [r3, #0]
 800f83e:	6008      	str	r0, [r1, #0]
  midi_usb_rx_tail = (uint16_t)((midi_usb_rx_tail + 1U) % MIDI_USB_RX_QUEUE_LEN);
 800f840:	4b0d      	ldr	r3, [pc, #52]	@ (800f878 <usb_rx_queue_pop+0x6c>)
 800f842:	881b      	ldrh	r3, [r3, #0]
 800f844:	b29b      	uxth	r3, r3
 800f846:	3301      	adds	r3, #1
 800f848:	b29b      	uxth	r3, r3
 800f84a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f84e:	b29a      	uxth	r2, r3
 800f850:	4b09      	ldr	r3, [pc, #36]	@ (800f878 <usb_rx_queue_pop+0x6c>)
 800f852:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count--;
 800f854:	4b07      	ldr	r3, [pc, #28]	@ (800f874 <usb_rx_queue_pop+0x68>)
 800f856:	881b      	ldrh	r3, [r3, #0]
 800f858:	b29b      	uxth	r3, r3
 800f85a:	3b01      	subs	r3, #1
 800f85c:	b29a      	uxth	r2, r3
 800f85e:	4b05      	ldr	r3, [pc, #20]	@ (800f874 <usb_rx_queue_pop+0x68>)
 800f860:	801a      	strh	r2, [r3, #0]
  midi_exit_critical(primask);
 800f862:	68f8      	ldr	r0, [r7, #12]
 800f864:	f7ff fe6f 	bl	800f546 <midi_exit_critical>
  return true;
 800f868:	2301      	movs	r3, #1
}
 800f86a:	4618      	mov	r0, r3
 800f86c:	3710      	adds	r7, #16
 800f86e:	46bd      	mov	sp, r7
 800f870:	bd80      	pop	{r7, pc}
 800f872:	bf00      	nop
 800f874:	24008684 	.word	0x24008684
 800f878:	24008682 	.word	0x24008682
 800f87c:	24008478 	.word	0x24008478

0800f880 <midi_usb_try_flush>:

static void midi_usb_try_flush(void) {
 800f880:	b580      	push	{r7, lr}
 800f882:	b092      	sub	sp, #72	@ 0x48
 800f884:	af00      	add	r7, sp, #0
  uint8_t buffer[4U * MIDI_USB_MAX_BURST];
  uint16_t packets = 0U;
 800f886:	2300      	movs	r3, #0
 800f888:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  if (midi_in_isr()) {
 800f88c:	f7ff fe6b 	bl	800f566 <midi_in_isr>
 800f890:	4603      	mov	r3, r0
 800f892:	2b00      	cmp	r3, #0
 800f894:	d142      	bne.n	800f91c <midi_usb_try_flush+0x9c>
    return;
  }

  if (!usb_device_ready()) {
 800f896:	f7ff fe79 	bl	800f58c <usb_device_ready>
 800f89a:	4603      	mov	r3, r0
 800f89c:	f083 0301 	eor.w	r3, r3, #1
 800f8a0:	b2db      	uxtb	r3, r3
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d13c      	bne.n	800f920 <midi_usb_try_flush+0xa0>
    return;
  }

  while (packets < MIDI_USB_MAX_BURST) {
 800f8a6:	e015      	b.n	800f8d4 <midi_usb_try_flush+0x54>
    midi_usb_packet_t packet;
    if (!usb_tx_queue_pop(&packet)) {
 800f8a8:	463b      	mov	r3, r7
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	f7ff ff08 	bl	800f6c0 <usb_tx_queue_pop>
 800f8b0:	4603      	mov	r3, r0
 800f8b2:	f083 0301 	eor.w	r3, r3, #1
 800f8b6:	b2db      	uxtb	r3, r3
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d110      	bne.n	800f8de <midi_usb_try_flush+0x5e>
      break;
    }
    memcpy(&buffer[packets * 4U], packet.bytes, 4U);
 800f8bc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f8c0:	009b      	lsls	r3, r3, #2
 800f8c2:	1d3a      	adds	r2, r7, #4
 800f8c4:	4413      	add	r3, r2
 800f8c6:	683a      	ldr	r2, [r7, #0]
 800f8c8:	601a      	str	r2, [r3, #0]
    packets++;
 800f8ca:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f8ce:	3301      	adds	r3, #1
 800f8d0:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  while (packets < MIDI_USB_MAX_BURST) {
 800f8d4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f8d8:	2b0f      	cmp	r3, #15
 800f8da:	d9e5      	bls.n	800f8a8 <midi_usb_try_flush+0x28>
 800f8dc:	e000      	b.n	800f8e0 <midi_usb_try_flush+0x60>
      break;
 800f8de:	bf00      	nop
  }

  if (packets == 0U) {
 800f8e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d01d      	beq.n	800f924 <midi_usb_try_flush+0xa4>
    return;
  }

  if (usb_device_send_packets(buffer, (uint16_t)(packets * 4U))) {
 800f8e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f8ec:	009b      	lsls	r3, r3, #2
 800f8ee:	b29a      	uxth	r2, r3
 800f8f0:	1d3b      	adds	r3, r7, #4
 800f8f2:	4611      	mov	r1, r2
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	f7ff fe59 	bl	800f5ac <usb_device_send_packets>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d005      	beq.n	800f90c <midi_usb_try_flush+0x8c>
    midi_tx_stats.tx_sent_batched++;
 800f900:	4b0a      	ldr	r3, [pc, #40]	@ (800f92c <midi_usb_try_flush+0xac>)
 800f902:	685b      	ldr	r3, [r3, #4]
 800f904:	3301      	adds	r3, #1
 800f906:	4a09      	ldr	r2, [pc, #36]	@ (800f92c <midi_usb_try_flush+0xac>)
 800f908:	6053      	str	r3, [r2, #4]
 800f90a:	e00c      	b.n	800f926 <midi_usb_try_flush+0xa6>
  } else {
    midi_tx_stats.usb_not_ready_drops += packets;
 800f90c:	4b07      	ldr	r3, [pc, #28]	@ (800f92c <midi_usb_try_flush+0xac>)
 800f90e:	699a      	ldr	r2, [r3, #24]
 800f910:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800f914:	4413      	add	r3, r2
 800f916:	4a05      	ldr	r2, [pc, #20]	@ (800f92c <midi_usb_try_flush+0xac>)
 800f918:	6193      	str	r3, [r2, #24]
 800f91a:	e004      	b.n	800f926 <midi_usb_try_flush+0xa6>
    return;
 800f91c:	bf00      	nop
 800f91e:	e002      	b.n	800f926 <midi_usb_try_flush+0xa6>
    return;
 800f920:	bf00      	nop
 800f922:	e000      	b.n	800f926 <midi_usb_try_flush+0xa6>
    return;
 800f924:	bf00      	nop
  }
}
 800f926:	3748      	adds	r7, #72	@ 0x48
 800f928:	46bd      	mov	sp, r7
 800f92a:	bd80      	pop	{r7, pc}
 800f92c:	24008244 	.word	0x24008244

0800f930 <usb_midi_decode_packet>:

/* ====================================================================== */
/*                        RCEPTION USB (DCODAGE)                        */
/* ====================================================================== */

static bool usb_midi_decode_packet(const uint8_t pkt[4], midi_msg_t *out) {
 800f930:	b480      	push	{r7}
 800f932:	b085      	sub	sp, #20
 800f934:	af00      	add	r7, sp, #0
 800f936:	6078      	str	r0, [r7, #4]
 800f938:	6039      	str	r1, [r7, #0]
  if (out == NULL) {
 800f93a:	683b      	ldr	r3, [r7, #0]
 800f93c:	2b00      	cmp	r3, #0
 800f93e:	d101      	bne.n	800f944 <usb_midi_decode_packet+0x14>
    return false;
 800f940:	2300      	movs	r3, #0
 800f942:	e094      	b.n	800fa6e <usb_midi_decode_packet+0x13e>
  }

  const uint8_t cin = (uint8_t)(pkt[0] & 0x0F);
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	781b      	ldrb	r3, [r3, #0]
 800f948:	f003 030f 	and.w	r3, r3, #15
 800f94c:	73fb      	strb	r3, [r7, #15]

  switch (cin) {
 800f94e:	7bfb      	ldrb	r3, [r7, #15]
 800f950:	3b02      	subs	r3, #2
 800f952:	2b0d      	cmp	r3, #13
 800f954:	f200 8089 	bhi.w	800fa6a <usb_midi_decode_packet+0x13a>
 800f958:	a201      	add	r2, pc, #4	@ (adr r2, 800f960 <usb_midi_decode_packet+0x30>)
 800f95a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f95e:	bf00      	nop
 800f960:	0800f9df 	.word	0x0800f9df
 800f964:	0800f9fd 	.word	0x0800f9fd
 800f968:	0800fa6b 	.word	0x0800fa6b
 800f96c:	0800fa6b 	.word	0x0800fa6b
 800f970:	0800fa6b 	.word	0x0800fa6b
 800f974:	0800fa6b 	.word	0x0800fa6b
 800f978:	0800f999 	.word	0x0800f999
 800f97c:	0800f999 	.word	0x0800f999
 800f980:	0800f999 	.word	0x0800f999
 800f984:	0800f999 	.word	0x0800f999
 800f988:	0800f9c1 	.word	0x0800f9c1
 800f98c:	0800f9c1 	.word	0x0800f9c1
 800f990:	0800f999 	.word	0x0800f999
 800f994:	0800fa25 	.word	0x0800fa25
    case 0x08: /* Note Off */
    case 0x09: /* Note On */
    case 0x0A: /* Poly Aftertouch */
    case 0x0B: /* Control Change */
    case 0x0E: /* Pitch Bend */
      out->len = 3U;
 800f998:	683b      	ldr	r3, [r7, #0]
 800f99a:	2203      	movs	r2, #3
 800f99c:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800f99e:	687b      	ldr	r3, [r7, #4]
 800f9a0:	3301      	adds	r3, #1
 800f9a2:	781a      	ldrb	r2, [r3, #0]
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	3302      	adds	r3, #2
 800f9ac:	781a      	ldrb	r2, [r3, #0]
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	705a      	strb	r2, [r3, #1]
      out->data[2] = pkt[3];
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	3303      	adds	r3, #3
 800f9b6:	781a      	ldrb	r2, [r3, #0]
 800f9b8:	683b      	ldr	r3, [r7, #0]
 800f9ba:	709a      	strb	r2, [r3, #2]
      return true;
 800f9bc:	2301      	movs	r3, #1
 800f9be:	e056      	b.n	800fa6e <usb_midi_decode_packet+0x13e>

    case 0x0C: /* Program Change */
    case 0x0D: /* Channel Pressure */
      out->len = 2U;
 800f9c0:	683b      	ldr	r3, [r7, #0]
 800f9c2:	2202      	movs	r2, #2
 800f9c4:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	3301      	adds	r3, #1
 800f9ca:	781a      	ldrb	r2, [r3, #0]
 800f9cc:	683b      	ldr	r3, [r7, #0]
 800f9ce:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	3302      	adds	r3, #2
 800f9d4:	781a      	ldrb	r2, [r3, #0]
 800f9d6:	683b      	ldr	r3, [r7, #0]
 800f9d8:	705a      	strb	r2, [r3, #1]
      return true;
 800f9da:	2301      	movs	r3, #1
 800f9dc:	e047      	b.n	800fa6e <usb_midi_decode_packet+0x13e>

    case 0x02: /* System Common 2 bytes (MTC Quarter Frame / Song Select) */
      out->len = 2U;
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	2202      	movs	r2, #2
 800f9e2:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	3301      	adds	r3, #1
 800f9e8:	781a      	ldrb	r2, [r3, #0]
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	3302      	adds	r3, #2
 800f9f2:	781a      	ldrb	r2, [r3, #0]
 800f9f4:	683b      	ldr	r3, [r7, #0]
 800f9f6:	705a      	strb	r2, [r3, #1]
      return true;
 800f9f8:	2301      	movs	r3, #1
 800f9fa:	e038      	b.n	800fa6e <usb_midi_decode_packet+0x13e>

    case 0x03: /* System Common 3 bytes (Song Position Pointer) */
      out->len = 3U;
 800f9fc:	683b      	ldr	r3, [r7, #0]
 800f9fe:	2203      	movs	r2, #3
 800fa00:	70da      	strb	r2, [r3, #3]
      out->data[0] = pkt[1];
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	3301      	adds	r3, #1
 800fa06:	781a      	ldrb	r2, [r3, #0]
 800fa08:	683b      	ldr	r3, [r7, #0]
 800fa0a:	701a      	strb	r2, [r3, #0]
      out->data[1] = pkt[2];
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	3302      	adds	r3, #2
 800fa10:	781a      	ldrb	r2, [r3, #0]
 800fa12:	683b      	ldr	r3, [r7, #0]
 800fa14:	705a      	strb	r2, [r3, #1]
      out->data[2] = pkt[3];
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	3303      	adds	r3, #3
 800fa1a:	781a      	ldrb	r2, [r3, #0]
 800fa1c:	683b      	ldr	r3, [r7, #0]
 800fa1e:	709a      	strb	r2, [r3, #2]
      return true;
 800fa20:	2301      	movs	r3, #1
 800fa22:	e024      	b.n	800fa6e <usb_midi_decode_packet+0x13e>

    case 0x0F: /* Single-byte real-time */
      switch (pkt[1]) {
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	3301      	adds	r3, #1
 800fa28:	781b      	ldrb	r3, [r3, #0]
 800fa2a:	3bf8      	subs	r3, #248	@ 0xf8
 800fa2c:	2b07      	cmp	r3, #7
 800fa2e:	bf8c      	ite	hi
 800fa30:	2201      	movhi	r2, #1
 800fa32:	2200      	movls	r2, #0
 800fa34:	b2d2      	uxtb	r2, r2
 800fa36:	2a00      	cmp	r2, #0
 800fa38:	d115      	bne.n	800fa66 <usb_midi_decode_packet+0x136>
 800fa3a:	22dd      	movs	r2, #221	@ 0xdd
 800fa3c:	fa22 f303 	lsr.w	r3, r2, r3
 800fa40:	f003 0301 	and.w	r3, r3, #1
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	bf14      	ite	ne
 800fa48:	2301      	movne	r3, #1
 800fa4a:	2300      	moveq	r3, #0
 800fa4c:	b2db      	uxtb	r3, r3
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d009      	beq.n	800fa66 <usb_midi_decode_packet+0x136>
        case 0xFA: /* Start */
        case 0xFB: /* Continue */
        case 0xFC: /* Stop */
        case 0xFE: /* Active Sensing */
        case 0xFF: /* System Reset */
          out->len = 1U;
 800fa52:	683b      	ldr	r3, [r7, #0]
 800fa54:	2201      	movs	r2, #1
 800fa56:	70da      	strb	r2, [r3, #3]
          out->data[0] = pkt[1];
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	3301      	adds	r3, #1
 800fa5c:	781a      	ldrb	r2, [r3, #0]
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	701a      	strb	r2, [r3, #0]
          return true;
 800fa62:	2301      	movs	r3, #1
 800fa64:	e003      	b.n	800fa6e <usb_midi_decode_packet+0x13e>
        default:
          return false;
 800fa66:	2300      	movs	r3, #0
 800fa68:	e001      	b.n	800fa6e <usb_midi_decode_packet+0x13e>
      }
      break;

    default:
      break;
 800fa6a:	bf00      	nop
  }

  return false;
 800fa6c:	2300      	movs	r3, #0
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3714      	adds	r7, #20
 800fa72:	46bd      	mov	sp, r7
 800fa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa78:	4770      	bx	lr
 800fa7a:	bf00      	nop

0800fa7c <midi_dispatch_rx_message>:

static void midi_dispatch_rx_message(const midi_msg_t *msg) {
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b082      	sub	sp, #8
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	6078      	str	r0, [r7, #4]
  midi_internal_receive(msg->data, msg->len);
 800fa84:	687a      	ldr	r2, [r7, #4]
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	78db      	ldrb	r3, [r3, #3]
 800fa8a:	4619      	mov	r1, r3
 800fa8c:	4610      	mov	r0, r2
 800fa8e:	f000 f9c6 	bl	800fe1e <midi_internal_receive>

  if ((midi_rx_dest == MIDI_DEST_UART) || (midi_rx_dest == MIDI_DEST_BOTH)) {
 800fa92:	4b09      	ldr	r3, [pc, #36]	@ (800fab8 <midi_dispatch_rx_message+0x3c>)
 800fa94:	781b      	ldrb	r3, [r3, #0]
 800fa96:	2b01      	cmp	r3, #1
 800fa98:	d003      	beq.n	800faa2 <midi_dispatch_rx_message+0x26>
 800fa9a:	4b07      	ldr	r3, [pc, #28]	@ (800fab8 <midi_dispatch_rx_message+0x3c>)
 800fa9c:	781b      	ldrb	r3, [r3, #0]
 800fa9e:	2b03      	cmp	r3, #3
 800faa0:	d106      	bne.n	800fab0 <midi_dispatch_rx_message+0x34>
    backend_din_send(msg->data, msg->len);
 800faa2:	687a      	ldr	r2, [r7, #4]
 800faa4:	687b      	ldr	r3, [r7, #4]
 800faa6:	78db      	ldrb	r3, [r3, #3]
 800faa8:	4619      	mov	r1, r3
 800faaa:	4610      	mov	r0, r2
 800faac:	f000 f9ac 	bl	800fe08 <backend_din_send>
  }
}
 800fab0:	bf00      	nop
 800fab2:	3708      	adds	r7, #8
 800fab4:	46bd      	mov	sp, r7
 800fab6:	bd80      	pop	{r7, pc}
 800fab8:	2400009f 	.word	0x2400009f

0800fabc <midi_process_usb_rx>:

static void midi_process_usb_rx(void) {
 800fabc:	b580      	push	{r7, lr}
 800fabe:	b084      	sub	sp, #16
 800fac0:	af00      	add	r7, sp, #0
  uint32_t processed = 0U;
 800fac2:	2300      	movs	r3, #0
 800fac4:	60fb      	str	r3, [r7, #12]
  while (processed < MIDI_USB_MAX_BURST) {
 800fac6:	e028      	b.n	800fb1a <midi_process_usb_rx+0x5e>
    midi_usb_packet_t packet;
    if (!usb_rx_queue_pop(&packet)) {
 800fac8:	f107 0308 	add.w	r3, r7, #8
 800facc:	4618      	mov	r0, r3
 800face:	f7ff fe9d 	bl	800f80c <usb_rx_queue_pop>
 800fad2:	4603      	mov	r3, r0
 800fad4:	f083 0301 	eor.w	r3, r3, #1
 800fad8:	b2db      	uxtb	r3, r3
 800fada:	2b00      	cmp	r3, #0
 800fadc:	d001      	beq.n	800fae2 <midi_process_usb_rx+0x26>
      break;
 800fade:	bf00      	nop
    } else {
      midi_rx_stats.usb_rx_ignored++;
    }
    processed++;
  }
}
 800fae0:	e01e      	b.n	800fb20 <midi_process_usb_rx+0x64>
    if (usb_midi_decode_packet(packet.bytes, &msg)) {
 800fae2:	1d3a      	adds	r2, r7, #4
 800fae4:	f107 0308 	add.w	r3, r7, #8
 800fae8:	4611      	mov	r1, r2
 800faea:	4618      	mov	r0, r3
 800faec:	f7ff ff20 	bl	800f930 <usb_midi_decode_packet>
 800faf0:	4603      	mov	r3, r0
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d009      	beq.n	800fb0a <midi_process_usb_rx+0x4e>
      midi_dispatch_rx_message(&msg);
 800faf6:	1d3b      	adds	r3, r7, #4
 800faf8:	4618      	mov	r0, r3
 800fafa:	f7ff ffbf 	bl	800fa7c <midi_dispatch_rx_message>
      midi_rx_stats.usb_rx_decoded++;
 800fafe:	4b0a      	ldr	r3, [pc, #40]	@ (800fb28 <midi_process_usb_rx+0x6c>)
 800fb00:	689b      	ldr	r3, [r3, #8]
 800fb02:	3301      	adds	r3, #1
 800fb04:	4a08      	ldr	r2, [pc, #32]	@ (800fb28 <midi_process_usb_rx+0x6c>)
 800fb06:	6093      	str	r3, [r2, #8]
 800fb08:	e004      	b.n	800fb14 <midi_process_usb_rx+0x58>
      midi_rx_stats.usb_rx_ignored++;
 800fb0a:	4b07      	ldr	r3, [pc, #28]	@ (800fb28 <midi_process_usb_rx+0x6c>)
 800fb0c:	68db      	ldr	r3, [r3, #12]
 800fb0e:	3301      	adds	r3, #1
 800fb10:	4a05      	ldr	r2, [pc, #20]	@ (800fb28 <midi_process_usb_rx+0x6c>)
 800fb12:	60d3      	str	r3, [r2, #12]
    processed++;
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	3301      	adds	r3, #1
 800fb18:	60fb      	str	r3, [r7, #12]
  while (processed < MIDI_USB_MAX_BURST) {
 800fb1a:	68fb      	ldr	r3, [r7, #12]
 800fb1c:	2b0f      	cmp	r3, #15
 800fb1e:	d9d3      	bls.n	800fac8 <midi_process_usb_rx+0xc>
}
 800fb20:	bf00      	nop
 800fb22:	3710      	adds	r7, #16
 800fb24:	46bd      	mov	sp, r7
 800fb26:	bd80      	pop	{r7, pc}
 800fb28:	24008260 	.word	0x24008260

0800fb2c <usb_device_enqueue_packet>:

/* ====================================================================== */
/*                       TRANSMISSION USB (PROTOCOLE)                     */
/* ====================================================================== */

static void usb_device_enqueue_packet(const uint8_t packet[4]) {
 800fb2c:	b580      	push	{r7, lr}
 800fb2e:	b082      	sub	sp, #8
 800fb30:	af00      	add	r7, sp, #0
 800fb32:	6078      	str	r0, [r7, #4]
  if (!usb_tx_queue_push(packet)) {
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f7ff fd57 	bl	800f5e8 <usb_tx_queue_push>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	f083 0301 	eor.w	r3, r3, #1
 800fb40:	b2db      	uxtb	r3, r3
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d004      	beq.n	800fb50 <usb_device_enqueue_packet+0x24>
    midi_tx_stats.tx_mb_drops++;
 800fb46:	4b04      	ldr	r3, [pc, #16]	@ (800fb58 <usb_device_enqueue_packet+0x2c>)
 800fb48:	695b      	ldr	r3, [r3, #20]
 800fb4a:	3301      	adds	r3, #1
 800fb4c:	4a02      	ldr	r2, [pc, #8]	@ (800fb58 <usb_device_enqueue_packet+0x2c>)
 800fb4e:	6153      	str	r3, [r2, #20]
  }
}
 800fb50:	bf00      	nop
 800fb52:	3708      	adds	r7, #8
 800fb54:	46bd      	mov	sp, r7
 800fb56:	bd80      	pop	{r7, pc}
 800fb58:	24008244 	.word	0x24008244

0800fb5c <backend_usb_device_send>:

static void backend_usb_device_send(const uint8_t *msg, size_t len) {
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b084      	sub	sp, #16
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	6078      	str	r0, [r7, #4]
 800fb64:	6039      	str	r1, [r7, #0]
  uint8_t packet[4] = {0, 0, 0, 0};
 800fb66:	2300      	movs	r3, #0
 800fb68:	60bb      	str	r3, [r7, #8]
  const uint8_t st = msg[0];
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	781b      	ldrb	r3, [r3, #0]
 800fb6e:	73fb      	strb	r3, [r7, #15]
  const uint8_t cable = (uint8_t)(MIDI_USB_CABLE << 4);
 800fb70:	2300      	movs	r3, #0
 800fb72:	73bb      	strb	r3, [r7, #14]

  /* Channel Voice */
  if ((st & 0xF0U) == 0x80U && len >= 3U) {
 800fb74:	7bfb      	ldrb	r3, [r7, #15]
 800fb76:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fb7a:	2b80      	cmp	r3, #128	@ 0x80
 800fb7c:	d113      	bne.n	800fba6 <backend_usb_device_send+0x4a>
 800fb7e:	683b      	ldr	r3, [r7, #0]
 800fb80:	2b02      	cmp	r3, #2
 800fb82:	d910      	bls.n	800fba6 <backend_usb_device_send+0x4a>
    packet[0] = (uint8_t)(cable | 0x08U);
 800fb84:	7bbb      	ldrb	r3, [r7, #14]
 800fb86:	f043 0308 	orr.w	r3, r3, #8
 800fb8a:	b2db      	uxtb	r3, r3
 800fb8c:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	781b      	ldrb	r3, [r3, #0]
 800fb92:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fb94:	687b      	ldr	r3, [r7, #4]
 800fb96:	3301      	adds	r3, #1
 800fb98:	781b      	ldrb	r3, [r3, #0]
 800fb9a:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 800fb9c:	687b      	ldr	r3, [r7, #4]
 800fb9e:	3302      	adds	r3, #2
 800fba0:	781b      	ldrb	r3, [r3, #0]
 800fba2:	72fb      	strb	r3, [r7, #11]
 800fba4:	e100      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0x90U && len >= 3U) {
 800fba6:	7bfb      	ldrb	r3, [r7, #15]
 800fba8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fbac:	2b90      	cmp	r3, #144	@ 0x90
 800fbae:	d113      	bne.n	800fbd8 <backend_usb_device_send+0x7c>
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	2b02      	cmp	r3, #2
 800fbb4:	d910      	bls.n	800fbd8 <backend_usb_device_send+0x7c>
    packet[0] = (uint8_t)(cable | 0x09U);
 800fbb6:	7bbb      	ldrb	r3, [r7, #14]
 800fbb8:	f043 0309 	orr.w	r3, r3, #9
 800fbbc:	b2db      	uxtb	r3, r3
 800fbbe:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fbc0:	687b      	ldr	r3, [r7, #4]
 800fbc2:	781b      	ldrb	r3, [r3, #0]
 800fbc4:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	3301      	adds	r3, #1
 800fbca:	781b      	ldrb	r3, [r3, #0]
 800fbcc:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	3302      	adds	r3, #2
 800fbd2:	781b      	ldrb	r3, [r3, #0]
 800fbd4:	72fb      	strb	r3, [r7, #11]
 800fbd6:	e0e7      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xA0U && len >= 3U) {
 800fbd8:	7bfb      	ldrb	r3, [r7, #15]
 800fbda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fbde:	2ba0      	cmp	r3, #160	@ 0xa0
 800fbe0:	d113      	bne.n	800fc0a <backend_usb_device_send+0xae>
 800fbe2:	683b      	ldr	r3, [r7, #0]
 800fbe4:	2b02      	cmp	r3, #2
 800fbe6:	d910      	bls.n	800fc0a <backend_usb_device_send+0xae>
    packet[0] = (uint8_t)(cable | 0x0AU);
 800fbe8:	7bbb      	ldrb	r3, [r7, #14]
 800fbea:	f043 030a 	orr.w	r3, r3, #10
 800fbee:	b2db      	uxtb	r3, r3
 800fbf0:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fbf2:	687b      	ldr	r3, [r7, #4]
 800fbf4:	781b      	ldrb	r3, [r3, #0]
 800fbf6:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	3301      	adds	r3, #1
 800fbfc:	781b      	ldrb	r3, [r3, #0]
 800fbfe:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	3302      	adds	r3, #2
 800fc04:	781b      	ldrb	r3, [r3, #0]
 800fc06:	72fb      	strb	r3, [r7, #11]
 800fc08:	e0ce      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xB0U && len >= 3U) {
 800fc0a:	7bfb      	ldrb	r3, [r7, #15]
 800fc0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc10:	2bb0      	cmp	r3, #176	@ 0xb0
 800fc12:	d113      	bne.n	800fc3c <backend_usb_device_send+0xe0>
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	2b02      	cmp	r3, #2
 800fc18:	d910      	bls.n	800fc3c <backend_usb_device_send+0xe0>
    packet[0] = (uint8_t)(cable | 0x0BU);
 800fc1a:	7bbb      	ldrb	r3, [r7, #14]
 800fc1c:	f043 030b 	orr.w	r3, r3, #11
 800fc20:	b2db      	uxtb	r3, r3
 800fc22:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	781b      	ldrb	r3, [r3, #0]
 800fc28:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fc2a:	687b      	ldr	r3, [r7, #4]
 800fc2c:	3301      	adds	r3, #1
 800fc2e:	781b      	ldrb	r3, [r3, #0]
 800fc30:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	3302      	adds	r3, #2
 800fc36:	781b      	ldrb	r3, [r3, #0]
 800fc38:	72fb      	strb	r3, [r7, #11]
 800fc3a:	e0b5      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xE0U && len >= 3U) {
 800fc3c:	7bfb      	ldrb	r3, [r7, #15]
 800fc3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc42:	2be0      	cmp	r3, #224	@ 0xe0
 800fc44:	d113      	bne.n	800fc6e <backend_usb_device_send+0x112>
 800fc46:	683b      	ldr	r3, [r7, #0]
 800fc48:	2b02      	cmp	r3, #2
 800fc4a:	d910      	bls.n	800fc6e <backend_usb_device_send+0x112>
    packet[0] = (uint8_t)(cable | 0x0EU);
 800fc4c:	7bbb      	ldrb	r3, [r7, #14]
 800fc4e:	f043 030e 	orr.w	r3, r3, #14
 800fc52:	b2db      	uxtb	r3, r3
 800fc54:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	781b      	ldrb	r3, [r3, #0]
 800fc5a:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	3301      	adds	r3, #1
 800fc60:	781b      	ldrb	r3, [r3, #0]
 800fc62:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	3302      	adds	r3, #2
 800fc68:	781b      	ldrb	r3, [r3, #0]
 800fc6a:	72fb      	strb	r3, [r7, #11]
 800fc6c:	e09c      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xC0U && len >= 2U) {
 800fc6e:	7bfb      	ldrb	r3, [r7, #15]
 800fc70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fc74:	2bc0      	cmp	r3, #192	@ 0xc0
 800fc76:	d111      	bne.n	800fc9c <backend_usb_device_send+0x140>
 800fc78:	683b      	ldr	r3, [r7, #0]
 800fc7a:	2b01      	cmp	r3, #1
 800fc7c:	d90e      	bls.n	800fc9c <backend_usb_device_send+0x140>
    packet[0] = (uint8_t)(cable | 0x0CU);
 800fc7e:	7bbb      	ldrb	r3, [r7, #14]
 800fc80:	f043 030c 	orr.w	r3, r3, #12
 800fc84:	b2db      	uxtb	r3, r3
 800fc86:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	781b      	ldrb	r3, [r3, #0]
 800fc8c:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	3301      	adds	r3, #1
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 800fc96:	2300      	movs	r3, #0
 800fc98:	72fb      	strb	r3, [r7, #11]
 800fc9a:	e085      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if ((st & 0xF0U) == 0xD0U && len >= 2U) {
 800fc9c:	7bfb      	ldrb	r3, [r7, #15]
 800fc9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800fca2:	2bd0      	cmp	r3, #208	@ 0xd0
 800fca4:	d111      	bne.n	800fcca <backend_usb_device_send+0x16e>
 800fca6:	683b      	ldr	r3, [r7, #0]
 800fca8:	2b01      	cmp	r3, #1
 800fcaa:	d90e      	bls.n	800fcca <backend_usb_device_send+0x16e>
    packet[0] = (uint8_t)(cable | 0x0DU);
 800fcac:	7bbb      	ldrb	r3, [r7, #14]
 800fcae:	f043 030d 	orr.w	r3, r3, #13
 800fcb2:	b2db      	uxtb	r3, r3
 800fcb4:	723b      	strb	r3, [r7, #8]
    packet[1] = msg[0];
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	781b      	ldrb	r3, [r3, #0]
 800fcba:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	3301      	adds	r3, #1
 800fcc0:	781b      	ldrb	r3, [r3, #0]
 800fcc2:	72bb      	strb	r3, [r7, #10]
    packet[3] = 0U;
 800fcc4:	2300      	movs	r3, #0
 800fcc6:	72fb      	strb	r3, [r7, #11]
 800fcc8:	e06e      	b.n	800fda8 <backend_usb_device_send+0x24c>
  }

  /* System Common */
  else if (st == 0xF1U && len >= 2U) {
 800fcca:	7bfb      	ldrb	r3, [r7, #15]
 800fccc:	2bf1      	cmp	r3, #241	@ 0xf1
 800fcce:	d10e      	bne.n	800fcee <backend_usb_device_send+0x192>
 800fcd0:	683b      	ldr	r3, [r7, #0]
 800fcd2:	2b01      	cmp	r3, #1
 800fcd4:	d90b      	bls.n	800fcee <backend_usb_device_send+0x192>
    packet[0] = (uint8_t)(cable | 0x02U);
 800fcd6:	7bbb      	ldrb	r3, [r7, #14]
 800fcd8:	f043 0302 	orr.w	r3, r3, #2
 800fcdc:	b2db      	uxtb	r3, r3
 800fcde:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF1U;
 800fce0:	23f1      	movs	r3, #241	@ 0xf1
 800fce2:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fce4:	687b      	ldr	r3, [r7, #4]
 800fce6:	3301      	adds	r3, #1
 800fce8:	781b      	ldrb	r3, [r3, #0]
 800fcea:	72bb      	strb	r3, [r7, #10]
 800fcec:	e05c      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if (st == 0xF2U && len >= 3U) {
 800fcee:	7bfb      	ldrb	r3, [r7, #15]
 800fcf0:	2bf2      	cmp	r3, #242	@ 0xf2
 800fcf2:	d112      	bne.n	800fd1a <backend_usb_device_send+0x1be>
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	2b02      	cmp	r3, #2
 800fcf8:	d90f      	bls.n	800fd1a <backend_usb_device_send+0x1be>
    packet[0] = (uint8_t)(cable | 0x03U);
 800fcfa:	7bbb      	ldrb	r3, [r7, #14]
 800fcfc:	f043 0303 	orr.w	r3, r3, #3
 800fd00:	b2db      	uxtb	r3, r3
 800fd02:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF2U;
 800fd04:	23f2      	movs	r3, #242	@ 0xf2
 800fd06:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	3301      	adds	r3, #1
 800fd0c:	781b      	ldrb	r3, [r3, #0]
 800fd0e:	72bb      	strb	r3, [r7, #10]
    packet[3] = msg[2];
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	3302      	adds	r3, #2
 800fd14:	781b      	ldrb	r3, [r3, #0]
 800fd16:	72fb      	strb	r3, [r7, #11]
 800fd18:	e046      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if (st == 0xF3U && len >= 2U) {
 800fd1a:	7bfb      	ldrb	r3, [r7, #15]
 800fd1c:	2bf3      	cmp	r3, #243	@ 0xf3
 800fd1e:	d10e      	bne.n	800fd3e <backend_usb_device_send+0x1e2>
 800fd20:	683b      	ldr	r3, [r7, #0]
 800fd22:	2b01      	cmp	r3, #1
 800fd24:	d90b      	bls.n	800fd3e <backend_usb_device_send+0x1e2>
    packet[0] = (uint8_t)(cable | 0x02U);
 800fd26:	7bbb      	ldrb	r3, [r7, #14]
 800fd28:	f043 0302 	orr.w	r3, r3, #2
 800fd2c:	b2db      	uxtb	r3, r3
 800fd2e:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF3U;
 800fd30:	23f3      	movs	r3, #243	@ 0xf3
 800fd32:	727b      	strb	r3, [r7, #9]
    packet[2] = msg[1];
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	3301      	adds	r3, #1
 800fd38:	781b      	ldrb	r3, [r3, #0]
 800fd3a:	72bb      	strb	r3, [r7, #10]
 800fd3c:	e034      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else if (st == 0xF6U) {
 800fd3e:	7bfb      	ldrb	r3, [r7, #15]
 800fd40:	2bf6      	cmp	r3, #246	@ 0xf6
 800fd42:	d107      	bne.n	800fd54 <backend_usb_device_send+0x1f8>
    packet[0] = (uint8_t)(cable | 0x0FU);
 800fd44:	7bbb      	ldrb	r3, [r7, #14]
 800fd46:	f043 030f 	orr.w	r3, r3, #15
 800fd4a:	b2db      	uxtb	r3, r3
 800fd4c:	723b      	strb	r3, [r7, #8]
    packet[1] = 0xF6U;
 800fd4e:	23f6      	movs	r3, #246	@ 0xf6
 800fd50:	727b      	strb	r3, [r7, #9]
 800fd52:	e029      	b.n	800fda8 <backend_usb_device_send+0x24c>
  }

  /* Realtime */
  else if (st >= 0xF8U) {
 800fd54:	7bfb      	ldrb	r3, [r7, #15]
 800fd56:	2bf7      	cmp	r3, #247	@ 0xf7
 800fd58:	d907      	bls.n	800fd6a <backend_usb_device_send+0x20e>
    packet[0] = (uint8_t)(cable | 0x0FU);
 800fd5a:	7bbb      	ldrb	r3, [r7, #14]
 800fd5c:	f043 030f 	orr.w	r3, r3, #15
 800fd60:	b2db      	uxtb	r3, r3
 800fd62:	723b      	strb	r3, [r7, #8]
    packet[1] = st;
 800fd64:	7bfb      	ldrb	r3, [r7, #15]
 800fd66:	727b      	strb	r3, [r7, #9]
 800fd68:	e01e      	b.n	800fda8 <backend_usb_device_send+0x24c>
  } else {
    packet[0] = (uint8_t)(cable | 0x0FU);
 800fd6a:	7bbb      	ldrb	r3, [r7, #14]
 800fd6c:	f043 030f 	orr.w	r3, r3, #15
 800fd70:	b2db      	uxtb	r3, r3
 800fd72:	723b      	strb	r3, [r7, #8]
    packet[1] = len > 0U ? msg[0] : 0U;
 800fd74:	683b      	ldr	r3, [r7, #0]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d002      	beq.n	800fd80 <backend_usb_device_send+0x224>
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	781b      	ldrb	r3, [r3, #0]
 800fd7e:	e000      	b.n	800fd82 <backend_usb_device_send+0x226>
 800fd80:	2300      	movs	r3, #0
 800fd82:	727b      	strb	r3, [r7, #9]
    packet[2] = len > 1U ? msg[1] : 0U;
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	2b01      	cmp	r3, #1
 800fd88:	d903      	bls.n	800fd92 <backend_usb_device_send+0x236>
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	781b      	ldrb	r3, [r3, #0]
 800fd90:	e000      	b.n	800fd94 <backend_usb_device_send+0x238>
 800fd92:	2300      	movs	r3, #0
 800fd94:	72bb      	strb	r3, [r7, #10]
    packet[3] = len > 2U ? msg[2] : 0U;
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	2b02      	cmp	r3, #2
 800fd9a:	d903      	bls.n	800fda4 <backend_usb_device_send+0x248>
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	3302      	adds	r3, #2
 800fda0:	781b      	ldrb	r3, [r3, #0]
 800fda2:	e000      	b.n	800fda6 <backend_usb_device_send+0x24a>
 800fda4:	2300      	movs	r3, #0
 800fda6:	72fb      	strb	r3, [r7, #11]
  }

  if (!midi_in_isr() && usb_device_ready() && midi_usb_tx_count == 0U) {
 800fda8:	f7ff fbdd 	bl	800f566 <midi_in_isr>
 800fdac:	4603      	mov	r3, r0
 800fdae:	f083 0301 	eor.w	r3, r3, #1
 800fdb2:	b2db      	uxtb	r3, r3
 800fdb4:	2b00      	cmp	r3, #0
 800fdb6:	d018      	beq.n	800fdea <backend_usb_device_send+0x28e>
 800fdb8:	f7ff fbe8 	bl	800f58c <usb_device_ready>
 800fdbc:	4603      	mov	r3, r0
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d013      	beq.n	800fdea <backend_usb_device_send+0x28e>
 800fdc2:	4b0f      	ldr	r3, [pc, #60]	@ (800fe00 <backend_usb_device_send+0x2a4>)
 800fdc4:	881b      	ldrh	r3, [r3, #0]
 800fdc6:	b29b      	uxth	r3, r3
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d10e      	bne.n	800fdea <backend_usb_device_send+0x28e>
    if (usb_device_send_packets(packet, 4U)) {
 800fdcc:	f107 0308 	add.w	r3, r7, #8
 800fdd0:	2104      	movs	r1, #4
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	f7ff fbea 	bl	800f5ac <usb_device_send_packets>
 800fdd8:	4603      	mov	r3, r0
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d005      	beq.n	800fdea <backend_usb_device_send+0x28e>
      midi_tx_stats.tx_sent_immediate++;
 800fdde:	4b09      	ldr	r3, [pc, #36]	@ (800fe04 <backend_usb_device_send+0x2a8>)
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	3301      	adds	r3, #1
 800fde4:	4a07      	ldr	r2, [pc, #28]	@ (800fe04 <backend_usb_device_send+0x2a8>)
 800fde6:	6013      	str	r3, [r2, #0]
 800fde8:	e006      	b.n	800fdf8 <backend_usb_device_send+0x29c>
      return;
    }
  }

  usb_device_enqueue_packet(packet);
 800fdea:	f107 0308 	add.w	r3, r7, #8
 800fdee:	4618      	mov	r0, r3
 800fdf0:	f7ff fe9c 	bl	800fb2c <usb_device_enqueue_packet>
  midi_usb_try_flush();
 800fdf4:	f7ff fd44 	bl	800f880 <midi_usb_try_flush>
}
 800fdf8:	3710      	adds	r7, #16
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bd80      	pop	{r7, pc}
 800fdfe:	bf00      	nop
 800fe00:	2400867c 	.word	0x2400867c
 800fe04:	24008244 	.word	0x24008244

0800fe08 <backend_din_send>:
  (void)msg;
  (void)len;
  /* Stub: USB Host MIDI backend  implmenter plus tard. */
}

static void backend_din_send(const uint8_t *msg, size_t len) {
 800fe08:	b480      	push	{r7}
 800fe0a:	b083      	sub	sp, #12
 800fe0c:	af00      	add	r7, sp, #0
 800fe0e:	6078      	str	r0, [r7, #4]
 800fe10:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
  /* Stub: MIDI DIN UART backend  implmenter plus tard. */
}
 800fe12:	bf00      	nop
 800fe14:	370c      	adds	r7, #12
 800fe16:	46bd      	mov	sp, r7
 800fe18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe1c:	4770      	bx	lr

0800fe1e <midi_internal_receive>:

/* ====================================================================== */
/*                            API PUBLIQUE                                */
/* ====================================================================== */

__attribute__((weak)) void midi_internal_receive(const uint8_t *msg, size_t len) {
 800fe1e:	b480      	push	{r7}
 800fe20:	b083      	sub	sp, #12
 800fe22:	af00      	add	r7, sp, #0
 800fe24:	6078      	str	r0, [r7, #4]
 800fe26:	6039      	str	r1, [r7, #0]
  (void)msg;
  (void)len;
}
 800fe28:	bf00      	nop
 800fe2a:	370c      	adds	r7, #12
 800fe2c:	46bd      	mov	sp, r7
 800fe2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe32:	4770      	bx	lr

0800fe34 <midi_init>:

void midi_init(void) {
 800fe34:	b580      	push	{r7, lr}
 800fe36:	af00      	add	r7, sp, #0
  if (midi_initialized) {
 800fe38:	4b14      	ldr	r3, [pc, #80]	@ (800fe8c <midi_init+0x58>)
 800fe3a:	781b      	ldrb	r3, [r3, #0]
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d123      	bne.n	800fe88 <midi_init+0x54>
    return;
  }

  midi_initialized = true;
 800fe40:	4b12      	ldr	r3, [pc, #72]	@ (800fe8c <midi_init+0x58>)
 800fe42:	2201      	movs	r2, #1
 800fe44:	701a      	strb	r2, [r3, #0]

  midi_usb_tx_head = 0U;
 800fe46:	4b12      	ldr	r3, [pc, #72]	@ (800fe90 <midi_init+0x5c>)
 800fe48:	2200      	movs	r2, #0
 800fe4a:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_tail = 0U;
 800fe4c:	4b11      	ldr	r3, [pc, #68]	@ (800fe94 <midi_init+0x60>)
 800fe4e:	2200      	movs	r2, #0
 800fe50:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_count = 0U;
 800fe52:	4b11      	ldr	r3, [pc, #68]	@ (800fe98 <midi_init+0x64>)
 800fe54:	2200      	movs	r2, #0
 800fe56:	801a      	strh	r2, [r3, #0]
  midi_usb_tx_high_water = 0U;
 800fe58:	4b10      	ldr	r3, [pc, #64]	@ (800fe9c <midi_init+0x68>)
 800fe5a:	2200      	movs	r2, #0
 800fe5c:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_head = 0U;
 800fe5e:	4b10      	ldr	r3, [pc, #64]	@ (800fea0 <midi_init+0x6c>)
 800fe60:	2200      	movs	r2, #0
 800fe62:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_tail = 0U;
 800fe64:	4b0f      	ldr	r3, [pc, #60]	@ (800fea4 <midi_init+0x70>)
 800fe66:	2200      	movs	r2, #0
 800fe68:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_count = 0U;
 800fe6a:	4b0f      	ldr	r3, [pc, #60]	@ (800fea8 <midi_init+0x74>)
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	801a      	strh	r2, [r3, #0]
  midi_usb_rx_high_water = 0U;
 800fe70:	4b0e      	ldr	r3, [pc, #56]	@ (800feac <midi_init+0x78>)
 800fe72:	2200      	movs	r2, #0
 800fe74:	801a      	strh	r2, [r3, #0]

  midi_usb_rx_drops = 0U;
 800fe76:	4b0e      	ldr	r3, [pc, #56]	@ (800feb0 <midi_init+0x7c>)
 800fe78:	2200      	movs	r2, #0
 800fe7a:	601a      	str	r2, [r3, #0]
  midi_usb_tx_kick = false;
 800fe7c:	4b0d      	ldr	r3, [pc, #52]	@ (800feb4 <midi_init+0x80>)
 800fe7e:	2200      	movs	r2, #0
 800fe80:	701a      	strb	r2, [r3, #0]

  midi_stats_reset();
 800fe82:	f000 f8c1 	bl	8010008 <midi_stats_reset>
 800fe86:	e000      	b.n	800fe8a <midi_init+0x56>
    return;
 800fe88:	bf00      	nop
}
 800fe8a:	bd80      	pop	{r7, pc}
 800fe8c:	24008274 	.word	0x24008274
 800fe90:	24008678 	.word	0x24008678
 800fe94:	2400867a 	.word	0x2400867a
 800fe98:	2400867c 	.word	0x2400867c
 800fe9c:	2400867e 	.word	0x2400867e
 800fea0:	24008680 	.word	0x24008680
 800fea4:	24008682 	.word	0x24008682
 800fea8:	24008684 	.word	0x24008684
 800feac:	24008686 	.word	0x24008686
 800feb0:	24008270 	.word	0x24008270
 800feb4:	24008688 	.word	0x24008688

0800feb8 <midi_poll>:

midi_dest_t midi_get_rx_destination(void) {
  return midi_rx_dest;
}

void midi_poll(void) {
 800feb8:	b580      	push	{r7, lr}
 800feba:	af00      	add	r7, sp, #0
  if (!midi_initialized) {
 800febc:	4b0a      	ldr	r3, [pc, #40]	@ (800fee8 <midi_poll+0x30>)
 800febe:	781b      	ldrb	r3, [r3, #0]
 800fec0:	f083 0301 	eor.w	r3, r3, #1
 800fec4:	b2db      	uxtb	r3, r3
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d10c      	bne.n	800fee4 <midi_poll+0x2c>
    return;
  }

  if (midi_usb_tx_kick) {
 800feca:	4b08      	ldr	r3, [pc, #32]	@ (800feec <midi_poll+0x34>)
 800fecc:	781b      	ldrb	r3, [r3, #0]
 800fece:	b2db      	uxtb	r3, r3
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d002      	beq.n	800feda <midi_poll+0x22>
    midi_usb_tx_kick = false;
 800fed4:	4b05      	ldr	r3, [pc, #20]	@ (800feec <midi_poll+0x34>)
 800fed6:	2200      	movs	r2, #0
 800fed8:	701a      	strb	r2, [r3, #0]
  }

  midi_process_usb_rx();
 800feda:	f7ff fdef 	bl	800fabc <midi_process_usb_rx>
  midi_usb_try_flush();
 800fede:	f7ff fccf 	bl	800f880 <midi_usb_try_flush>
 800fee2:	e000      	b.n	800fee6 <midi_poll+0x2e>
    return;
 800fee4:	bf00      	nop
}
 800fee6:	bd80      	pop	{r7, pc}
 800fee8:	24008274 	.word	0x24008274
 800feec:	24008688 	.word	0x24008688

0800fef0 <midi_send>:

/* ====================================================================== */
/*                            ROUTAGE MIDI                                */
/* ====================================================================== */

static void midi_send(midi_dest_t dest, const uint8_t *msg, size_t len) {
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b084      	sub	sp, #16
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	4603      	mov	r3, r0
 800fef8:	60b9      	str	r1, [r7, #8]
 800fefa:	607a      	str	r2, [r7, #4]
 800fefc:	73fb      	strb	r3, [r7, #15]
  switch (dest) {
 800fefe:	7bfb      	ldrb	r3, [r7, #15]
 800ff00:	2b03      	cmp	r3, #3
 800ff02:	d010      	beq.n	800ff26 <midi_send+0x36>
 800ff04:	2b03      	cmp	r3, #3
 800ff06:	dc17      	bgt.n	800ff38 <midi_send+0x48>
 800ff08:	2b01      	cmp	r3, #1
 800ff0a:	d002      	beq.n	800ff12 <midi_send+0x22>
 800ff0c:	2b02      	cmp	r3, #2
 800ff0e:	d005      	beq.n	800ff1c <midi_send+0x2c>
    case MIDI_DEST_BOTH:
      backend_din_send(msg, len);
      backend_usb_device_send(msg, len);
      break;
    default:
      break;
 800ff10:	e012      	b.n	800ff38 <midi_send+0x48>
      backend_din_send(msg, len);
 800ff12:	6879      	ldr	r1, [r7, #4]
 800ff14:	68b8      	ldr	r0, [r7, #8]
 800ff16:	f7ff ff77 	bl	800fe08 <backend_din_send>
      break;
 800ff1a:	e00e      	b.n	800ff3a <midi_send+0x4a>
      backend_usb_device_send(msg, len);
 800ff1c:	6879      	ldr	r1, [r7, #4]
 800ff1e:	68b8      	ldr	r0, [r7, #8]
 800ff20:	f7ff fe1c 	bl	800fb5c <backend_usb_device_send>
      break;
 800ff24:	e009      	b.n	800ff3a <midi_send+0x4a>
      backend_din_send(msg, len);
 800ff26:	6879      	ldr	r1, [r7, #4]
 800ff28:	68b8      	ldr	r0, [r7, #8]
 800ff2a:	f7ff ff6d 	bl	800fe08 <backend_din_send>
      backend_usb_device_send(msg, len);
 800ff2e:	6879      	ldr	r1, [r7, #4]
 800ff30:	68b8      	ldr	r0, [r7, #8]
 800ff32:	f7ff fe13 	bl	800fb5c <backend_usb_device_send>
      break;
 800ff36:	e000      	b.n	800ff3a <midi_send+0x4a>
      break;
 800ff38:	bf00      	nop
  }
}
 800ff3a:	bf00      	nop
 800ff3c:	3710      	adds	r7, #16
 800ff3e:	46bd      	mov	sp, r7
 800ff40:	bd80      	pop	{r7, pc}

0800ff42 <midi_note_on>:

/* ====================================================================== */
/*                             API MIDI                                   */
/* ====================================================================== */

void midi_note_on(midi_dest_t dest, uint8_t ch, uint8_t note, uint8_t vel) {
 800ff42:	b590      	push	{r4, r7, lr}
 800ff44:	b085      	sub	sp, #20
 800ff46:	af00      	add	r7, sp, #0
 800ff48:	4604      	mov	r4, r0
 800ff4a:	4608      	mov	r0, r1
 800ff4c:	4611      	mov	r1, r2
 800ff4e:	461a      	mov	r2, r3
 800ff50:	4623      	mov	r3, r4
 800ff52:	71fb      	strb	r3, [r7, #7]
 800ff54:	4603      	mov	r3, r0
 800ff56:	71bb      	strb	r3, [r7, #6]
 800ff58:	460b      	mov	r3, r1
 800ff5a:	717b      	strb	r3, [r7, #5]
 800ff5c:	4613      	mov	r3, r2
 800ff5e:	713b      	strb	r3, [r7, #4]
  if ((vel & 0x7FU) == 0U) {
 800ff60:	793b      	ldrb	r3, [r7, #4]
 800ff62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d106      	bne.n	800ff78 <midi_note_on+0x36>
    midi_note_off(dest, ch, note, 0U);
 800ff6a:	797a      	ldrb	r2, [r7, #5]
 800ff6c:	79b9      	ldrb	r1, [r7, #6]
 800ff6e:	79f8      	ldrb	r0, [r7, #7]
 800ff70:	2300      	movs	r3, #0
 800ff72:	f000 f81d 	bl	800ffb0 <midi_note_off>
 800ff76:	e018      	b.n	800ffaa <midi_note_on+0x68>
    return;
  }
  uint8_t msg[3] = { (uint8_t)(0x90U | (ch & 0x0FU)), (uint8_t)(note & 0x7FU), (uint8_t)(vel & 0x7FU) };
 800ff78:	79bb      	ldrb	r3, [r7, #6]
 800ff7a:	f003 030f 	and.w	r3, r3, #15
 800ff7e:	b2db      	uxtb	r3, r3
 800ff80:	f063 036f 	orn	r3, r3, #111	@ 0x6f
 800ff84:	b2db      	uxtb	r3, r3
 800ff86:	733b      	strb	r3, [r7, #12]
 800ff88:	797b      	ldrb	r3, [r7, #5]
 800ff8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff8e:	b2db      	uxtb	r3, r3
 800ff90:	737b      	strb	r3, [r7, #13]
 800ff92:	793b      	ldrb	r3, [r7, #4]
 800ff94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ff98:	b2db      	uxtb	r3, r3
 800ff9a:	73bb      	strb	r3, [r7, #14]
  midi_send(dest, msg, 3U);
 800ff9c:	f107 010c 	add.w	r1, r7, #12
 800ffa0:	79fb      	ldrb	r3, [r7, #7]
 800ffa2:	2203      	movs	r2, #3
 800ffa4:	4618      	mov	r0, r3
 800ffa6:	f7ff ffa3 	bl	800fef0 <midi_send>
}
 800ffaa:	3714      	adds	r7, #20
 800ffac:	46bd      	mov	sp, r7
 800ffae:	bd90      	pop	{r4, r7, pc}

0800ffb0 <midi_note_off>:

void midi_note_off(midi_dest_t dest, uint8_t ch, uint8_t note, uint8_t vel) {
 800ffb0:	b590      	push	{r4, r7, lr}
 800ffb2:	b085      	sub	sp, #20
 800ffb4:	af00      	add	r7, sp, #0
 800ffb6:	4604      	mov	r4, r0
 800ffb8:	4608      	mov	r0, r1
 800ffba:	4611      	mov	r1, r2
 800ffbc:	461a      	mov	r2, r3
 800ffbe:	4623      	mov	r3, r4
 800ffc0:	71fb      	strb	r3, [r7, #7]
 800ffc2:	4603      	mov	r3, r0
 800ffc4:	71bb      	strb	r3, [r7, #6]
 800ffc6:	460b      	mov	r3, r1
 800ffc8:	717b      	strb	r3, [r7, #5]
 800ffca:	4613      	mov	r3, r2
 800ffcc:	713b      	strb	r3, [r7, #4]
  uint8_t msg[3] = { (uint8_t)(0x80U | (ch & 0x0FU)), (uint8_t)(note & 0x7FU), (uint8_t)(vel & 0x7FU) };
 800ffce:	79bb      	ldrb	r3, [r7, #6]
 800ffd0:	f003 030f 	and.w	r3, r3, #15
 800ffd4:	b2db      	uxtb	r3, r3
 800ffd6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ffda:	b2db      	uxtb	r3, r3
 800ffdc:	733b      	strb	r3, [r7, #12]
 800ffde:	797b      	ldrb	r3, [r7, #5]
 800ffe0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ffe4:	b2db      	uxtb	r3, r3
 800ffe6:	737b      	strb	r3, [r7, #13]
 800ffe8:	793b      	ldrb	r3, [r7, #4]
 800ffea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ffee:	b2db      	uxtb	r3, r3
 800fff0:	73bb      	strb	r3, [r7, #14]
  midi_send(dest, msg, 3U);
 800fff2:	f107 010c 	add.w	r1, r7, #12
 800fff6:	79fb      	ldrb	r3, [r7, #7]
 800fff8:	2203      	movs	r2, #3
 800fffa:	4618      	mov	r0, r3
 800fffc:	f7ff ff78 	bl	800fef0 <midi_send>
}
 8010000:	bf00      	nop
 8010002:	3714      	adds	r7, #20
 8010004:	46bd      	mov	sp, r7
 8010006:	bd90      	pop	{r4, r7, pc}

08010008 <midi_stats_reset>:

uint16_t midi_usb_rx_high_watermark(void) {
  return midi_usb_rx_high_water;
}

void midi_stats_reset(void) {
 8010008:	b480      	push	{r7}
 801000a:	b08d      	sub	sp, #52	@ 0x34
 801000c:	af00      	add	r7, sp, #0
  midi_tx_stats = (midi_tx_stats_t){0};
 801000e:	4b0d      	ldr	r3, [pc, #52]	@ (8010044 <midi_stats_reset+0x3c>)
 8010010:	461a      	mov	r2, r3
 8010012:	2300      	movs	r3, #0
 8010014:	6013      	str	r3, [r2, #0]
 8010016:	6053      	str	r3, [r2, #4]
 8010018:	6093      	str	r3, [r2, #8]
 801001a:	60d3      	str	r3, [r2, #12]
 801001c:	6113      	str	r3, [r2, #16]
 801001e:	6153      	str	r3, [r2, #20]
 8010020:	6193      	str	r3, [r2, #24]
  midi_rx_stats = (midi_rx_stats_t){0};
 8010022:	4b09      	ldr	r3, [pc, #36]	@ (8010048 <midi_stats_reset+0x40>)
 8010024:	461a      	mov	r2, r3
 8010026:	2300      	movs	r3, #0
 8010028:	6013      	str	r3, [r2, #0]
 801002a:	6053      	str	r3, [r2, #4]
 801002c:	6093      	str	r3, [r2, #8]
 801002e:	60d3      	str	r3, [r2, #12]
  midi_usb_rx_drops = 0U;
 8010030:	4b06      	ldr	r3, [pc, #24]	@ (801004c <midi_stats_reset+0x44>)
 8010032:	2200      	movs	r2, #0
 8010034:	601a      	str	r2, [r3, #0]
}
 8010036:	bf00      	nop
 8010038:	3734      	adds	r7, #52	@ 0x34
 801003a:	46bd      	mov	sp, r7
 801003c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010040:	4770      	bx	lr
 8010042:	bf00      	nop
 8010044:	24008244 	.word	0x24008244
 8010048:	24008260 	.word	0x24008260
 801004c:	24008270 	.word	0x24008270

08010050 <midi_usb_rx_submit_from_isr>:

/* ====================================================================== */
/*                       CALLBACKS USB MIDI (ISR)                         */
/* ====================================================================== */

void midi_usb_rx_submit_from_isr(const uint8_t *packet, size_t len) {
 8010050:	b580      	push	{r7, lr}
 8010052:	b084      	sub	sp, #16
 8010054:	af00      	add	r7, sp, #0
 8010056:	6078      	str	r0, [r7, #4]
 8010058:	6039      	str	r1, [r7, #0]
  if ((packet == NULL) || (len < 4U)) {
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	2b00      	cmp	r3, #0
 801005e:	d02c      	beq.n	80100ba <midi_usb_rx_submit_from_isr+0x6a>
 8010060:	683b      	ldr	r3, [r7, #0]
 8010062:	2b03      	cmp	r3, #3
 8010064:	d929      	bls.n	80100ba <midi_usb_rx_submit_from_isr+0x6a>
    return;
  }

  size_t packets = len / 4U;
 8010066:	683b      	ldr	r3, [r7, #0]
 8010068:	089b      	lsrs	r3, r3, #2
 801006a:	60bb      	str	r3, [r7, #8]
  for (size_t i = 0U; i < packets; i++) {
 801006c:	2300      	movs	r3, #0
 801006e:	60fb      	str	r3, [r7, #12]
 8010070:	e01e      	b.n	80100b0 <midi_usb_rx_submit_from_isr+0x60>
    if (!usb_rx_queue_push(packet)) {
 8010072:	6878      	ldr	r0, [r7, #4]
 8010074:	f7ff fb5e 	bl	800f734 <usb_rx_queue_push>
 8010078:	4603      	mov	r3, r0
 801007a:	f083 0301 	eor.w	r3, r3, #1
 801007e:	b2db      	uxtb	r3, r3
 8010080:	2b00      	cmp	r3, #0
 8010082:	d00a      	beq.n	801009a <midi_usb_rx_submit_from_isr+0x4a>
      midi_usb_rx_drops++;
 8010084:	4b0f      	ldr	r3, [pc, #60]	@ (80100c4 <midi_usb_rx_submit_from_isr+0x74>)
 8010086:	681b      	ldr	r3, [r3, #0]
 8010088:	3301      	adds	r3, #1
 801008a:	4a0e      	ldr	r2, [pc, #56]	@ (80100c4 <midi_usb_rx_submit_from_isr+0x74>)
 801008c:	6013      	str	r3, [r2, #0]
      midi_rx_stats.usb_rx_drops++;
 801008e:	4b0e      	ldr	r3, [pc, #56]	@ (80100c8 <midi_usb_rx_submit_from_isr+0x78>)
 8010090:	685b      	ldr	r3, [r3, #4]
 8010092:	3301      	adds	r3, #1
 8010094:	4a0c      	ldr	r2, [pc, #48]	@ (80100c8 <midi_usb_rx_submit_from_isr+0x78>)
 8010096:	6053      	str	r3, [r2, #4]
 8010098:	e004      	b.n	80100a4 <midi_usb_rx_submit_from_isr+0x54>
    } else {
      midi_rx_stats.usb_rx_enqueued++;
 801009a:	4b0b      	ldr	r3, [pc, #44]	@ (80100c8 <midi_usb_rx_submit_from_isr+0x78>)
 801009c:	681b      	ldr	r3, [r3, #0]
 801009e:	3301      	adds	r3, #1
 80100a0:	4a09      	ldr	r2, [pc, #36]	@ (80100c8 <midi_usb_rx_submit_from_isr+0x78>)
 80100a2:	6013      	str	r3, [r2, #0]
    }
    packet += 4U;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	3304      	adds	r3, #4
 80100a8:	607b      	str	r3, [r7, #4]
  for (size_t i = 0U; i < packets; i++) {
 80100aa:	68fb      	ldr	r3, [r7, #12]
 80100ac:	3301      	adds	r3, #1
 80100ae:	60fb      	str	r3, [r7, #12]
 80100b0:	68fa      	ldr	r2, [r7, #12]
 80100b2:	68bb      	ldr	r3, [r7, #8]
 80100b4:	429a      	cmp	r2, r3
 80100b6:	d3dc      	bcc.n	8010072 <midi_usb_rx_submit_from_isr+0x22>
 80100b8:	e000      	b.n	80100bc <midi_usb_rx_submit_from_isr+0x6c>
    return;
 80100ba:	bf00      	nop
  }
}
 80100bc:	3710      	adds	r7, #16
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}
 80100c2:	bf00      	nop
 80100c4:	24008270 	.word	0x24008270
 80100c8:	24008260 	.word	0x24008260

080100cc <USBD_MIDI_OnPacketsReceived>:

void USBD_MIDI_OnPacketsReceived(uint8_t *data, uint8_t len) {
 80100cc:	b580      	push	{r7, lr}
 80100ce:	b082      	sub	sp, #8
 80100d0:	af00      	add	r7, sp, #0
 80100d2:	6078      	str	r0, [r7, #4]
 80100d4:	460b      	mov	r3, r1
 80100d6:	70fb      	strb	r3, [r7, #3]
  midi_usb_rx_submit_from_isr(data, len);
 80100d8:	78fb      	ldrb	r3, [r7, #3]
 80100da:	4619      	mov	r1, r3
 80100dc:	6878      	ldr	r0, [r7, #4]
 80100de:	f7ff ffb7 	bl	8010050 <midi_usb_rx_submit_from_isr>
}
 80100e2:	bf00      	nop
 80100e4:	3708      	adds	r7, #8
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}
	...

080100ec <USBD_MIDI_OnPacketsSent>:

void USBD_MIDI_OnPacketsSent(void) {
 80100ec:	b480      	push	{r7}
 80100ee:	af00      	add	r7, sp, #0
  /* Interruption USB: ne pas mettre ici, seulement demander un flush. */
  midi_usb_tx_kick = true;
 80100f0:	4b03      	ldr	r3, [pc, #12]	@ (8010100 <USBD_MIDI_OnPacketsSent+0x14>)
 80100f2:	2201      	movs	r2, #1
 80100f4:	701a      	strb	r2, [r3, #0]
}
 80100f6:	bf00      	nop
 80100f8:	46bd      	mov	sp, r7
 80100fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100fe:	4770      	bx	lr
 8010100:	24008688 	.word	0x24008688

08010104 <MX_SAI1_Init>:
DMA_HandleTypeDef hdma_sai1_a;
DMA_HandleTypeDef hdma_sai1_b;

/* SAI1 init function */
void MX_SAI1_Init(void)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */

  hsai_BlockA1.Instance = SAI1_Block_A;
 8010108:	4b5d      	ldr	r3, [pc, #372]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801010a:	4a5e      	ldr	r2, [pc, #376]	@ (8010284 <MX_SAI1_Init+0x180>)
 801010c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 801010e:	4b5c      	ldr	r3, [pc, #368]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010110:	2200      	movs	r2, #0
 8010112:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8010114:	4b5a      	ldr	r3, [pc, #360]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010116:	2200      	movs	r2, #0
 8010118:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_24;
 801011a:	4b59      	ldr	r3, [pc, #356]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801011c:	22c0      	movs	r2, #192	@ 0xc0
 801011e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8010120:	4b57      	ldr	r3, [pc, #348]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010122:	2200      	movs	r2, #0
 8010124:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8010126:	4b56      	ldr	r3, [pc, #344]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010128:	2200      	movs	r2, #0
 801012a:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 801012c:	4b54      	ldr	r3, [pc, #336]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801012e:	2200      	movs	r2, #0
 8010130:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8010132:	4b53      	ldr	r3, [pc, #332]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010134:	2200      	movs	r2, #0
 8010136:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.NoDivider = SAI_MCK_OVERSAMPLING_DISABLE;
 8010138:	4b51      	ldr	r3, [pc, #324]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801013a:	2200      	movs	r2, #0
 801013c:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 801013e:	4b50      	ldr	r3, [pc, #320]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010140:	2200      	movs	r2, #0
 8010142:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8010144:	4b4e      	ldr	r3, [pc, #312]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010146:	2201      	movs	r2, #1
 8010148:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 801014a:	4b4d      	ldr	r3, [pc, #308]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801014c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8010150:	621a      	str	r2, [r3, #32]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8010152:	4b4b      	ldr	r3, [pc, #300]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010154:	2200      	movs	r2, #0
 8010156:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 8010158:	4b49      	ldr	r3, [pc, #292]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801015a:	2200      	movs	r2, #0
 801015c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 801015e:	4b48      	ldr	r3, [pc, #288]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010160:	2200      	movs	r2, #0
 8010162:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8010164:	4b46      	ldr	r3, [pc, #280]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010166:	2200      	movs	r2, #0
 8010168:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockA1.Init.PdmInit.Activation = DISABLE;
 801016a:	4b45      	ldr	r3, [pc, #276]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801016c:	2200      	movs	r2, #0
 801016e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockA1.Init.PdmInit.MicPairsNbr = 1;
 8010172:	4b43      	ldr	r3, [pc, #268]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010174:	2201      	movs	r2, #1
 8010176:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockA1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8010178:	4b41      	ldr	r3, [pc, #260]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801017a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 801017e:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockA1.FrameInit.FrameLength = 256;
 8010180:	4b3f      	ldr	r3, [pc, #252]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010182:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010186:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 8010188:	4b3d      	ldr	r3, [pc, #244]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801018a:	2201      	movs	r2, #1
 801018c:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 801018e:	4b3c      	ldr	r3, [pc, #240]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010190:	2200      	movs	r2, #0
 8010192:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8010194:	4b3a      	ldr	r3, [pc, #232]	@ (8010280 <MX_SAI1_Init+0x17c>)
 8010196:	2200      	movs	r2, #0
 8010198:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 801019a:	4b39      	ldr	r3, [pc, #228]	@ (8010280 <MX_SAI1_Init+0x17c>)
 801019c:	2200      	movs	r2, #0
 801019e:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80101a0:	4b37      	ldr	r3, [pc, #220]	@ (8010280 <MX_SAI1_Init+0x17c>)
 80101a2:	2200      	movs	r2, #0
 80101a4:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 80101a6:	4b36      	ldr	r3, [pc, #216]	@ (8010280 <MX_SAI1_Init+0x17c>)
 80101a8:	2280      	movs	r2, #128	@ 0x80
 80101aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockA1.SlotInit.SlotNumber = 8;
 80101ac:	4b34      	ldr	r3, [pc, #208]	@ (8010280 <MX_SAI1_Init+0x17c>)
 80101ae:	2208      	movs	r2, #8
 80101b0:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockA1.SlotInit.SlotActive = 0x000000FF;
 80101b2:	4b33      	ldr	r3, [pc, #204]	@ (8010280 <MX_SAI1_Init+0x17c>)
 80101b4:	22ff      	movs	r2, #255	@ 0xff
 80101b6:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80101b8:	4831      	ldr	r0, [pc, #196]	@ (8010280 <MX_SAI1_Init+0x17c>)
 80101ba:	f7f9 fa07 	bl	80095cc <HAL_SAI_Init>
 80101be:	4603      	mov	r3, r0
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d001      	beq.n	80101c8 <MX_SAI1_Init+0xc4>
  {
    Error_Handler();
 80101c4:	f7ff f9a8 	bl	800f518 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80101c8:	4b2f      	ldr	r3, [pc, #188]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101ca:	4a30      	ldr	r2, [pc, #192]	@ (801028c <MX_SAI1_Init+0x188>)
 80101cc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80101ce:	4b2e      	ldr	r3, [pc, #184]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101d0:	2200      	movs	r2, #0
 80101d2:	645a      	str	r2, [r3, #68]	@ 0x44
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 80101d4:	4b2c      	ldr	r3, [pc, #176]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101d6:	2203      	movs	r2, #3
 80101d8:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_24;
 80101da:	4b2b      	ldr	r3, [pc, #172]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101dc:	22c0      	movs	r2, #192	@ 0xc0
 80101de:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80101e0:	4b29      	ldr	r3, [pc, #164]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101e2:	2200      	movs	r2, #0
 80101e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80101e6:	4b28      	ldr	r3, [pc, #160]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101e8:	2200      	movs	r2, #0
 80101ea:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 80101ec:	4b26      	ldr	r3, [pc, #152]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101ee:	2201      	movs	r2, #1
 80101f0:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 80101f2:	4b25      	ldr	r3, [pc, #148]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101f4:	2200      	movs	r2, #0
 80101f6:	615a      	str	r2, [r3, #20]
  hsai_BlockB1.Init.MckOverSampling = SAI_MCK_OVERSAMPLING_DISABLE;
 80101f8:	4b23      	ldr	r3, [pc, #140]	@ (8010288 <MX_SAI1_Init+0x184>)
 80101fa:	2200      	movs	r2, #0
 80101fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 80101fe:	4b22      	ldr	r3, [pc, #136]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010200:	2200      	movs	r2, #0
 8010202:	61da      	str	r2, [r3, #28]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8010204:	4b20      	ldr	r3, [pc, #128]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010206:	2200      	movs	r2, #0
 8010208:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 801020a:	4b1f      	ldr	r3, [pc, #124]	@ (8010288 <MX_SAI1_Init+0x184>)
 801020c:	2200      	movs	r2, #0
 801020e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 8010210:	4b1d      	ldr	r3, [pc, #116]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010212:	2200      	movs	r2, #0
 8010214:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8010216:	4b1c      	ldr	r3, [pc, #112]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010218:	2200      	movs	r2, #0
 801021a:	635a      	str	r2, [r3, #52]	@ 0x34
  hsai_BlockB1.Init.PdmInit.Activation = DISABLE;
 801021c:	4b1a      	ldr	r3, [pc, #104]	@ (8010288 <MX_SAI1_Init+0x184>)
 801021e:	2200      	movs	r2, #0
 8010220:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hsai_BlockB1.Init.PdmInit.MicPairsNbr = 1;
 8010224:	4b18      	ldr	r3, [pc, #96]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010226:	2201      	movs	r2, #1
 8010228:	63da      	str	r2, [r3, #60]	@ 0x3c
  hsai_BlockB1.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 801022a:	4b17      	ldr	r3, [pc, #92]	@ (8010288 <MX_SAI1_Init+0x184>)
 801022c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010230:	641a      	str	r2, [r3, #64]	@ 0x40
  hsai_BlockB1.FrameInit.FrameLength = 256;
 8010232:	4b15      	ldr	r3, [pc, #84]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010234:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010238:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 801023a:	4b13      	ldr	r3, [pc, #76]	@ (8010288 <MX_SAI1_Init+0x184>)
 801023c:	2201      	movs	r2, #1
 801023e:	659a      	str	r2, [r3, #88]	@ 0x58
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8010240:	4b11      	ldr	r3, [pc, #68]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010242:	2200      	movs	r2, #0
 8010244:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8010246:	4b10      	ldr	r3, [pc, #64]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010248:	2200      	movs	r2, #0
 801024a:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 801024c:	4b0e      	ldr	r3, [pc, #56]	@ (8010288 <MX_SAI1_Init+0x184>)
 801024e:	2200      	movs	r2, #0
 8010250:	665a      	str	r2, [r3, #100]	@ 0x64
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8010252:	4b0d      	ldr	r3, [pc, #52]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010254:	2200      	movs	r2, #0
 8010256:	669a      	str	r2, [r3, #104]	@ 0x68
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8010258:	4b0b      	ldr	r3, [pc, #44]	@ (8010288 <MX_SAI1_Init+0x184>)
 801025a:	2280      	movs	r2, #128	@ 0x80
 801025c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hsai_BlockB1.SlotInit.SlotNumber = 8;
 801025e:	4b0a      	ldr	r3, [pc, #40]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010260:	2208      	movs	r2, #8
 8010262:	671a      	str	r2, [r3, #112]	@ 0x70
  hsai_BlockB1.SlotInit.SlotActive = 0x0000003F;
 8010264:	4b08      	ldr	r3, [pc, #32]	@ (8010288 <MX_SAI1_Init+0x184>)
 8010266:	223f      	movs	r2, #63	@ 0x3f
 8010268:	675a      	str	r2, [r3, #116]	@ 0x74
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 801026a:	4807      	ldr	r0, [pc, #28]	@ (8010288 <MX_SAI1_Init+0x184>)
 801026c:	f7f9 f9ae 	bl	80095cc <HAL_SAI_Init>
 8010270:	4603      	mov	r3, r0
 8010272:	2b00      	cmp	r3, #0
 8010274:	d001      	beq.n	801027a <MX_SAI1_Init+0x176>
  {
    Error_Handler();
 8010276:	f7ff f94f 	bl	800f518 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 801027a:	bf00      	nop
 801027c:	bd80      	pop	{r7, pc}
 801027e:	bf00      	nop
 8010280:	2400868c 	.word	0x2400868c
 8010284:	40015804 	.word	0x40015804
 8010288:	24008724 	.word	0x24008724
 801028c:	40015824 	.word	0x40015824

08010290 <HAL_SAI_MspInit>:
static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8010290:	b580      	push	{r7, lr}
 8010292:	b08a      	sub	sp, #40	@ 0x28
 8010294:	af00      	add	r7, sp, #0
 8010296:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(saiHandle->Instance==SAI1_Block_A)
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	681b      	ldr	r3, [r3, #0]
 801029c:	4a77      	ldr	r2, [pc, #476]	@ (801047c <HAL_SAI_MspInit+0x1ec>)
 801029e:	4293      	cmp	r3, r2
 80102a0:	d171      	bne.n	8010386 <HAL_SAI_MspInit+0xf6>
    {
    /* SAI1 clock enable */
    if (SAI1_client == 0)
 80102a2:	4b77      	ldr	r3, [pc, #476]	@ (8010480 <HAL_SAI_MspInit+0x1f0>)
 80102a4:	681b      	ldr	r3, [r3, #0]
 80102a6:	2b00      	cmp	r3, #0
 80102a8:	d116      	bne.n	80102d8 <HAL_SAI_MspInit+0x48>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80102aa:	4b76      	ldr	r3, [pc, #472]	@ (8010484 <HAL_SAI_MspInit+0x1f4>)
 80102ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80102b0:	4a74      	ldr	r2, [pc, #464]	@ (8010484 <HAL_SAI_MspInit+0x1f4>)
 80102b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80102b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80102ba:	4b72      	ldr	r3, [pc, #456]	@ (8010484 <HAL_SAI_MspInit+0x1f4>)
 80102bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80102c0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80102c4:	613b      	str	r3, [r7, #16]
 80102c6:	693b      	ldr	r3, [r7, #16]

    /* Peripheral interrupt init*/
    HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80102c8:	2200      	movs	r2, #0
 80102ca:	2105      	movs	r1, #5
 80102cc:	2057      	movs	r0, #87	@ 0x57
 80102ce:	f7f0 fb92 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80102d2:	2057      	movs	r0, #87	@ 0x57
 80102d4:	f7f0 fba9 	bl	8000a2a <HAL_NVIC_EnableIRQ>
    }
    SAI1_client ++;
 80102d8:	4b69      	ldr	r3, [pc, #420]	@ (8010480 <HAL_SAI_MspInit+0x1f0>)
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	3301      	adds	r3, #1
 80102de:	4a68      	ldr	r2, [pc, #416]	@ (8010480 <HAL_SAI_MspInit+0x1f0>)
 80102e0:	6013      	str	r3, [r2, #0]
    PE2     ------> SAI1_MCLK_A
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80102e2:	2374      	movs	r3, #116	@ 0x74
 80102e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80102e6:	2302      	movs	r3, #2
 80102e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80102ea:	2300      	movs	r3, #0
 80102ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80102ee:	2300      	movs	r3, #0
 80102f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80102f2:	2306      	movs	r3, #6
 80102f4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80102f6:	f107 0314 	add.w	r3, r7, #20
 80102fa:	4619      	mov	r1, r3
 80102fc:	4862      	ldr	r0, [pc, #392]	@ (8010488 <HAL_SAI_MspInit+0x1f8>)
 80102fe:	f7f3 f9f7 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_a.Instance = DMA1_Stream0;
 8010302:	4b62      	ldr	r3, [pc, #392]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010304:	4a62      	ldr	r2, [pc, #392]	@ (8010490 <HAL_SAI_MspInit+0x200>)
 8010306:	601a      	str	r2, [r3, #0]
    hdma_sai1_a.Init.Request = DMA_REQUEST_SAI1_A;
 8010308:	4b60      	ldr	r3, [pc, #384]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801030a:	2257      	movs	r2, #87	@ 0x57
 801030c:	605a      	str	r2, [r3, #4]
    hdma_sai1_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801030e:	4b5f      	ldr	r3, [pc, #380]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010310:	2240      	movs	r2, #64	@ 0x40
 8010312:	609a      	str	r2, [r3, #8]
    hdma_sai1_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8010314:	4b5d      	ldr	r3, [pc, #372]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010316:	2200      	movs	r2, #0
 8010318:	60da      	str	r2, [r3, #12]
    hdma_sai1_a.Init.MemInc = DMA_MINC_ENABLE;
 801031a:	4b5c      	ldr	r3, [pc, #368]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801031c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8010320:	611a      	str	r2, [r3, #16]
    hdma_sai1_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8010322:	4b5a      	ldr	r3, [pc, #360]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010324:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010328:	615a      	str	r2, [r3, #20]
    hdma_sai1_a.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 801032a:	4b58      	ldr	r3, [pc, #352]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801032c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8010330:	619a      	str	r2, [r3, #24]
    hdma_sai1_a.Init.Mode = DMA_CIRCULAR;
 8010332:	4b56      	ldr	r3, [pc, #344]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010334:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010338:	61da      	str	r2, [r3, #28]
    hdma_sai1_a.Init.Priority = DMA_PRIORITY_HIGH;
 801033a:	4b54      	ldr	r3, [pc, #336]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801033c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8010340:	621a      	str	r2, [r3, #32]
    hdma_sai1_a.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8010342:	4b52      	ldr	r3, [pc, #328]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010344:	2204      	movs	r2, #4
 8010346:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_a.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8010348:	4b50      	ldr	r3, [pc, #320]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801034a:	2200      	movs	r2, #0
 801034c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_a.Init.MemBurst = DMA_MBURST_SINGLE;
 801034e:	4b4f      	ldr	r3, [pc, #316]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010350:	2200      	movs	r2, #0
 8010352:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_a.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8010354:	4b4d      	ldr	r3, [pc, #308]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010356:	2200      	movs	r2, #0
 8010358:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_a) != HAL_OK)
 801035a:	484c      	ldr	r0, [pc, #304]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801035c:	f7f0 fb80 	bl	8000a60 <HAL_DMA_Init>
 8010360:	4603      	mov	r3, r0
 8010362:	2b00      	cmp	r3, #0
 8010364:	d001      	beq.n	801036a <HAL_SAI_MspInit+0xda>
    {
      Error_Handler();
 8010366:	f7ff f8d7 	bl	800f518 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_a);
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	4a47      	ldr	r2, [pc, #284]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801036e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8010372:	4a46      	ldr	r2, [pc, #280]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_a);
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	4a44      	ldr	r2, [pc, #272]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 801037c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8010380:	4a42      	ldr	r2, [pc, #264]	@ (801048c <HAL_SAI_MspInit+0x1fc>)
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	6393      	str	r3, [r2, #56]	@ 0x38
    }
    if(saiHandle->Instance==SAI1_Block_B)
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	4a42      	ldr	r2, [pc, #264]	@ (8010494 <HAL_SAI_MspInit+0x204>)
 801038c:	4293      	cmp	r3, r2
 801038e:	d171      	bne.n	8010474 <HAL_SAI_MspInit+0x1e4>
    {
      /* SAI1 clock enable */
      if (SAI1_client == 0)
 8010390:	4b3b      	ldr	r3, [pc, #236]	@ (8010480 <HAL_SAI_MspInit+0x1f0>)
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	2b00      	cmp	r3, #0
 8010396:	d116      	bne.n	80103c6 <HAL_SAI_MspInit+0x136>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 8010398:	4b3a      	ldr	r3, [pc, #232]	@ (8010484 <HAL_SAI_MspInit+0x1f4>)
 801039a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801039e:	4a39      	ldr	r2, [pc, #228]	@ (8010484 <HAL_SAI_MspInit+0x1f4>)
 80103a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80103a4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80103a8:	4b36      	ldr	r3, [pc, #216]	@ (8010484 <HAL_SAI_MspInit+0x1f4>)
 80103aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80103ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80103b2:	60fb      	str	r3, [r7, #12]
 80103b4:	68fb      	ldr	r3, [r7, #12]

      /* Peripheral interrupt init*/
      HAL_NVIC_SetPriority(SAI1_IRQn, 5, 0);
 80103b6:	2200      	movs	r2, #0
 80103b8:	2105      	movs	r1, #5
 80103ba:	2057      	movs	r0, #87	@ 0x57
 80103bc:	f7f0 fb1b 	bl	80009f6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(SAI1_IRQn);
 80103c0:	2057      	movs	r0, #87	@ 0x57
 80103c2:	f7f0 fb32 	bl	8000a2a <HAL_NVIC_EnableIRQ>
      }
    SAI1_client ++;
 80103c6:	4b2e      	ldr	r3, [pc, #184]	@ (8010480 <HAL_SAI_MspInit+0x1f0>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	3301      	adds	r3, #1
 80103cc:	4a2c      	ldr	r2, [pc, #176]	@ (8010480 <HAL_SAI_MspInit+0x1f0>)
 80103ce:	6013      	str	r3, [r2, #0]

    /**SAI1_B_Block_B GPIO Configuration
    PE3     ------> SAI1_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80103d0:	2308      	movs	r3, #8
 80103d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80103d4:	2302      	movs	r3, #2
 80103d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80103d8:	2300      	movs	r3, #0
 80103da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80103dc:	2300      	movs	r3, #0
 80103de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SAI1;
 80103e0:	2306      	movs	r3, #6
 80103e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80103e4:	f107 0314 	add.w	r3, r7, #20
 80103e8:	4619      	mov	r1, r3
 80103ea:	4827      	ldr	r0, [pc, #156]	@ (8010488 <HAL_SAI_MspInit+0x1f8>)
 80103ec:	f7f3 f980 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai1_b.Instance = DMA1_Stream1;
 80103f0:	4b29      	ldr	r3, [pc, #164]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 80103f2:	4a2a      	ldr	r2, [pc, #168]	@ (801049c <HAL_SAI_MspInit+0x20c>)
 80103f4:	601a      	str	r2, [r3, #0]
    hdma_sai1_b.Init.Request = DMA_REQUEST_SAI1_B;
 80103f6:	4b28      	ldr	r3, [pc, #160]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 80103f8:	2258      	movs	r2, #88	@ 0x58
 80103fa:	605a      	str	r2, [r3, #4]
    hdma_sai1_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80103fc:	4b26      	ldr	r3, [pc, #152]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 80103fe:	2200      	movs	r2, #0
 8010400:	609a      	str	r2, [r3, #8]
    hdma_sai1_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8010402:	4b25      	ldr	r3, [pc, #148]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010404:	2200      	movs	r2, #0
 8010406:	60da      	str	r2, [r3, #12]
    hdma_sai1_b.Init.MemInc = DMA_MINC_ENABLE;
 8010408:	4b23      	ldr	r3, [pc, #140]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801040a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801040e:	611a      	str	r2, [r3, #16]
    hdma_sai1_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8010410:	4b21      	ldr	r3, [pc, #132]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010412:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8010416:	615a      	str	r2, [r3, #20]
    hdma_sai1_b.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8010418:	4b1f      	ldr	r3, [pc, #124]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801041a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 801041e:	619a      	str	r2, [r3, #24]
    hdma_sai1_b.Init.Mode = DMA_CIRCULAR;
 8010420:	4b1d      	ldr	r3, [pc, #116]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010422:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8010426:	61da      	str	r2, [r3, #28]
    hdma_sai1_b.Init.Priority = DMA_PRIORITY_HIGH;
 8010428:	4b1b      	ldr	r3, [pc, #108]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801042a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 801042e:	621a      	str	r2, [r3, #32]
    hdma_sai1_b.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8010430:	4b19      	ldr	r3, [pc, #100]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010432:	2204      	movs	r2, #4
 8010434:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai1_b.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8010436:	4b18      	ldr	r3, [pc, #96]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010438:	2200      	movs	r2, #0
 801043a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai1_b.Init.MemBurst = DMA_MBURST_SINGLE;
 801043c:	4b16      	ldr	r3, [pc, #88]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801043e:	2200      	movs	r2, #0
 8010440:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai1_b.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8010442:	4b15      	ldr	r3, [pc, #84]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010444:	2200      	movs	r2, #0
 8010446:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sai1_b) != HAL_OK)
 8010448:	4813      	ldr	r0, [pc, #76]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801044a:	f7f0 fb09 	bl	8000a60 <HAL_DMA_Init>
 801044e:	4603      	mov	r3, r0
 8010450:	2b00      	cmp	r3, #0
 8010452:	d001      	beq.n	8010458 <HAL_SAI_MspInit+0x1c8>
    {
      Error_Handler();
 8010454:	f7ff f860 	bl	800f518 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai1_b);
 8010458:	687b      	ldr	r3, [r7, #4]
 801045a:	4a0f      	ldr	r2, [pc, #60]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801045c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8010460:	4a0d      	ldr	r2, [pc, #52]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai1_b);
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	4a0b      	ldr	r2, [pc, #44]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 801046a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 801046e:	4a0a      	ldr	r2, [pc, #40]	@ (8010498 <HAL_SAI_MspInit+0x208>)
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8010474:	bf00      	nop
 8010476:	3728      	adds	r7, #40	@ 0x28
 8010478:	46bd      	mov	sp, r7
 801047a:	bd80      	pop	{r7, pc}
 801047c:	40015804 	.word	0x40015804
 8010480:	240088ac 	.word	0x240088ac
 8010484:	58024400 	.word	0x58024400
 8010488:	58021000 	.word	0x58021000
 801048c:	240087bc 	.word	0x240087bc
 8010490:	40020010 	.word	0x40020010
 8010494:	40015824 	.word	0x40015824
 8010498:	24008834 	.word	0x24008834
 801049c:	40020028 	.word	0x40020028

080104a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80104a0:	b480      	push	{r7}
 80104a2:	b083      	sub	sp, #12
 80104a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80104a6:	4b0a      	ldr	r3, [pc, #40]	@ (80104d0 <HAL_MspInit+0x30>)
 80104a8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80104ac:	4a08      	ldr	r2, [pc, #32]	@ (80104d0 <HAL_MspInit+0x30>)
 80104ae:	f043 0302 	orr.w	r3, r3, #2
 80104b2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80104b6:	4b06      	ldr	r3, [pc, #24]	@ (80104d0 <HAL_MspInit+0x30>)
 80104b8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80104bc:	f003 0302 	and.w	r3, r3, #2
 80104c0:	607b      	str	r3, [r7, #4]
 80104c2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80104c4:	bf00      	nop
 80104c6:	370c      	adds	r7, #12
 80104c8:	46bd      	mov	sp, r7
 80104ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ce:	4770      	bx	lr
 80104d0:	58024400 	.word	0x58024400

080104d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80104d4:	b480      	push	{r7}
 80104d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80104d8:	bf00      	nop
 80104da:	e7fd      	b.n	80104d8 <NMI_Handler+0x4>

080104dc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80104dc:	b480      	push	{r7}
 80104de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80104e0:	bf00      	nop
 80104e2:	e7fd      	b.n	80104e0 <HardFault_Handler+0x4>

080104e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80104e4:	b480      	push	{r7}
 80104e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80104e8:	bf00      	nop
 80104ea:	e7fd      	b.n	80104e8 <MemManage_Handler+0x4>

080104ec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80104ec:	b480      	push	{r7}
 80104ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80104f0:	bf00      	nop
 80104f2:	e7fd      	b.n	80104f0 <BusFault_Handler+0x4>

080104f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80104f4:	b480      	push	{r7}
 80104f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80104f8:	bf00      	nop
 80104fa:	e7fd      	b.n	80104f8 <UsageFault_Handler+0x4>

080104fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80104fc:	b480      	push	{r7}
 80104fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8010500:	bf00      	nop
 8010502:	46bd      	mov	sp, r7
 8010504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010508:	4770      	bx	lr

0801050a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 801050a:	b480      	push	{r7}
 801050c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 801050e:	bf00      	nop
 8010510:	46bd      	mov	sp, r7
 8010512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010516:	4770      	bx	lr

08010518 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8010518:	b480      	push	{r7}
 801051a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 801051c:	bf00      	nop
 801051e:	46bd      	mov	sp, r7
 8010520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010524:	4770      	bx	lr

08010526 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8010526:	b580      	push	{r7, lr}
 8010528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 801052a:	f7f0 f939 	bl	80007a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 801052e:	bf00      	nop
 8010530:	bd80      	pop	{r7, pc}
	...

08010534 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8010534:	b580      	push	{r7, lr}
 8010536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_a);
 8010538:	4802      	ldr	r0, [pc, #8]	@ (8010544 <DMA1_Stream0_IRQHandler+0x10>)
 801053a:	f7f1 fdbb 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 801053e:	bf00      	nop
 8010540:	bd80      	pop	{r7, pc}
 8010542:	bf00      	nop
 8010544:	240087bc 	.word	0x240087bc

08010548 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8010548:	b580      	push	{r7, lr}
 801054a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai1_b);
 801054c:	4802      	ldr	r0, [pc, #8]	@ (8010558 <DMA1_Stream1_IRQHandler+0x10>)
 801054e:	f7f1 fdb1 	bl	80020b4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8010552:	bf00      	nop
 8010554:	bd80      	pop	{r7, pc}
 8010556:	bf00      	nop
 8010558:	24008834 	.word	0x24008834

0801055c <SAI1_IRQHandler>:

/**
  * @brief This function handles SAI1 global interrupt.
  */
void SAI1_IRQHandler(void)
{
 801055c:	b580      	push	{r7, lr}
 801055e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SAI1_IRQn 0 */

  /* USER CODE END SAI1_IRQn 0 */
  HAL_SAI_IRQHandler(&hsai_BlockA1);
 8010560:	4803      	ldr	r0, [pc, #12]	@ (8010570 <SAI1_IRQHandler+0x14>)
 8010562:	f7f9 fcb7 	bl	8009ed4 <HAL_SAI_IRQHandler>
  HAL_SAI_IRQHandler(&hsai_BlockB1);
 8010566:	4803      	ldr	r0, [pc, #12]	@ (8010574 <SAI1_IRQHandler+0x18>)
 8010568:	f7f9 fcb4 	bl	8009ed4 <HAL_SAI_IRQHandler>
  /* USER CODE BEGIN SAI1_IRQn 1 */

  /* USER CODE END SAI1_IRQn 1 */
}
 801056c:	bf00      	nop
 801056e:	bd80      	pop	{r7, pc}
 8010570:	2400868c 	.word	0x2400868c
 8010574:	24008724 	.word	0x24008724

08010578 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 801057c:	4802      	ldr	r0, [pc, #8]	@ (8010588 <OTG_FS_IRQHandler+0x10>)
 801057e:	f7f4 f997 	bl	80048b0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8010582:	bf00      	nop
 8010584:	bd80      	pop	{r7, pc}
 8010586:	bf00      	nop
 8010588:	24008c24 	.word	0x24008c24

0801058c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b086      	sub	sp, #24
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8010594:	4a14      	ldr	r2, [pc, #80]	@ (80105e8 <_sbrk+0x5c>)
 8010596:	4b15      	ldr	r3, [pc, #84]	@ (80105ec <_sbrk+0x60>)
 8010598:	1ad3      	subs	r3, r2, r3
 801059a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 801059c:	697b      	ldr	r3, [r7, #20]
 801059e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80105a0:	4b13      	ldr	r3, [pc, #76]	@ (80105f0 <_sbrk+0x64>)
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d102      	bne.n	80105ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80105a8:	4b11      	ldr	r3, [pc, #68]	@ (80105f0 <_sbrk+0x64>)
 80105aa:	4a12      	ldr	r2, [pc, #72]	@ (80105f4 <_sbrk+0x68>)
 80105ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80105ae:	4b10      	ldr	r3, [pc, #64]	@ (80105f0 <_sbrk+0x64>)
 80105b0:	681a      	ldr	r2, [r3, #0]
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	4413      	add	r3, r2
 80105b6:	693a      	ldr	r2, [r7, #16]
 80105b8:	429a      	cmp	r2, r3
 80105ba:	d207      	bcs.n	80105cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80105bc:	f000 fe52 	bl	8011264 <__errno>
 80105c0:	4603      	mov	r3, r0
 80105c2:	220c      	movs	r2, #12
 80105c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80105c6:	f04f 33ff 	mov.w	r3, #4294967295
 80105ca:	e009      	b.n	80105e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80105cc:	4b08      	ldr	r3, [pc, #32]	@ (80105f0 <_sbrk+0x64>)
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80105d2:	4b07      	ldr	r3, [pc, #28]	@ (80105f0 <_sbrk+0x64>)
 80105d4:	681a      	ldr	r2, [r3, #0]
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	4413      	add	r3, r2
 80105da:	4a05      	ldr	r2, [pc, #20]	@ (80105f0 <_sbrk+0x64>)
 80105dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80105de:	68fb      	ldr	r3, [r7, #12]
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3718      	adds	r7, #24
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}
 80105e8:	24080000 	.word	0x24080000
 80105ec:	00000400 	.word	0x00000400
 80105f0:	240088b0 	.word	0x240088b0
 80105f4:	24009468 	.word	0x24009468

080105f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80105f8:	b480      	push	{r7}
 80105fa:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80105fc:	4b43      	ldr	r3, [pc, #268]	@ (801070c <SystemInit+0x114>)
 80105fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010602:	4a42      	ldr	r2, [pc, #264]	@ (801070c <SystemInit+0x114>)
 8010604:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010608:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 801060c:	4b40      	ldr	r3, [pc, #256]	@ (8010710 <SystemInit+0x118>)
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f003 030f 	and.w	r3, r3, #15
 8010614:	2b06      	cmp	r3, #6
 8010616:	d807      	bhi.n	8010628 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8010618:	4b3d      	ldr	r3, [pc, #244]	@ (8010710 <SystemInit+0x118>)
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	f023 030f 	bic.w	r3, r3, #15
 8010620:	4a3b      	ldr	r2, [pc, #236]	@ (8010710 <SystemInit+0x118>)
 8010622:	f043 0307 	orr.w	r3, r3, #7
 8010626:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8010628:	4b3a      	ldr	r3, [pc, #232]	@ (8010714 <SystemInit+0x11c>)
 801062a:	681b      	ldr	r3, [r3, #0]
 801062c:	4a39      	ldr	r2, [pc, #228]	@ (8010714 <SystemInit+0x11c>)
 801062e:	f043 0301 	orr.w	r3, r3, #1
 8010632:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8010634:	4b37      	ldr	r3, [pc, #220]	@ (8010714 <SystemInit+0x11c>)
 8010636:	2200      	movs	r2, #0
 8010638:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 801063a:	4b36      	ldr	r3, [pc, #216]	@ (8010714 <SystemInit+0x11c>)
 801063c:	681a      	ldr	r2, [r3, #0]
 801063e:	4935      	ldr	r1, [pc, #212]	@ (8010714 <SystemInit+0x11c>)
 8010640:	4b35      	ldr	r3, [pc, #212]	@ (8010718 <SystemInit+0x120>)
 8010642:	4013      	ands	r3, r2
 8010644:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8010646:	4b32      	ldr	r3, [pc, #200]	@ (8010710 <SystemInit+0x118>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	f003 0308 	and.w	r3, r3, #8
 801064e:	2b00      	cmp	r3, #0
 8010650:	d007      	beq.n	8010662 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8010652:	4b2f      	ldr	r3, [pc, #188]	@ (8010710 <SystemInit+0x118>)
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	f023 030f 	bic.w	r3, r3, #15
 801065a:	4a2d      	ldr	r2, [pc, #180]	@ (8010710 <SystemInit+0x118>)
 801065c:	f043 0307 	orr.w	r3, r3, #7
 8010660:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8010662:	4b2c      	ldr	r3, [pc, #176]	@ (8010714 <SystemInit+0x11c>)
 8010664:	2200      	movs	r2, #0
 8010666:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8010668:	4b2a      	ldr	r3, [pc, #168]	@ (8010714 <SystemInit+0x11c>)
 801066a:	2200      	movs	r2, #0
 801066c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 801066e:	4b29      	ldr	r3, [pc, #164]	@ (8010714 <SystemInit+0x11c>)
 8010670:	2200      	movs	r2, #0
 8010672:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8010674:	4b27      	ldr	r3, [pc, #156]	@ (8010714 <SystemInit+0x11c>)
 8010676:	4a29      	ldr	r2, [pc, #164]	@ (801071c <SystemInit+0x124>)
 8010678:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 801067a:	4b26      	ldr	r3, [pc, #152]	@ (8010714 <SystemInit+0x11c>)
 801067c:	4a28      	ldr	r2, [pc, #160]	@ (8010720 <SystemInit+0x128>)
 801067e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8010680:	4b24      	ldr	r3, [pc, #144]	@ (8010714 <SystemInit+0x11c>)
 8010682:	4a28      	ldr	r2, [pc, #160]	@ (8010724 <SystemInit+0x12c>)
 8010684:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8010686:	4b23      	ldr	r3, [pc, #140]	@ (8010714 <SystemInit+0x11c>)
 8010688:	2200      	movs	r2, #0
 801068a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 801068c:	4b21      	ldr	r3, [pc, #132]	@ (8010714 <SystemInit+0x11c>)
 801068e:	4a25      	ldr	r2, [pc, #148]	@ (8010724 <SystemInit+0x12c>)
 8010690:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8010692:	4b20      	ldr	r3, [pc, #128]	@ (8010714 <SystemInit+0x11c>)
 8010694:	2200      	movs	r2, #0
 8010696:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8010698:	4b1e      	ldr	r3, [pc, #120]	@ (8010714 <SystemInit+0x11c>)
 801069a:	4a22      	ldr	r2, [pc, #136]	@ (8010724 <SystemInit+0x12c>)
 801069c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 801069e:	4b1d      	ldr	r3, [pc, #116]	@ (8010714 <SystemInit+0x11c>)
 80106a0:	2200      	movs	r2, #0
 80106a2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80106a4:	4b1b      	ldr	r3, [pc, #108]	@ (8010714 <SystemInit+0x11c>)
 80106a6:	681b      	ldr	r3, [r3, #0]
 80106a8:	4a1a      	ldr	r2, [pc, #104]	@ (8010714 <SystemInit+0x11c>)
 80106aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80106ae:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80106b0:	4b18      	ldr	r3, [pc, #96]	@ (8010714 <SystemInit+0x11c>)
 80106b2:	2200      	movs	r2, #0
 80106b4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80106b6:	4b1c      	ldr	r3, [pc, #112]	@ (8010728 <SystemInit+0x130>)
 80106b8:	681a      	ldr	r2, [r3, #0]
 80106ba:	4b1c      	ldr	r3, [pc, #112]	@ (801072c <SystemInit+0x134>)
 80106bc:	4013      	ands	r3, r2
 80106be:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80106c2:	d202      	bcs.n	80106ca <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80106c4:	4b1a      	ldr	r3, [pc, #104]	@ (8010730 <SystemInit+0x138>)
 80106c6:	2201      	movs	r2, #1
 80106c8:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80106ca:	4b12      	ldr	r3, [pc, #72]	@ (8010714 <SystemInit+0x11c>)
 80106cc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80106d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80106d4:	2b00      	cmp	r3, #0
 80106d6:	d113      	bne.n	8010700 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80106d8:	4b0e      	ldr	r3, [pc, #56]	@ (8010714 <SystemInit+0x11c>)
 80106da:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80106de:	4a0d      	ldr	r2, [pc, #52]	@ (8010714 <SystemInit+0x11c>)
 80106e0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80106e4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80106e8:	4b12      	ldr	r3, [pc, #72]	@ (8010734 <SystemInit+0x13c>)
 80106ea:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80106ee:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80106f0:	4b08      	ldr	r3, [pc, #32]	@ (8010714 <SystemInit+0x11c>)
 80106f2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80106f6:	4a07      	ldr	r2, [pc, #28]	@ (8010714 <SystemInit+0x11c>)
 80106f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80106fc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8010700:	bf00      	nop
 8010702:	46bd      	mov	sp, r7
 8010704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010708:	4770      	bx	lr
 801070a:	bf00      	nop
 801070c:	e000ed00 	.word	0xe000ed00
 8010710:	52002000 	.word	0x52002000
 8010714:	58024400 	.word	0x58024400
 8010718:	eaf6ed7f 	.word	0xeaf6ed7f
 801071c:	02020200 	.word	0x02020200
 8010720:	01ff0000 	.word	0x01ff0000
 8010724:	01010280 	.word	0x01010280
 8010728:	5c001000 	.word	0x5c001000
 801072c:	ffff0000 	.word	0xffff0000
 8010730:	51008108 	.word	0x51008108
 8010734:	52004000 	.word	0x52004000

08010738 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8010738:	b480      	push	{r7}
 801073a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 801073c:	4b09      	ldr	r3, [pc, #36]	@ (8010764 <ExitRun0Mode+0x2c>)
 801073e:	68db      	ldr	r3, [r3, #12]
 8010740:	4a08      	ldr	r2, [pc, #32]	@ (8010764 <ExitRun0Mode+0x2c>)
 8010742:	f043 0302 	orr.w	r3, r3, #2
 8010746:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8010748:	bf00      	nop
 801074a:	4b06      	ldr	r3, [pc, #24]	@ (8010764 <ExitRun0Mode+0x2c>)
 801074c:	685b      	ldr	r3, [r3, #4]
 801074e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8010752:	2b00      	cmp	r3, #0
 8010754:	d0f9      	beq.n	801074a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8010756:	bf00      	nop
 8010758:	bf00      	nop
 801075a:	46bd      	mov	sp, r7
 801075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010760:	4770      	bx	lr
 8010762:	bf00      	nop
 8010764:	58024800 	.word	0x58024800

08010768 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8010768:	b580      	push	{r7, lr}
 801076a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 801076c:	4b22      	ldr	r3, [pc, #136]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 801076e:	4a23      	ldr	r2, [pc, #140]	@ (80107fc <MX_USART1_UART_Init+0x94>)
 8010770:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8010772:	4b21      	ldr	r3, [pc, #132]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 8010774:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8010778:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 801077a:	4b1f      	ldr	r3, [pc, #124]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 801077c:	2200      	movs	r2, #0
 801077e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8010780:	4b1d      	ldr	r3, [pc, #116]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 8010782:	2200      	movs	r2, #0
 8010784:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8010786:	4b1c      	ldr	r3, [pc, #112]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 8010788:	2200      	movs	r2, #0
 801078a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 801078c:	4b1a      	ldr	r3, [pc, #104]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 801078e:	220c      	movs	r2, #12
 8010790:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8010792:	4b19      	ldr	r3, [pc, #100]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 8010794:	2200      	movs	r2, #0
 8010796:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8010798:	4b17      	ldr	r3, [pc, #92]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 801079a:	2200      	movs	r2, #0
 801079c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 801079e:	4b16      	ldr	r3, [pc, #88]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107a0:	2200      	movs	r2, #0
 80107a2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80107a4:	4b14      	ldr	r3, [pc, #80]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107a6:	2200      	movs	r2, #0
 80107a8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80107aa:	4b13      	ldr	r3, [pc, #76]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107ac:	2200      	movs	r2, #0
 80107ae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80107b0:	4811      	ldr	r0, [pc, #68]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107b2:	f7f9 feb1 	bl	800a518 <HAL_UART_Init>
 80107b6:	4603      	mov	r3, r0
 80107b8:	2b00      	cmp	r3, #0
 80107ba:	d001      	beq.n	80107c0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80107bc:	f7fe feac 	bl	800f518 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80107c0:	2100      	movs	r1, #0
 80107c2:	480d      	ldr	r0, [pc, #52]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107c4:	f7fa ff47 	bl	800b656 <HAL_UARTEx_SetTxFifoThreshold>
 80107c8:	4603      	mov	r3, r0
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d001      	beq.n	80107d2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80107ce:	f7fe fea3 	bl	800f518 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80107d2:	2100      	movs	r1, #0
 80107d4:	4808      	ldr	r0, [pc, #32]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107d6:	f7fa ff7c 	bl	800b6d2 <HAL_UARTEx_SetRxFifoThreshold>
 80107da:	4603      	mov	r3, r0
 80107dc:	2b00      	cmp	r3, #0
 80107de:	d001      	beq.n	80107e4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80107e0:	f7fe fe9a 	bl	800f518 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80107e4:	4804      	ldr	r0, [pc, #16]	@ (80107f8 <MX_USART1_UART_Init+0x90>)
 80107e6:	f7fa fefd 	bl	800b5e4 <HAL_UARTEx_DisableFifoMode>
 80107ea:	4603      	mov	r3, r0
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d001      	beq.n	80107f4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80107f0:	f7fe fe92 	bl	800f518 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80107f4:	bf00      	nop
 80107f6:	bd80      	pop	{r7, pc}
 80107f8:	240088b4 	.word	0x240088b4
 80107fc:	40011000 	.word	0x40011000

08010800 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8010800:	b580      	push	{r7, lr}
 8010802:	b0ba      	sub	sp, #232	@ 0xe8
 8010804:	af00      	add	r7, sp, #0
 8010806:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010808:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801080c:	2200      	movs	r2, #0
 801080e:	601a      	str	r2, [r3, #0]
 8010810:	605a      	str	r2, [r3, #4]
 8010812:	609a      	str	r2, [r3, #8]
 8010814:	60da      	str	r2, [r3, #12]
 8010816:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010818:	f107 0310 	add.w	r3, r7, #16
 801081c:	22c0      	movs	r2, #192	@ 0xc0
 801081e:	2100      	movs	r1, #0
 8010820:	4618      	mov	r0, r3
 8010822:	f000 fd17 	bl	8011254 <memset>
  if(uartHandle->Instance==USART1)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	4a27      	ldr	r2, [pc, #156]	@ (80108c8 <HAL_UART_MspInit+0xc8>)
 801082c:	4293      	cmp	r3, r2
 801082e:	d146      	bne.n	80108be <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8010830:	f04f 0201 	mov.w	r2, #1
 8010834:	f04f 0300 	mov.w	r3, #0
 8010838:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 801083c:	2300      	movs	r3, #0
 801083e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010842:	f107 0310 	add.w	r3, r7, #16
 8010846:	4618      	mov	r0, r3
 8010848:	f7f6 f9c2 	bl	8006bd0 <HAL_RCCEx_PeriphCLKConfig>
 801084c:	4603      	mov	r3, r0
 801084e:	2b00      	cmp	r3, #0
 8010850:	d001      	beq.n	8010856 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8010852:	f7fe fe61 	bl	800f518 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8010856:	4b1d      	ldr	r3, [pc, #116]	@ (80108cc <HAL_UART_MspInit+0xcc>)
 8010858:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801085c:	4a1b      	ldr	r2, [pc, #108]	@ (80108cc <HAL_UART_MspInit+0xcc>)
 801085e:	f043 0310 	orr.w	r3, r3, #16
 8010862:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8010866:	4b19      	ldr	r3, [pc, #100]	@ (80108cc <HAL_UART_MspInit+0xcc>)
 8010868:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 801086c:	f003 0310 	and.w	r3, r3, #16
 8010870:	60fb      	str	r3, [r7, #12]
 8010872:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010874:	4b15      	ldr	r3, [pc, #84]	@ (80108cc <HAL_UART_MspInit+0xcc>)
 8010876:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801087a:	4a14      	ldr	r2, [pc, #80]	@ (80108cc <HAL_UART_MspInit+0xcc>)
 801087c:	f043 0301 	orr.w	r3, r3, #1
 8010880:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010884:	4b11      	ldr	r3, [pc, #68]	@ (80108cc <HAL_UART_MspInit+0xcc>)
 8010886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801088a:	f003 0301 	and.w	r3, r3, #1
 801088e:	60bb      	str	r3, [r7, #8]
 8010890:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8010892:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8010896:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801089a:	2302      	movs	r3, #2
 801089c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80108a0:	2300      	movs	r3, #0
 80108a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80108a6:	2300      	movs	r3, #0
 80108a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80108ac:	2307      	movs	r3, #7
 80108ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80108b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80108b6:	4619      	mov	r1, r3
 80108b8:	4805      	ldr	r0, [pc, #20]	@ (80108d0 <HAL_UART_MspInit+0xd0>)
 80108ba:	f7f2 ff19 	bl	80036f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80108be:	bf00      	nop
 80108c0:	37e8      	adds	r7, #232	@ 0xe8
 80108c2:	46bd      	mov	sp, r7
 80108c4:	bd80      	pop	{r7, pc}
 80108c6:	bf00      	nop
 80108c8:	40011000 	.word	0x40011000
 80108cc:	58024400 	.word	0x58024400
 80108d0:	58020000 	.word	0x58020000

080108d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80108d4:	b580      	push	{r7, lr}
 80108d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80108d8:	2200      	movs	r2, #0
 80108da:	490f      	ldr	r1, [pc, #60]	@ (8010918 <MX_USB_DEVICE_Init+0x44>)
 80108dc:	480f      	ldr	r0, [pc, #60]	@ (801091c <MX_USB_DEVICE_Init+0x48>)
 80108de:	f7fc fc4b 	bl	800d178 <USBD_Init>
 80108e2:	4603      	mov	r3, r0
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d001      	beq.n	80108ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80108e8:	f7fe fe16 	bl	800f518 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MIDI) != USBD_OK)
 80108ec:	490c      	ldr	r1, [pc, #48]	@ (8010920 <MX_USB_DEVICE_Init+0x4c>)
 80108ee:	480b      	ldr	r0, [pc, #44]	@ (801091c <MX_USB_DEVICE_Init+0x48>)
 80108f0:	f7fc fc72 	bl	800d1d8 <USBD_RegisterClass>
 80108f4:	4603      	mov	r3, r0
 80108f6:	2b00      	cmp	r3, #0
 80108f8:	d001      	beq.n	80108fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80108fa:	f7fe fe0d 	bl	800f518 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80108fe:	4807      	ldr	r0, [pc, #28]	@ (801091c <MX_USB_DEVICE_Init+0x48>)
 8010900:	f7fc fca0 	bl	800d244 <USBD_Start>
 8010904:	4603      	mov	r3, r0
 8010906:	2b00      	cmp	r3, #0
 8010908:	d001      	beq.n	801090e <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 801090a:	f7fe fe05 	bl	800f518 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801090e:	f7f5 f969 	bl	8005be4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010912:	bf00      	nop
 8010914:	bd80      	pop	{r7, pc}
 8010916:	bf00      	nop
 8010918:	240000a8 	.word	0x240000a8
 801091c:	24008948 	.word	0x24008948
 8010920:	24000008 	.word	0x24000008

08010924 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b0ba      	sub	sp, #232	@ 0xe8
 8010928:	af00      	add	r7, sp, #0
 801092a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801092c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8010930:	2200      	movs	r2, #0
 8010932:	601a      	str	r2, [r3, #0]
 8010934:	605a      	str	r2, [r3, #4]
 8010936:	609a      	str	r2, [r3, #8]
 8010938:	60da      	str	r2, [r3, #12]
 801093a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801093c:	f107 0310 	add.w	r3, r7, #16
 8010940:	22c0      	movs	r2, #192	@ 0xc0
 8010942:	2100      	movs	r1, #0
 8010944:	4618      	mov	r0, r3
 8010946:	f000 fc85 	bl	8011254 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	681b      	ldr	r3, [r3, #0]
 801094e:	4a2c      	ldr	r2, [pc, #176]	@ (8010a00 <HAL_PCD_MspInit+0xdc>)
 8010950:	4293      	cmp	r3, r2
 8010952:	d151      	bne.n	80109f8 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8010954:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8010958:	f04f 0300 	mov.w	r3, #0
 801095c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8010960:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8010964:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010968:	f107 0310 	add.w	r3, r7, #16
 801096c:	4618      	mov	r0, r3
 801096e:	f7f6 f92f 	bl	8006bd0 <HAL_RCCEx_PeriphCLKConfig>
 8010972:	4603      	mov	r3, r0
 8010974:	2b00      	cmp	r3, #0
 8010976:	d001      	beq.n	801097c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8010978:	f7fe fdce 	bl	800f518 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801097c:	f7f5 f932 	bl	8005be4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010980:	4b20      	ldr	r3, [pc, #128]	@ (8010a04 <HAL_PCD_MspInit+0xe0>)
 8010982:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010986:	4a1f      	ldr	r2, [pc, #124]	@ (8010a04 <HAL_PCD_MspInit+0xe0>)
 8010988:	f043 0301 	orr.w	r3, r3, #1
 801098c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8010990:	4b1c      	ldr	r3, [pc, #112]	@ (8010a04 <HAL_PCD_MspInit+0xe0>)
 8010992:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010996:	f003 0301 	and.w	r3, r3, #1
 801099a:	60fb      	str	r3, [r7, #12]
 801099c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801099e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80109a2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80109a6:	2302      	movs	r3, #2
 80109a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80109ac:	2300      	movs	r3, #0
 80109ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80109b2:	2300      	movs	r3, #0
 80109b4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80109b8:	230a      	movs	r3, #10
 80109ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80109be:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80109c2:	4619      	mov	r1, r3
 80109c4:	4810      	ldr	r0, [pc, #64]	@ (8010a08 <HAL_PCD_MspInit+0xe4>)
 80109c6:	f7f2 fe93 	bl	80036f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80109ca:	4b0e      	ldr	r3, [pc, #56]	@ (8010a04 <HAL_PCD_MspInit+0xe0>)
 80109cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80109d0:	4a0c      	ldr	r2, [pc, #48]	@ (8010a04 <HAL_PCD_MspInit+0xe0>)
 80109d2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80109d6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80109da:	4b0a      	ldr	r3, [pc, #40]	@ (8010a04 <HAL_PCD_MspInit+0xe0>)
 80109dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80109e0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80109e4:	60bb      	str	r3, [r7, #8]
 80109e6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80109e8:	2200      	movs	r2, #0
 80109ea:	2100      	movs	r1, #0
 80109ec:	2065      	movs	r0, #101	@ 0x65
 80109ee:	f7f0 f802 	bl	80009f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80109f2:	2065      	movs	r0, #101	@ 0x65
 80109f4:	f7f0 f819 	bl	8000a2a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80109f8:	bf00      	nop
 80109fa:	37e8      	adds	r7, #232	@ 0xe8
 80109fc:	46bd      	mov	sp, r7
 80109fe:	bd80      	pop	{r7, pc}
 8010a00:	40080000 	.word	0x40080000
 8010a04:	58024400 	.word	0x58024400
 8010a08:	58020000 	.word	0x58020000

08010a0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a0c:	b580      	push	{r7, lr}
 8010a0e:	b082      	sub	sp, #8
 8010a10:	af00      	add	r7, sp, #0
 8010a12:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8010a20:	4619      	mov	r1, r3
 8010a22:	4610      	mov	r0, r2
 8010a24:	f7fc fc5b 	bl	800d2de <USBD_LL_SetupStage>
}
 8010a28:	bf00      	nop
 8010a2a:	3708      	adds	r7, #8
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b082      	sub	sp, #8
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
 8010a38:	460b      	mov	r3, r1
 8010a3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010a42:	78fa      	ldrb	r2, [r7, #3]
 8010a44:	6879      	ldr	r1, [r7, #4]
 8010a46:	4613      	mov	r3, r2
 8010a48:	00db      	lsls	r3, r3, #3
 8010a4a:	4413      	add	r3, r2
 8010a4c:	009b      	lsls	r3, r3, #2
 8010a4e:	440b      	add	r3, r1
 8010a50:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8010a54:	681a      	ldr	r2, [r3, #0]
 8010a56:	78fb      	ldrb	r3, [r7, #3]
 8010a58:	4619      	mov	r1, r3
 8010a5a:	f7fc fc95 	bl	800d388 <USBD_LL_DataOutStage>
}
 8010a5e:	bf00      	nop
 8010a60:	3708      	adds	r7, #8
 8010a62:	46bd      	mov	sp, r7
 8010a64:	bd80      	pop	{r7, pc}

08010a66 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a66:	b580      	push	{r7, lr}
 8010a68:	b082      	sub	sp, #8
 8010a6a:	af00      	add	r7, sp, #0
 8010a6c:	6078      	str	r0, [r7, #4]
 8010a6e:	460b      	mov	r3, r1
 8010a70:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8010a78:	78fa      	ldrb	r2, [r7, #3]
 8010a7a:	6879      	ldr	r1, [r7, #4]
 8010a7c:	4613      	mov	r3, r2
 8010a7e:	00db      	lsls	r3, r3, #3
 8010a80:	4413      	add	r3, r2
 8010a82:	009b      	lsls	r3, r3, #2
 8010a84:	440b      	add	r3, r1
 8010a86:	3320      	adds	r3, #32
 8010a88:	681a      	ldr	r2, [r3, #0]
 8010a8a:	78fb      	ldrb	r3, [r7, #3]
 8010a8c:	4619      	mov	r1, r3
 8010a8e:	f7fc fd2e 	bl	800d4ee <USBD_LL_DataInStage>
}
 8010a92:	bf00      	nop
 8010a94:	3708      	adds	r7, #8
 8010a96:	46bd      	mov	sp, r7
 8010a98:	bd80      	pop	{r7, pc}

08010a9a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a9a:	b580      	push	{r7, lr}
 8010a9c:	b082      	sub	sp, #8
 8010a9e:	af00      	add	r7, sp, #0
 8010aa0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010aa8:	4618      	mov	r0, r3
 8010aaa:	f7fc fe68 	bl	800d77e <USBD_LL_SOF>
}
 8010aae:	bf00      	nop
 8010ab0:	3708      	adds	r7, #8
 8010ab2:	46bd      	mov	sp, r7
 8010ab4:	bd80      	pop	{r7, pc}

08010ab6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ab6:	b580      	push	{r7, lr}
 8010ab8:	b084      	sub	sp, #16
 8010aba:	af00      	add	r7, sp, #0
 8010abc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010abe:	2301      	movs	r3, #1
 8010ac0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	79db      	ldrb	r3, [r3, #7]
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d102      	bne.n	8010ad0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010aca:	2300      	movs	r3, #0
 8010acc:	73fb      	strb	r3, [r7, #15]
 8010ace:	e008      	b.n	8010ae2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010ad0:	687b      	ldr	r3, [r7, #4]
 8010ad2:	79db      	ldrb	r3, [r3, #7]
 8010ad4:	2b02      	cmp	r3, #2
 8010ad6:	d102      	bne.n	8010ade <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010ad8:	2301      	movs	r3, #1
 8010ada:	73fb      	strb	r3, [r7, #15]
 8010adc:	e001      	b.n	8010ae2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010ade:	f7fe fd1b 	bl	800f518 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010ae8:	7bfa      	ldrb	r2, [r7, #15]
 8010aea:	4611      	mov	r1, r2
 8010aec:	4618      	mov	r0, r3
 8010aee:	f7fc fe02 	bl	800d6f6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010af8:	4618      	mov	r0, r3
 8010afa:	f7fc fdaa 	bl	800d652 <USBD_LL_Reset>
}
 8010afe:	bf00      	nop
 8010b00:	3710      	adds	r7, #16
 8010b02:	46bd      	mov	sp, r7
 8010b04:	bd80      	pop	{r7, pc}
	...

08010b08 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b082      	sub	sp, #8
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010b16:	4618      	mov	r0, r3
 8010b18:	f7fc fdfd 	bl	800d716 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	681b      	ldr	r3, [r3, #0]
 8010b20:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	687a      	ldr	r2, [r7, #4]
 8010b28:	6812      	ldr	r2, [r2, #0]
 8010b2a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8010b2e:	f043 0301 	orr.w	r3, r3, #1
 8010b32:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	7adb      	ldrb	r3, [r3, #11]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d005      	beq.n	8010b48 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010b3c:	4b04      	ldr	r3, [pc, #16]	@ (8010b50 <HAL_PCD_SuspendCallback+0x48>)
 8010b3e:	691b      	ldr	r3, [r3, #16]
 8010b40:	4a03      	ldr	r2, [pc, #12]	@ (8010b50 <HAL_PCD_SuspendCallback+0x48>)
 8010b42:	f043 0306 	orr.w	r3, r3, #6
 8010b46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010b48:	bf00      	nop
 8010b4a:	3708      	adds	r7, #8
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}
 8010b50:	e000ed00 	.word	0xe000ed00

08010b54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b082      	sub	sp, #8
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010b62:	4618      	mov	r0, r3
 8010b64:	f7fc fdf3 	bl	800d74e <USBD_LL_Resume>
}
 8010b68:	bf00      	nop
 8010b6a:	3708      	adds	r7, #8
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	bd80      	pop	{r7, pc}

08010b70 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b70:	b580      	push	{r7, lr}
 8010b72:	b082      	sub	sp, #8
 8010b74:	af00      	add	r7, sp, #0
 8010b76:	6078      	str	r0, [r7, #4]
 8010b78:	460b      	mov	r3, r1
 8010b7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010b82:	78fa      	ldrb	r2, [r7, #3]
 8010b84:	4611      	mov	r1, r2
 8010b86:	4618      	mov	r0, r3
 8010b88:	f7fc fe4b 	bl	800d822 <USBD_LL_IsoOUTIncomplete>
}
 8010b8c:	bf00      	nop
 8010b8e:	3708      	adds	r7, #8
 8010b90:	46bd      	mov	sp, r7
 8010b92:	bd80      	pop	{r7, pc}

08010b94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b94:	b580      	push	{r7, lr}
 8010b96:	b082      	sub	sp, #8
 8010b98:	af00      	add	r7, sp, #0
 8010b9a:	6078      	str	r0, [r7, #4]
 8010b9c:	460b      	mov	r3, r1
 8010b9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010ba6:	78fa      	ldrb	r2, [r7, #3]
 8010ba8:	4611      	mov	r1, r2
 8010baa:	4618      	mov	r0, r3
 8010bac:	f7fc fe07 	bl	800d7be <USBD_LL_IsoINIncomplete>
}
 8010bb0:	bf00      	nop
 8010bb2:	3708      	adds	r7, #8
 8010bb4:	46bd      	mov	sp, r7
 8010bb6:	bd80      	pop	{r7, pc}

08010bb8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	b082      	sub	sp, #8
 8010bbc:	af00      	add	r7, sp, #0
 8010bbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	f7fc fe5d 	bl	800d886 <USBD_LL_DevConnected>
}
 8010bcc:	bf00      	nop
 8010bce:	3708      	adds	r7, #8
 8010bd0:	46bd      	mov	sp, r7
 8010bd2:	bd80      	pop	{r7, pc}

08010bd4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	b082      	sub	sp, #8
 8010bd8:	af00      	add	r7, sp, #0
 8010bda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8010be2:	4618      	mov	r0, r3
 8010be4:	f7fc fe5a 	bl	800d89c <USBD_LL_DevDisconnected>
}
 8010be8:	bf00      	nop
 8010bea:	3708      	adds	r7, #8
 8010bec:	46bd      	mov	sp, r7
 8010bee:	bd80      	pop	{r7, pc}

08010bf0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010bf0:	b580      	push	{r7, lr}
 8010bf2:	b082      	sub	sp, #8
 8010bf4:	af00      	add	r7, sp, #0
 8010bf6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	781b      	ldrb	r3, [r3, #0]
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d13e      	bne.n	8010c7e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010c00:	4a21      	ldr	r2, [pc, #132]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c02:	687b      	ldr	r3, [r7, #4]
 8010c04:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	4a1f      	ldr	r2, [pc, #124]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c0c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010c10:	4b1d      	ldr	r3, [pc, #116]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c12:	4a1e      	ldr	r2, [pc, #120]	@ (8010c8c <USBD_LL_Init+0x9c>)
 8010c14:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8010c16:	4b1c      	ldr	r3, [pc, #112]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c18:	2209      	movs	r2, #9
 8010c1a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c1e:	2202      	movs	r2, #2
 8010c20:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010c22:	4b19      	ldr	r3, [pc, #100]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c24:	2200      	movs	r2, #0
 8010c26:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010c28:	4b17      	ldr	r3, [pc, #92]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c2a:	2202      	movs	r2, #2
 8010c2c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010c2e:	4b16      	ldr	r3, [pc, #88]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c30:	2200      	movs	r2, #0
 8010c32:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010c34:	4b14      	ldr	r3, [pc, #80]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c36:	2200      	movs	r2, #0
 8010c38:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010c3a:	4b13      	ldr	r3, [pc, #76]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c3c:	2200      	movs	r2, #0
 8010c3e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8010c40:	4b11      	ldr	r3, [pc, #68]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c42:	2200      	movs	r2, #0
 8010c44:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8010c46:	4b10      	ldr	r3, [pc, #64]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c48:	2200      	movs	r2, #0
 8010c4a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c4e:	2200      	movs	r2, #0
 8010c50:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010c52:	480d      	ldr	r0, [pc, #52]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c54:	f7f3 fceb 	bl	800462e <HAL_PCD_Init>
 8010c58:	4603      	mov	r3, r0
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d001      	beq.n	8010c62 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8010c5e:	f7fe fc5b 	bl	800f518 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010c62:	2180      	movs	r1, #128	@ 0x80
 8010c64:	4808      	ldr	r0, [pc, #32]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c66:	f7f4 ff42 	bl	8005aee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010c6a:	2240      	movs	r2, #64	@ 0x40
 8010c6c:	2100      	movs	r1, #0
 8010c6e:	4806      	ldr	r0, [pc, #24]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c70:	f7f4 fef6 	bl	8005a60 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010c74:	2280      	movs	r2, #128	@ 0x80
 8010c76:	2101      	movs	r1, #1
 8010c78:	4803      	ldr	r0, [pc, #12]	@ (8010c88 <USBD_LL_Init+0x98>)
 8010c7a:	f7f4 fef1 	bl	8005a60 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8010c7e:	2300      	movs	r3, #0
}
 8010c80:	4618      	mov	r0, r3
 8010c82:	3708      	adds	r7, #8
 8010c84:	46bd      	mov	sp, r7
 8010c86:	bd80      	pop	{r7, pc}
 8010c88:	24008c24 	.word	0x24008c24
 8010c8c:	40080000 	.word	0x40080000

08010c90 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010c90:	b580      	push	{r7, lr}
 8010c92:	b084      	sub	sp, #16
 8010c94:	af00      	add	r7, sp, #0
 8010c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c98:	2300      	movs	r3, #0
 8010c9a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c9c:	2300      	movs	r3, #0
 8010c9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010ca6:	4618      	mov	r0, r3
 8010ca8:	f7f3 fdcd 	bl	8004846 <HAL_PCD_Start>
 8010cac:	4603      	mov	r3, r0
 8010cae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cb0:	7bfb      	ldrb	r3, [r7, #15]
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	f000 f930 	bl	8010f18 <USBD_Get_USB_Status>
 8010cb8:	4603      	mov	r3, r0
 8010cba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cbc:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	3710      	adds	r7, #16
 8010cc2:	46bd      	mov	sp, r7
 8010cc4:	bd80      	pop	{r7, pc}

08010cc6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010cc6:	b580      	push	{r7, lr}
 8010cc8:	b084      	sub	sp, #16
 8010cca:	af00      	add	r7, sp, #0
 8010ccc:	6078      	str	r0, [r7, #4]
 8010cce:	4608      	mov	r0, r1
 8010cd0:	4611      	mov	r1, r2
 8010cd2:	461a      	mov	r2, r3
 8010cd4:	4603      	mov	r3, r0
 8010cd6:	70fb      	strb	r3, [r7, #3]
 8010cd8:	460b      	mov	r3, r1
 8010cda:	70bb      	strb	r3, [r7, #2]
 8010cdc:	4613      	mov	r3, r2
 8010cde:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ce0:	2300      	movs	r3, #0
 8010ce2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ce4:	2300      	movs	r3, #0
 8010ce6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010cee:	78bb      	ldrb	r3, [r7, #2]
 8010cf0:	883a      	ldrh	r2, [r7, #0]
 8010cf2:	78f9      	ldrb	r1, [r7, #3]
 8010cf4:	f7f4 face 	bl	8005294 <HAL_PCD_EP_Open>
 8010cf8:	4603      	mov	r3, r0
 8010cfa:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cfc:	7bfb      	ldrb	r3, [r7, #15]
 8010cfe:	4618      	mov	r0, r3
 8010d00:	f000 f90a 	bl	8010f18 <USBD_Get_USB_Status>
 8010d04:	4603      	mov	r3, r0
 8010d06:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d08:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3710      	adds	r7, #16
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd80      	pop	{r7, pc}

08010d12 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d12:	b580      	push	{r7, lr}
 8010d14:	b084      	sub	sp, #16
 8010d16:	af00      	add	r7, sp, #0
 8010d18:	6078      	str	r0, [r7, #4]
 8010d1a:	460b      	mov	r3, r1
 8010d1c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d22:	2300      	movs	r3, #0
 8010d24:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010d26:	687b      	ldr	r3, [r7, #4]
 8010d28:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010d2c:	78fa      	ldrb	r2, [r7, #3]
 8010d2e:	4611      	mov	r1, r2
 8010d30:	4618      	mov	r0, r3
 8010d32:	f7f4 fb19 	bl	8005368 <HAL_PCD_EP_Close>
 8010d36:	4603      	mov	r3, r0
 8010d38:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d3a:	7bfb      	ldrb	r3, [r7, #15]
 8010d3c:	4618      	mov	r0, r3
 8010d3e:	f000 f8eb 	bl	8010f18 <USBD_Get_USB_Status>
 8010d42:	4603      	mov	r3, r0
 8010d44:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d46:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d48:	4618      	mov	r0, r3
 8010d4a:	3710      	adds	r7, #16
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}

08010d50 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d50:	b580      	push	{r7, lr}
 8010d52:	b084      	sub	sp, #16
 8010d54:	af00      	add	r7, sp, #0
 8010d56:	6078      	str	r0, [r7, #4]
 8010d58:	460b      	mov	r3, r1
 8010d5a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d60:	2300      	movs	r3, #0
 8010d62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010d6a:	78fa      	ldrb	r2, [r7, #3]
 8010d6c:	4611      	mov	r1, r2
 8010d6e:	4618      	mov	r0, r3
 8010d70:	f7f4 fbd1 	bl	8005516 <HAL_PCD_EP_SetStall>
 8010d74:	4603      	mov	r3, r0
 8010d76:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d78:	7bfb      	ldrb	r3, [r7, #15]
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	f000 f8cc 	bl	8010f18 <USBD_Get_USB_Status>
 8010d80:	4603      	mov	r3, r0
 8010d82:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d84:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d86:	4618      	mov	r0, r3
 8010d88:	3710      	adds	r7, #16
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bd80      	pop	{r7, pc}

08010d8e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d8e:	b580      	push	{r7, lr}
 8010d90:	b084      	sub	sp, #16
 8010d92:	af00      	add	r7, sp, #0
 8010d94:	6078      	str	r0, [r7, #4]
 8010d96:	460b      	mov	r3, r1
 8010d98:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d9a:	2300      	movs	r3, #0
 8010d9c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d9e:	2300      	movs	r3, #0
 8010da0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010da2:	687b      	ldr	r3, [r7, #4]
 8010da4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010da8:	78fa      	ldrb	r2, [r7, #3]
 8010daa:	4611      	mov	r1, r2
 8010dac:	4618      	mov	r0, r3
 8010dae:	f7f4 fc15 	bl	80055dc <HAL_PCD_EP_ClrStall>
 8010db2:	4603      	mov	r3, r0
 8010db4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010db6:	7bfb      	ldrb	r3, [r7, #15]
 8010db8:	4618      	mov	r0, r3
 8010dba:	f000 f8ad 	bl	8010f18 <USBD_Get_USB_Status>
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010dc2:	7bbb      	ldrb	r3, [r7, #14]
}
 8010dc4:	4618      	mov	r0, r3
 8010dc6:	3710      	adds	r7, #16
 8010dc8:	46bd      	mov	sp, r7
 8010dca:	bd80      	pop	{r7, pc}

08010dcc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010dcc:	b480      	push	{r7}
 8010dce:	b085      	sub	sp, #20
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
 8010dd4:	460b      	mov	r3, r1
 8010dd6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010dde:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010de0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010de4:	2b00      	cmp	r3, #0
 8010de6:	da0b      	bge.n	8010e00 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010de8:	78fb      	ldrb	r3, [r7, #3]
 8010dea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010dee:	68f9      	ldr	r1, [r7, #12]
 8010df0:	4613      	mov	r3, r2
 8010df2:	00db      	lsls	r3, r3, #3
 8010df4:	4413      	add	r3, r2
 8010df6:	009b      	lsls	r3, r3, #2
 8010df8:	440b      	add	r3, r1
 8010dfa:	3316      	adds	r3, #22
 8010dfc:	781b      	ldrb	r3, [r3, #0]
 8010dfe:	e00b      	b.n	8010e18 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010e00:	78fb      	ldrb	r3, [r7, #3]
 8010e02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010e06:	68f9      	ldr	r1, [r7, #12]
 8010e08:	4613      	mov	r3, r2
 8010e0a:	00db      	lsls	r3, r3, #3
 8010e0c:	4413      	add	r3, r2
 8010e0e:	009b      	lsls	r3, r3, #2
 8010e10:	440b      	add	r3, r1
 8010e12:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8010e16:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010e18:	4618      	mov	r0, r3
 8010e1a:	3714      	adds	r7, #20
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e22:	4770      	bx	lr

08010e24 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b084      	sub	sp, #16
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e30:	2300      	movs	r3, #0
 8010e32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e34:	2300      	movs	r3, #0
 8010e36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010e38:	687b      	ldr	r3, [r7, #4]
 8010e3a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8010e3e:	78fa      	ldrb	r2, [r7, #3]
 8010e40:	4611      	mov	r1, r2
 8010e42:	4618      	mov	r0, r3
 8010e44:	f7f4 fa02 	bl	800524c <HAL_PCD_SetAddress>
 8010e48:	4603      	mov	r3, r0
 8010e4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e4c:	7bfb      	ldrb	r3, [r7, #15]
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f000 f862 	bl	8010f18 <USBD_Get_USB_Status>
 8010e54:	4603      	mov	r3, r0
 8010e56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e58:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	3710      	adds	r7, #16
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bd80      	pop	{r7, pc}

08010e62 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e62:	b580      	push	{r7, lr}
 8010e64:	b086      	sub	sp, #24
 8010e66:	af00      	add	r7, sp, #0
 8010e68:	60f8      	str	r0, [r7, #12]
 8010e6a:	607a      	str	r2, [r7, #4]
 8010e6c:	603b      	str	r3, [r7, #0]
 8010e6e:	460b      	mov	r3, r1
 8010e70:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e72:	2300      	movs	r3, #0
 8010e74:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e76:	2300      	movs	r3, #0
 8010e78:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010e7a:	68fb      	ldr	r3, [r7, #12]
 8010e7c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010e80:	7af9      	ldrb	r1, [r7, #11]
 8010e82:	683b      	ldr	r3, [r7, #0]
 8010e84:	687a      	ldr	r2, [r7, #4]
 8010e86:	f7f4 fb0c 	bl	80054a2 <HAL_PCD_EP_Transmit>
 8010e8a:	4603      	mov	r3, r0
 8010e8c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e8e:	7dfb      	ldrb	r3, [r7, #23]
 8010e90:	4618      	mov	r0, r3
 8010e92:	f000 f841 	bl	8010f18 <USBD_Get_USB_Status>
 8010e96:	4603      	mov	r3, r0
 8010e98:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e9a:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e9c:	4618      	mov	r0, r3
 8010e9e:	3718      	adds	r7, #24
 8010ea0:	46bd      	mov	sp, r7
 8010ea2:	bd80      	pop	{r7, pc}

08010ea4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010ea4:	b580      	push	{r7, lr}
 8010ea6:	b086      	sub	sp, #24
 8010ea8:	af00      	add	r7, sp, #0
 8010eaa:	60f8      	str	r0, [r7, #12]
 8010eac:	607a      	str	r2, [r7, #4]
 8010eae:	603b      	str	r3, [r7, #0]
 8010eb0:	460b      	mov	r3, r1
 8010eb2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010eb8:	2300      	movs	r3, #0
 8010eba:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010ebc:	68fb      	ldr	r3, [r7, #12]
 8010ebe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8010ec2:	7af9      	ldrb	r1, [r7, #11]
 8010ec4:	683b      	ldr	r3, [r7, #0]
 8010ec6:	687a      	ldr	r2, [r7, #4]
 8010ec8:	f7f4 fa98 	bl	80053fc <HAL_PCD_EP_Receive>
 8010ecc:	4603      	mov	r3, r0
 8010ece:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ed0:	7dfb      	ldrb	r3, [r7, #23]
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f000 f820 	bl	8010f18 <USBD_Get_USB_Status>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010edc:	7dbb      	ldrb	r3, [r7, #22]
}
 8010ede:	4618      	mov	r0, r3
 8010ee0:	3718      	adds	r7, #24
 8010ee2:	46bd      	mov	sp, r7
 8010ee4:	bd80      	pop	{r7, pc}
	...

08010ee8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010ee8:	b480      	push	{r7}
 8010eea:	b083      	sub	sp, #12
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MIDI_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010ef0:	4b03      	ldr	r3, [pc, #12]	@ (8010f00 <USBD_static_malloc+0x18>)
}
 8010ef2:	4618      	mov	r0, r3
 8010ef4:	370c      	adds	r7, #12
 8010ef6:	46bd      	mov	sp, r7
 8010ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010efc:	4770      	bx	lr
 8010efe:	bf00      	nop
 8010f00:	24009108 	.word	0x24009108

08010f04 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010f04:	b480      	push	{r7}
 8010f06:	b083      	sub	sp, #12
 8010f08:	af00      	add	r7, sp, #0
 8010f0a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8010f0c:	bf00      	nop
 8010f0e:	370c      	adds	r7, #12
 8010f10:	46bd      	mov	sp, r7
 8010f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f16:	4770      	bx	lr

08010f18 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010f18:	b480      	push	{r7}
 8010f1a:	b085      	sub	sp, #20
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	4603      	mov	r3, r0
 8010f20:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f22:	2300      	movs	r3, #0
 8010f24:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010f26:	79fb      	ldrb	r3, [r7, #7]
 8010f28:	2b03      	cmp	r3, #3
 8010f2a:	d817      	bhi.n	8010f5c <USBD_Get_USB_Status+0x44>
 8010f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8010f34 <USBD_Get_USB_Status+0x1c>)
 8010f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f32:	bf00      	nop
 8010f34:	08010f45 	.word	0x08010f45
 8010f38:	08010f4b 	.word	0x08010f4b
 8010f3c:	08010f51 	.word	0x08010f51
 8010f40:	08010f57 	.word	0x08010f57
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010f44:	2300      	movs	r3, #0
 8010f46:	73fb      	strb	r3, [r7, #15]
    break;
 8010f48:	e00b      	b.n	8010f62 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010f4a:	2303      	movs	r3, #3
 8010f4c:	73fb      	strb	r3, [r7, #15]
    break;
 8010f4e:	e008      	b.n	8010f62 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010f50:	2301      	movs	r3, #1
 8010f52:	73fb      	strb	r3, [r7, #15]
    break;
 8010f54:	e005      	b.n	8010f62 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010f56:	2303      	movs	r3, #3
 8010f58:	73fb      	strb	r3, [r7, #15]
    break;
 8010f5a:	e002      	b.n	8010f62 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010f5c:	2303      	movs	r3, #3
 8010f5e:	73fb      	strb	r3, [r7, #15]
    break;
 8010f60:	bf00      	nop
  }
  return usb_status;
 8010f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8010f64:	4618      	mov	r0, r3
 8010f66:	3714      	adds	r7, #20
 8010f68:	46bd      	mov	sp, r7
 8010f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f6e:	4770      	bx	lr

08010f70 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f70:	b480      	push	{r7}
 8010f72:	b083      	sub	sp, #12
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	4603      	mov	r3, r0
 8010f78:	6039      	str	r1, [r7, #0]
 8010f7a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	2212      	movs	r2, #18
 8010f80:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010f82:	4b03      	ldr	r3, [pc, #12]	@ (8010f90 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010f84:	4618      	mov	r0, r3
 8010f86:	370c      	adds	r7, #12
 8010f88:	46bd      	mov	sp, r7
 8010f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f8e:	4770      	bx	lr
 8010f90:	240000c8 	.word	0x240000c8

08010f94 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f94:	b480      	push	{r7}
 8010f96:	b083      	sub	sp, #12
 8010f98:	af00      	add	r7, sp, #0
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	6039      	str	r1, [r7, #0]
 8010f9e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010fa0:	683b      	ldr	r3, [r7, #0]
 8010fa2:	2204      	movs	r2, #4
 8010fa4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010fa6:	4b03      	ldr	r3, [pc, #12]	@ (8010fb4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	370c      	adds	r7, #12
 8010fac:	46bd      	mov	sp, r7
 8010fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb2:	4770      	bx	lr
 8010fb4:	240000dc 	.word	0x240000dc

08010fb8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b082      	sub	sp, #8
 8010fbc:	af00      	add	r7, sp, #0
 8010fbe:	4603      	mov	r3, r0
 8010fc0:	6039      	str	r1, [r7, #0]
 8010fc2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010fc4:	79fb      	ldrb	r3, [r7, #7]
 8010fc6:	2b00      	cmp	r3, #0
 8010fc8:	d105      	bne.n	8010fd6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fca:	683a      	ldr	r2, [r7, #0]
 8010fcc:	4907      	ldr	r1, [pc, #28]	@ (8010fec <USBD_FS_ProductStrDescriptor+0x34>)
 8010fce:	4808      	ldr	r0, [pc, #32]	@ (8010ff0 <USBD_FS_ProductStrDescriptor+0x38>)
 8010fd0:	f7fd fabe 	bl	800e550 <USBD_GetString>
 8010fd4:	e004      	b.n	8010fe0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010fd6:	683a      	ldr	r2, [r7, #0]
 8010fd8:	4904      	ldr	r1, [pc, #16]	@ (8010fec <USBD_FS_ProductStrDescriptor+0x34>)
 8010fda:	4805      	ldr	r0, [pc, #20]	@ (8010ff0 <USBD_FS_ProductStrDescriptor+0x38>)
 8010fdc:	f7fd fab8 	bl	800e550 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010fe0:	4b02      	ldr	r3, [pc, #8]	@ (8010fec <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	3708      	adds	r7, #8
 8010fe6:	46bd      	mov	sp, r7
 8010fe8:	bd80      	pop	{r7, pc}
 8010fea:	bf00      	nop
 8010fec:	2400911c 	.word	0x2400911c
 8010ff0:	08011d34 	.word	0x08011d34

08010ff4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010ff4:	b580      	push	{r7, lr}
 8010ff6:	b082      	sub	sp, #8
 8010ff8:	af00      	add	r7, sp, #0
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	6039      	str	r1, [r7, #0]
 8010ffe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011000:	683a      	ldr	r2, [r7, #0]
 8011002:	4904      	ldr	r1, [pc, #16]	@ (8011014 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011004:	4804      	ldr	r0, [pc, #16]	@ (8011018 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8011006:	f7fd faa3 	bl	800e550 <USBD_GetString>
  return USBD_StrDesc;
 801100a:	4b02      	ldr	r3, [pc, #8]	@ (8011014 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 801100c:	4618      	mov	r0, r3
 801100e:	3708      	adds	r7, #8
 8011010:	46bd      	mov	sp, r7
 8011012:	bd80      	pop	{r7, pc}
 8011014:	2400911c 	.word	0x2400911c
 8011018:	08011d4c 	.word	0x08011d4c

0801101c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b082      	sub	sp, #8
 8011020:	af00      	add	r7, sp, #0
 8011022:	4603      	mov	r3, r0
 8011024:	6039      	str	r1, [r7, #0]
 8011026:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8011028:	683b      	ldr	r3, [r7, #0]
 801102a:	221a      	movs	r2, #26
 801102c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801102e:	f000 f843 	bl	80110b8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8011032:	4b02      	ldr	r3, [pc, #8]	@ (801103c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8011034:	4618      	mov	r0, r3
 8011036:	3708      	adds	r7, #8
 8011038:	46bd      	mov	sp, r7
 801103a:	bd80      	pop	{r7, pc}
 801103c:	240000e0 	.word	0x240000e0

08011040 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011040:	b580      	push	{r7, lr}
 8011042:	b082      	sub	sp, #8
 8011044:	af00      	add	r7, sp, #0
 8011046:	4603      	mov	r3, r0
 8011048:	6039      	str	r1, [r7, #0]
 801104a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801104c:	79fb      	ldrb	r3, [r7, #7]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d105      	bne.n	801105e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011052:	683a      	ldr	r2, [r7, #0]
 8011054:	4907      	ldr	r1, [pc, #28]	@ (8011074 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011056:	4808      	ldr	r0, [pc, #32]	@ (8011078 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011058:	f7fd fa7a 	bl	800e550 <USBD_GetString>
 801105c:	e004      	b.n	8011068 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801105e:	683a      	ldr	r2, [r7, #0]
 8011060:	4904      	ldr	r1, [pc, #16]	@ (8011074 <USBD_FS_ConfigStrDescriptor+0x34>)
 8011062:	4805      	ldr	r0, [pc, #20]	@ (8011078 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011064:	f7fd fa74 	bl	800e550 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011068:	4b02      	ldr	r3, [pc, #8]	@ (8011074 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801106a:	4618      	mov	r0, r3
 801106c:	3708      	adds	r7, #8
 801106e:	46bd      	mov	sp, r7
 8011070:	bd80      	pop	{r7, pc}
 8011072:	bf00      	nop
 8011074:	2400911c 	.word	0x2400911c
 8011078:	08011d60 	.word	0x08011d60

0801107c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801107c:	b580      	push	{r7, lr}
 801107e:	b082      	sub	sp, #8
 8011080:	af00      	add	r7, sp, #0
 8011082:	4603      	mov	r3, r0
 8011084:	6039      	str	r1, [r7, #0]
 8011086:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011088:	79fb      	ldrb	r3, [r7, #7]
 801108a:	2b00      	cmp	r3, #0
 801108c:	d105      	bne.n	801109a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801108e:	683a      	ldr	r2, [r7, #0]
 8011090:	4907      	ldr	r1, [pc, #28]	@ (80110b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011092:	4808      	ldr	r0, [pc, #32]	@ (80110b4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011094:	f7fd fa5c 	bl	800e550 <USBD_GetString>
 8011098:	e004      	b.n	80110a4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801109a:	683a      	ldr	r2, [r7, #0]
 801109c:	4904      	ldr	r1, [pc, #16]	@ (80110b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801109e:	4805      	ldr	r0, [pc, #20]	@ (80110b4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80110a0:	f7fd fa56 	bl	800e550 <USBD_GetString>
  }
  return USBD_StrDesc;
 80110a4:	4b02      	ldr	r3, [pc, #8]	@ (80110b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80110a6:	4618      	mov	r0, r3
 80110a8:	3708      	adds	r7, #8
 80110aa:	46bd      	mov	sp, r7
 80110ac:	bd80      	pop	{r7, pc}
 80110ae:	bf00      	nop
 80110b0:	2400911c 	.word	0x2400911c
 80110b4:	08011d6c 	.word	0x08011d6c

080110b8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b084      	sub	sp, #16
 80110bc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80110be:	4b0f      	ldr	r3, [pc, #60]	@ (80110fc <Get_SerialNum+0x44>)
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80110c4:	4b0e      	ldr	r3, [pc, #56]	@ (8011100 <Get_SerialNum+0x48>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80110ca:	4b0e      	ldr	r3, [pc, #56]	@ (8011104 <Get_SerialNum+0x4c>)
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80110d0:	68fa      	ldr	r2, [r7, #12]
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	4413      	add	r3, r2
 80110d6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d009      	beq.n	80110f2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80110de:	2208      	movs	r2, #8
 80110e0:	4909      	ldr	r1, [pc, #36]	@ (8011108 <Get_SerialNum+0x50>)
 80110e2:	68f8      	ldr	r0, [r7, #12]
 80110e4:	f000 f814 	bl	8011110 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80110e8:	2204      	movs	r2, #4
 80110ea:	4908      	ldr	r1, [pc, #32]	@ (801110c <Get_SerialNum+0x54>)
 80110ec:	68b8      	ldr	r0, [r7, #8]
 80110ee:	f000 f80f 	bl	8011110 <IntToUnicode>
  }
}
 80110f2:	bf00      	nop
 80110f4:	3710      	adds	r7, #16
 80110f6:	46bd      	mov	sp, r7
 80110f8:	bd80      	pop	{r7, pc}
 80110fa:	bf00      	nop
 80110fc:	1ff1e800 	.word	0x1ff1e800
 8011100:	1ff1e804 	.word	0x1ff1e804
 8011104:	1ff1e808 	.word	0x1ff1e808
 8011108:	240000e2 	.word	0x240000e2
 801110c:	240000f2 	.word	0x240000f2

08011110 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011110:	b480      	push	{r7}
 8011112:	b087      	sub	sp, #28
 8011114:	af00      	add	r7, sp, #0
 8011116:	60f8      	str	r0, [r7, #12]
 8011118:	60b9      	str	r1, [r7, #8]
 801111a:	4613      	mov	r3, r2
 801111c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801111e:	2300      	movs	r3, #0
 8011120:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8011122:	2300      	movs	r3, #0
 8011124:	75fb      	strb	r3, [r7, #23]
 8011126:	e027      	b.n	8011178 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	0f1b      	lsrs	r3, r3, #28
 801112c:	2b09      	cmp	r3, #9
 801112e:	d80b      	bhi.n	8011148 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	0f1b      	lsrs	r3, r3, #28
 8011134:	b2da      	uxtb	r2, r3
 8011136:	7dfb      	ldrb	r3, [r7, #23]
 8011138:	005b      	lsls	r3, r3, #1
 801113a:	4619      	mov	r1, r3
 801113c:	68bb      	ldr	r3, [r7, #8]
 801113e:	440b      	add	r3, r1
 8011140:	3230      	adds	r2, #48	@ 0x30
 8011142:	b2d2      	uxtb	r2, r2
 8011144:	701a      	strb	r2, [r3, #0]
 8011146:	e00a      	b.n	801115e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8011148:	68fb      	ldr	r3, [r7, #12]
 801114a:	0f1b      	lsrs	r3, r3, #28
 801114c:	b2da      	uxtb	r2, r3
 801114e:	7dfb      	ldrb	r3, [r7, #23]
 8011150:	005b      	lsls	r3, r3, #1
 8011152:	4619      	mov	r1, r3
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	440b      	add	r3, r1
 8011158:	3237      	adds	r2, #55	@ 0x37
 801115a:	b2d2      	uxtb	r2, r2
 801115c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801115e:	68fb      	ldr	r3, [r7, #12]
 8011160:	011b      	lsls	r3, r3, #4
 8011162:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8011164:	7dfb      	ldrb	r3, [r7, #23]
 8011166:	005b      	lsls	r3, r3, #1
 8011168:	3301      	adds	r3, #1
 801116a:	68ba      	ldr	r2, [r7, #8]
 801116c:	4413      	add	r3, r2
 801116e:	2200      	movs	r2, #0
 8011170:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8011172:	7dfb      	ldrb	r3, [r7, #23]
 8011174:	3301      	adds	r3, #1
 8011176:	75fb      	strb	r3, [r7, #23]
 8011178:	7dfa      	ldrb	r2, [r7, #23]
 801117a:	79fb      	ldrb	r3, [r7, #7]
 801117c:	429a      	cmp	r2, r3
 801117e:	d3d3      	bcc.n	8011128 <IntToUnicode+0x18>
  }
}
 8011180:	bf00      	nop
 8011182:	bf00      	nop
 8011184:	371c      	adds	r7, #28
 8011186:	46bd      	mov	sp, r7
 8011188:	f85d 7b04 	ldr.w	r7, [sp], #4
 801118c:	4770      	bx	lr
	...

08011190 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8011190:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80111cc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8011194:	f7ff fad0 	bl	8010738 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8011198:	f7ff fa2e 	bl	80105f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 801119c:	480c      	ldr	r0, [pc, #48]	@ (80111d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 801119e:	490d      	ldr	r1, [pc, #52]	@ (80111d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80111a0:	4a0d      	ldr	r2, [pc, #52]	@ (80111d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80111a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80111a4:	e002      	b.n	80111ac <LoopCopyDataInit>

080111a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80111a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80111a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80111aa:	3304      	adds	r3, #4

080111ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80111ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80111ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80111b0:	d3f9      	bcc.n	80111a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80111b2:	4a0a      	ldr	r2, [pc, #40]	@ (80111dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80111b4:	4c0a      	ldr	r4, [pc, #40]	@ (80111e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80111b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80111b8:	e001      	b.n	80111be <LoopFillZerobss>

080111ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80111ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80111bc:	3204      	adds	r2, #4

080111be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80111be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80111c0:	d3fb      	bcc.n	80111ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80111c2:	f000 f855 	bl	8011270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80111c6:	f7fd ffa9 	bl	800f11c <main>
  bx  lr
 80111ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80111cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80111d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80111d4:	2400014c 	.word	0x2400014c
  ldr r2, =_sidata
 80111d8:	08012000 	.word	0x08012000
  ldr r2, =_sbss
 80111dc:	2400014c 	.word	0x2400014c
  ldr r4, =_ebss
 80111e0:	24009464 	.word	0x24009464

080111e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80111e4:	e7fe      	b.n	80111e4 <ADC3_IRQHandler>
	...

080111e8 <sniprintf>:
 80111e8:	b40c      	push	{r2, r3}
 80111ea:	b530      	push	{r4, r5, lr}
 80111ec:	4b18      	ldr	r3, [pc, #96]	@ (8011250 <sniprintf+0x68>)
 80111ee:	1e0c      	subs	r4, r1, #0
 80111f0:	681d      	ldr	r5, [r3, #0]
 80111f2:	b09d      	sub	sp, #116	@ 0x74
 80111f4:	da08      	bge.n	8011208 <sniprintf+0x20>
 80111f6:	238b      	movs	r3, #139	@ 0x8b
 80111f8:	602b      	str	r3, [r5, #0]
 80111fa:	f04f 30ff 	mov.w	r0, #4294967295
 80111fe:	b01d      	add	sp, #116	@ 0x74
 8011200:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011204:	b002      	add	sp, #8
 8011206:	4770      	bx	lr
 8011208:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801120c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011210:	f04f 0300 	mov.w	r3, #0
 8011214:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011216:	bf14      	ite	ne
 8011218:	f104 33ff 	addne.w	r3, r4, #4294967295
 801121c:	4623      	moveq	r3, r4
 801121e:	9304      	str	r3, [sp, #16]
 8011220:	9307      	str	r3, [sp, #28]
 8011222:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011226:	9002      	str	r0, [sp, #8]
 8011228:	9006      	str	r0, [sp, #24]
 801122a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801122e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011230:	ab21      	add	r3, sp, #132	@ 0x84
 8011232:	a902      	add	r1, sp, #8
 8011234:	4628      	mov	r0, r5
 8011236:	9301      	str	r3, [sp, #4]
 8011238:	f000 f994 	bl	8011564 <_svfiprintf_r>
 801123c:	1c43      	adds	r3, r0, #1
 801123e:	bfbc      	itt	lt
 8011240:	238b      	movlt	r3, #139	@ 0x8b
 8011242:	602b      	strlt	r3, [r5, #0]
 8011244:	2c00      	cmp	r4, #0
 8011246:	d0da      	beq.n	80111fe <sniprintf+0x16>
 8011248:	9b02      	ldr	r3, [sp, #8]
 801124a:	2200      	movs	r2, #0
 801124c:	701a      	strb	r2, [r3, #0]
 801124e:	e7d6      	b.n	80111fe <sniprintf+0x16>
 8011250:	240000fc 	.word	0x240000fc

08011254 <memset>:
 8011254:	4402      	add	r2, r0
 8011256:	4603      	mov	r3, r0
 8011258:	4293      	cmp	r3, r2
 801125a:	d100      	bne.n	801125e <memset+0xa>
 801125c:	4770      	bx	lr
 801125e:	f803 1b01 	strb.w	r1, [r3], #1
 8011262:	e7f9      	b.n	8011258 <memset+0x4>

08011264 <__errno>:
 8011264:	4b01      	ldr	r3, [pc, #4]	@ (801126c <__errno+0x8>)
 8011266:	6818      	ldr	r0, [r3, #0]
 8011268:	4770      	bx	lr
 801126a:	bf00      	nop
 801126c:	240000fc 	.word	0x240000fc

08011270 <__libc_init_array>:
 8011270:	b570      	push	{r4, r5, r6, lr}
 8011272:	4d0d      	ldr	r5, [pc, #52]	@ (80112a8 <__libc_init_array+0x38>)
 8011274:	4c0d      	ldr	r4, [pc, #52]	@ (80112ac <__libc_init_array+0x3c>)
 8011276:	1b64      	subs	r4, r4, r5
 8011278:	10a4      	asrs	r4, r4, #2
 801127a:	2600      	movs	r6, #0
 801127c:	42a6      	cmp	r6, r4
 801127e:	d109      	bne.n	8011294 <__libc_init_array+0x24>
 8011280:	4d0b      	ldr	r5, [pc, #44]	@ (80112b0 <__libc_init_array+0x40>)
 8011282:	4c0c      	ldr	r4, [pc, #48]	@ (80112b4 <__libc_init_array+0x44>)
 8011284:	f000 fc64 	bl	8011b50 <_init>
 8011288:	1b64      	subs	r4, r4, r5
 801128a:	10a4      	asrs	r4, r4, #2
 801128c:	2600      	movs	r6, #0
 801128e:	42a6      	cmp	r6, r4
 8011290:	d105      	bne.n	801129e <__libc_init_array+0x2e>
 8011292:	bd70      	pop	{r4, r5, r6, pc}
 8011294:	f855 3b04 	ldr.w	r3, [r5], #4
 8011298:	4798      	blx	r3
 801129a:	3601      	adds	r6, #1
 801129c:	e7ee      	b.n	801127c <__libc_init_array+0xc>
 801129e:	f855 3b04 	ldr.w	r3, [r5], #4
 80112a2:	4798      	blx	r3
 80112a4:	3601      	adds	r6, #1
 80112a6:	e7f2      	b.n	801128e <__libc_init_array+0x1e>
 80112a8:	08011ff8 	.word	0x08011ff8
 80112ac:	08011ff8 	.word	0x08011ff8
 80112b0:	08011ff8 	.word	0x08011ff8
 80112b4:	08011ffc 	.word	0x08011ffc

080112b8 <__retarget_lock_acquire_recursive>:
 80112b8:	4770      	bx	lr

080112ba <__retarget_lock_release_recursive>:
 80112ba:	4770      	bx	lr

080112bc <_free_r>:
 80112bc:	b538      	push	{r3, r4, r5, lr}
 80112be:	4605      	mov	r5, r0
 80112c0:	2900      	cmp	r1, #0
 80112c2:	d041      	beq.n	8011348 <_free_r+0x8c>
 80112c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80112c8:	1f0c      	subs	r4, r1, #4
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	bfb8      	it	lt
 80112ce:	18e4      	addlt	r4, r4, r3
 80112d0:	f000 f8e0 	bl	8011494 <__malloc_lock>
 80112d4:	4a1d      	ldr	r2, [pc, #116]	@ (801134c <_free_r+0x90>)
 80112d6:	6813      	ldr	r3, [r2, #0]
 80112d8:	b933      	cbnz	r3, 80112e8 <_free_r+0x2c>
 80112da:	6063      	str	r3, [r4, #4]
 80112dc:	6014      	str	r4, [r2, #0]
 80112de:	4628      	mov	r0, r5
 80112e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112e4:	f000 b8dc 	b.w	80114a0 <__malloc_unlock>
 80112e8:	42a3      	cmp	r3, r4
 80112ea:	d908      	bls.n	80112fe <_free_r+0x42>
 80112ec:	6820      	ldr	r0, [r4, #0]
 80112ee:	1821      	adds	r1, r4, r0
 80112f0:	428b      	cmp	r3, r1
 80112f2:	bf01      	itttt	eq
 80112f4:	6819      	ldreq	r1, [r3, #0]
 80112f6:	685b      	ldreq	r3, [r3, #4]
 80112f8:	1809      	addeq	r1, r1, r0
 80112fa:	6021      	streq	r1, [r4, #0]
 80112fc:	e7ed      	b.n	80112da <_free_r+0x1e>
 80112fe:	461a      	mov	r2, r3
 8011300:	685b      	ldr	r3, [r3, #4]
 8011302:	b10b      	cbz	r3, 8011308 <_free_r+0x4c>
 8011304:	42a3      	cmp	r3, r4
 8011306:	d9fa      	bls.n	80112fe <_free_r+0x42>
 8011308:	6811      	ldr	r1, [r2, #0]
 801130a:	1850      	adds	r0, r2, r1
 801130c:	42a0      	cmp	r0, r4
 801130e:	d10b      	bne.n	8011328 <_free_r+0x6c>
 8011310:	6820      	ldr	r0, [r4, #0]
 8011312:	4401      	add	r1, r0
 8011314:	1850      	adds	r0, r2, r1
 8011316:	4283      	cmp	r3, r0
 8011318:	6011      	str	r1, [r2, #0]
 801131a:	d1e0      	bne.n	80112de <_free_r+0x22>
 801131c:	6818      	ldr	r0, [r3, #0]
 801131e:	685b      	ldr	r3, [r3, #4]
 8011320:	6053      	str	r3, [r2, #4]
 8011322:	4408      	add	r0, r1
 8011324:	6010      	str	r0, [r2, #0]
 8011326:	e7da      	b.n	80112de <_free_r+0x22>
 8011328:	d902      	bls.n	8011330 <_free_r+0x74>
 801132a:	230c      	movs	r3, #12
 801132c:	602b      	str	r3, [r5, #0]
 801132e:	e7d6      	b.n	80112de <_free_r+0x22>
 8011330:	6820      	ldr	r0, [r4, #0]
 8011332:	1821      	adds	r1, r4, r0
 8011334:	428b      	cmp	r3, r1
 8011336:	bf04      	itt	eq
 8011338:	6819      	ldreq	r1, [r3, #0]
 801133a:	685b      	ldreq	r3, [r3, #4]
 801133c:	6063      	str	r3, [r4, #4]
 801133e:	bf04      	itt	eq
 8011340:	1809      	addeq	r1, r1, r0
 8011342:	6021      	streq	r1, [r4, #0]
 8011344:	6054      	str	r4, [r2, #4]
 8011346:	e7ca      	b.n	80112de <_free_r+0x22>
 8011348:	bd38      	pop	{r3, r4, r5, pc}
 801134a:	bf00      	nop
 801134c:	24009460 	.word	0x24009460

08011350 <sbrk_aligned>:
 8011350:	b570      	push	{r4, r5, r6, lr}
 8011352:	4e0f      	ldr	r6, [pc, #60]	@ (8011390 <sbrk_aligned+0x40>)
 8011354:	460c      	mov	r4, r1
 8011356:	6831      	ldr	r1, [r6, #0]
 8011358:	4605      	mov	r5, r0
 801135a:	b911      	cbnz	r1, 8011362 <sbrk_aligned+0x12>
 801135c:	f000 fba4 	bl	8011aa8 <_sbrk_r>
 8011360:	6030      	str	r0, [r6, #0]
 8011362:	4621      	mov	r1, r4
 8011364:	4628      	mov	r0, r5
 8011366:	f000 fb9f 	bl	8011aa8 <_sbrk_r>
 801136a:	1c43      	adds	r3, r0, #1
 801136c:	d103      	bne.n	8011376 <sbrk_aligned+0x26>
 801136e:	f04f 34ff 	mov.w	r4, #4294967295
 8011372:	4620      	mov	r0, r4
 8011374:	bd70      	pop	{r4, r5, r6, pc}
 8011376:	1cc4      	adds	r4, r0, #3
 8011378:	f024 0403 	bic.w	r4, r4, #3
 801137c:	42a0      	cmp	r0, r4
 801137e:	d0f8      	beq.n	8011372 <sbrk_aligned+0x22>
 8011380:	1a21      	subs	r1, r4, r0
 8011382:	4628      	mov	r0, r5
 8011384:	f000 fb90 	bl	8011aa8 <_sbrk_r>
 8011388:	3001      	adds	r0, #1
 801138a:	d1f2      	bne.n	8011372 <sbrk_aligned+0x22>
 801138c:	e7ef      	b.n	801136e <sbrk_aligned+0x1e>
 801138e:	bf00      	nop
 8011390:	2400945c 	.word	0x2400945c

08011394 <_malloc_r>:
 8011394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011398:	1ccd      	adds	r5, r1, #3
 801139a:	f025 0503 	bic.w	r5, r5, #3
 801139e:	3508      	adds	r5, #8
 80113a0:	2d0c      	cmp	r5, #12
 80113a2:	bf38      	it	cc
 80113a4:	250c      	movcc	r5, #12
 80113a6:	2d00      	cmp	r5, #0
 80113a8:	4606      	mov	r6, r0
 80113aa:	db01      	blt.n	80113b0 <_malloc_r+0x1c>
 80113ac:	42a9      	cmp	r1, r5
 80113ae:	d904      	bls.n	80113ba <_malloc_r+0x26>
 80113b0:	230c      	movs	r3, #12
 80113b2:	6033      	str	r3, [r6, #0]
 80113b4:	2000      	movs	r0, #0
 80113b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011490 <_malloc_r+0xfc>
 80113be:	f000 f869 	bl	8011494 <__malloc_lock>
 80113c2:	f8d8 3000 	ldr.w	r3, [r8]
 80113c6:	461c      	mov	r4, r3
 80113c8:	bb44      	cbnz	r4, 801141c <_malloc_r+0x88>
 80113ca:	4629      	mov	r1, r5
 80113cc:	4630      	mov	r0, r6
 80113ce:	f7ff ffbf 	bl	8011350 <sbrk_aligned>
 80113d2:	1c43      	adds	r3, r0, #1
 80113d4:	4604      	mov	r4, r0
 80113d6:	d158      	bne.n	801148a <_malloc_r+0xf6>
 80113d8:	f8d8 4000 	ldr.w	r4, [r8]
 80113dc:	4627      	mov	r7, r4
 80113de:	2f00      	cmp	r7, #0
 80113e0:	d143      	bne.n	801146a <_malloc_r+0xd6>
 80113e2:	2c00      	cmp	r4, #0
 80113e4:	d04b      	beq.n	801147e <_malloc_r+0xea>
 80113e6:	6823      	ldr	r3, [r4, #0]
 80113e8:	4639      	mov	r1, r7
 80113ea:	4630      	mov	r0, r6
 80113ec:	eb04 0903 	add.w	r9, r4, r3
 80113f0:	f000 fb5a 	bl	8011aa8 <_sbrk_r>
 80113f4:	4581      	cmp	r9, r0
 80113f6:	d142      	bne.n	801147e <_malloc_r+0xea>
 80113f8:	6821      	ldr	r1, [r4, #0]
 80113fa:	1a6d      	subs	r5, r5, r1
 80113fc:	4629      	mov	r1, r5
 80113fe:	4630      	mov	r0, r6
 8011400:	f7ff ffa6 	bl	8011350 <sbrk_aligned>
 8011404:	3001      	adds	r0, #1
 8011406:	d03a      	beq.n	801147e <_malloc_r+0xea>
 8011408:	6823      	ldr	r3, [r4, #0]
 801140a:	442b      	add	r3, r5
 801140c:	6023      	str	r3, [r4, #0]
 801140e:	f8d8 3000 	ldr.w	r3, [r8]
 8011412:	685a      	ldr	r2, [r3, #4]
 8011414:	bb62      	cbnz	r2, 8011470 <_malloc_r+0xdc>
 8011416:	f8c8 7000 	str.w	r7, [r8]
 801141a:	e00f      	b.n	801143c <_malloc_r+0xa8>
 801141c:	6822      	ldr	r2, [r4, #0]
 801141e:	1b52      	subs	r2, r2, r5
 8011420:	d420      	bmi.n	8011464 <_malloc_r+0xd0>
 8011422:	2a0b      	cmp	r2, #11
 8011424:	d917      	bls.n	8011456 <_malloc_r+0xc2>
 8011426:	1961      	adds	r1, r4, r5
 8011428:	42a3      	cmp	r3, r4
 801142a:	6025      	str	r5, [r4, #0]
 801142c:	bf18      	it	ne
 801142e:	6059      	strne	r1, [r3, #4]
 8011430:	6863      	ldr	r3, [r4, #4]
 8011432:	bf08      	it	eq
 8011434:	f8c8 1000 	streq.w	r1, [r8]
 8011438:	5162      	str	r2, [r4, r5]
 801143a:	604b      	str	r3, [r1, #4]
 801143c:	4630      	mov	r0, r6
 801143e:	f000 f82f 	bl	80114a0 <__malloc_unlock>
 8011442:	f104 000b 	add.w	r0, r4, #11
 8011446:	1d23      	adds	r3, r4, #4
 8011448:	f020 0007 	bic.w	r0, r0, #7
 801144c:	1ac2      	subs	r2, r0, r3
 801144e:	bf1c      	itt	ne
 8011450:	1a1b      	subne	r3, r3, r0
 8011452:	50a3      	strne	r3, [r4, r2]
 8011454:	e7af      	b.n	80113b6 <_malloc_r+0x22>
 8011456:	6862      	ldr	r2, [r4, #4]
 8011458:	42a3      	cmp	r3, r4
 801145a:	bf0c      	ite	eq
 801145c:	f8c8 2000 	streq.w	r2, [r8]
 8011460:	605a      	strne	r2, [r3, #4]
 8011462:	e7eb      	b.n	801143c <_malloc_r+0xa8>
 8011464:	4623      	mov	r3, r4
 8011466:	6864      	ldr	r4, [r4, #4]
 8011468:	e7ae      	b.n	80113c8 <_malloc_r+0x34>
 801146a:	463c      	mov	r4, r7
 801146c:	687f      	ldr	r7, [r7, #4]
 801146e:	e7b6      	b.n	80113de <_malloc_r+0x4a>
 8011470:	461a      	mov	r2, r3
 8011472:	685b      	ldr	r3, [r3, #4]
 8011474:	42a3      	cmp	r3, r4
 8011476:	d1fb      	bne.n	8011470 <_malloc_r+0xdc>
 8011478:	2300      	movs	r3, #0
 801147a:	6053      	str	r3, [r2, #4]
 801147c:	e7de      	b.n	801143c <_malloc_r+0xa8>
 801147e:	230c      	movs	r3, #12
 8011480:	6033      	str	r3, [r6, #0]
 8011482:	4630      	mov	r0, r6
 8011484:	f000 f80c 	bl	80114a0 <__malloc_unlock>
 8011488:	e794      	b.n	80113b4 <_malloc_r+0x20>
 801148a:	6005      	str	r5, [r0, #0]
 801148c:	e7d6      	b.n	801143c <_malloc_r+0xa8>
 801148e:	bf00      	nop
 8011490:	24009460 	.word	0x24009460

08011494 <__malloc_lock>:
 8011494:	4801      	ldr	r0, [pc, #4]	@ (801149c <__malloc_lock+0x8>)
 8011496:	f7ff bf0f 	b.w	80112b8 <__retarget_lock_acquire_recursive>
 801149a:	bf00      	nop
 801149c:	24009458 	.word	0x24009458

080114a0 <__malloc_unlock>:
 80114a0:	4801      	ldr	r0, [pc, #4]	@ (80114a8 <__malloc_unlock+0x8>)
 80114a2:	f7ff bf0a 	b.w	80112ba <__retarget_lock_release_recursive>
 80114a6:	bf00      	nop
 80114a8:	24009458 	.word	0x24009458

080114ac <__ssputs_r>:
 80114ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80114b0:	688e      	ldr	r6, [r1, #8]
 80114b2:	461f      	mov	r7, r3
 80114b4:	42be      	cmp	r6, r7
 80114b6:	680b      	ldr	r3, [r1, #0]
 80114b8:	4682      	mov	sl, r0
 80114ba:	460c      	mov	r4, r1
 80114bc:	4690      	mov	r8, r2
 80114be:	d82d      	bhi.n	801151c <__ssputs_r+0x70>
 80114c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80114c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80114c8:	d026      	beq.n	8011518 <__ssputs_r+0x6c>
 80114ca:	6965      	ldr	r5, [r4, #20]
 80114cc:	6909      	ldr	r1, [r1, #16]
 80114ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80114d2:	eba3 0901 	sub.w	r9, r3, r1
 80114d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80114da:	1c7b      	adds	r3, r7, #1
 80114dc:	444b      	add	r3, r9
 80114de:	106d      	asrs	r5, r5, #1
 80114e0:	429d      	cmp	r5, r3
 80114e2:	bf38      	it	cc
 80114e4:	461d      	movcc	r5, r3
 80114e6:	0553      	lsls	r3, r2, #21
 80114e8:	d527      	bpl.n	801153a <__ssputs_r+0x8e>
 80114ea:	4629      	mov	r1, r5
 80114ec:	f7ff ff52 	bl	8011394 <_malloc_r>
 80114f0:	4606      	mov	r6, r0
 80114f2:	b360      	cbz	r0, 801154e <__ssputs_r+0xa2>
 80114f4:	6921      	ldr	r1, [r4, #16]
 80114f6:	464a      	mov	r2, r9
 80114f8:	f000 fae6 	bl	8011ac8 <memcpy>
 80114fc:	89a3      	ldrh	r3, [r4, #12]
 80114fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011506:	81a3      	strh	r3, [r4, #12]
 8011508:	6126      	str	r6, [r4, #16]
 801150a:	6165      	str	r5, [r4, #20]
 801150c:	444e      	add	r6, r9
 801150e:	eba5 0509 	sub.w	r5, r5, r9
 8011512:	6026      	str	r6, [r4, #0]
 8011514:	60a5      	str	r5, [r4, #8]
 8011516:	463e      	mov	r6, r7
 8011518:	42be      	cmp	r6, r7
 801151a:	d900      	bls.n	801151e <__ssputs_r+0x72>
 801151c:	463e      	mov	r6, r7
 801151e:	6820      	ldr	r0, [r4, #0]
 8011520:	4632      	mov	r2, r6
 8011522:	4641      	mov	r1, r8
 8011524:	f000 faa6 	bl	8011a74 <memmove>
 8011528:	68a3      	ldr	r3, [r4, #8]
 801152a:	1b9b      	subs	r3, r3, r6
 801152c:	60a3      	str	r3, [r4, #8]
 801152e:	6823      	ldr	r3, [r4, #0]
 8011530:	4433      	add	r3, r6
 8011532:	6023      	str	r3, [r4, #0]
 8011534:	2000      	movs	r0, #0
 8011536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801153a:	462a      	mov	r2, r5
 801153c:	f000 fad2 	bl	8011ae4 <_realloc_r>
 8011540:	4606      	mov	r6, r0
 8011542:	2800      	cmp	r0, #0
 8011544:	d1e0      	bne.n	8011508 <__ssputs_r+0x5c>
 8011546:	6921      	ldr	r1, [r4, #16]
 8011548:	4650      	mov	r0, sl
 801154a:	f7ff feb7 	bl	80112bc <_free_r>
 801154e:	230c      	movs	r3, #12
 8011550:	f8ca 3000 	str.w	r3, [sl]
 8011554:	89a3      	ldrh	r3, [r4, #12]
 8011556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801155a:	81a3      	strh	r3, [r4, #12]
 801155c:	f04f 30ff 	mov.w	r0, #4294967295
 8011560:	e7e9      	b.n	8011536 <__ssputs_r+0x8a>
	...

08011564 <_svfiprintf_r>:
 8011564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011568:	4698      	mov	r8, r3
 801156a:	898b      	ldrh	r3, [r1, #12]
 801156c:	061b      	lsls	r3, r3, #24
 801156e:	b09d      	sub	sp, #116	@ 0x74
 8011570:	4607      	mov	r7, r0
 8011572:	460d      	mov	r5, r1
 8011574:	4614      	mov	r4, r2
 8011576:	d510      	bpl.n	801159a <_svfiprintf_r+0x36>
 8011578:	690b      	ldr	r3, [r1, #16]
 801157a:	b973      	cbnz	r3, 801159a <_svfiprintf_r+0x36>
 801157c:	2140      	movs	r1, #64	@ 0x40
 801157e:	f7ff ff09 	bl	8011394 <_malloc_r>
 8011582:	6028      	str	r0, [r5, #0]
 8011584:	6128      	str	r0, [r5, #16]
 8011586:	b930      	cbnz	r0, 8011596 <_svfiprintf_r+0x32>
 8011588:	230c      	movs	r3, #12
 801158a:	603b      	str	r3, [r7, #0]
 801158c:	f04f 30ff 	mov.w	r0, #4294967295
 8011590:	b01d      	add	sp, #116	@ 0x74
 8011592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011596:	2340      	movs	r3, #64	@ 0x40
 8011598:	616b      	str	r3, [r5, #20]
 801159a:	2300      	movs	r3, #0
 801159c:	9309      	str	r3, [sp, #36]	@ 0x24
 801159e:	2320      	movs	r3, #32
 80115a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80115a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80115a8:	2330      	movs	r3, #48	@ 0x30
 80115aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011748 <_svfiprintf_r+0x1e4>
 80115ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80115b2:	f04f 0901 	mov.w	r9, #1
 80115b6:	4623      	mov	r3, r4
 80115b8:	469a      	mov	sl, r3
 80115ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80115be:	b10a      	cbz	r2, 80115c4 <_svfiprintf_r+0x60>
 80115c0:	2a25      	cmp	r2, #37	@ 0x25
 80115c2:	d1f9      	bne.n	80115b8 <_svfiprintf_r+0x54>
 80115c4:	ebba 0b04 	subs.w	fp, sl, r4
 80115c8:	d00b      	beq.n	80115e2 <_svfiprintf_r+0x7e>
 80115ca:	465b      	mov	r3, fp
 80115cc:	4622      	mov	r2, r4
 80115ce:	4629      	mov	r1, r5
 80115d0:	4638      	mov	r0, r7
 80115d2:	f7ff ff6b 	bl	80114ac <__ssputs_r>
 80115d6:	3001      	adds	r0, #1
 80115d8:	f000 80a7 	beq.w	801172a <_svfiprintf_r+0x1c6>
 80115dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80115de:	445a      	add	r2, fp
 80115e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80115e2:	f89a 3000 	ldrb.w	r3, [sl]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	f000 809f 	beq.w	801172a <_svfiprintf_r+0x1c6>
 80115ec:	2300      	movs	r3, #0
 80115ee:	f04f 32ff 	mov.w	r2, #4294967295
 80115f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115f6:	f10a 0a01 	add.w	sl, sl, #1
 80115fa:	9304      	str	r3, [sp, #16]
 80115fc:	9307      	str	r3, [sp, #28]
 80115fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011602:	931a      	str	r3, [sp, #104]	@ 0x68
 8011604:	4654      	mov	r4, sl
 8011606:	2205      	movs	r2, #5
 8011608:	f814 1b01 	ldrb.w	r1, [r4], #1
 801160c:	484e      	ldr	r0, [pc, #312]	@ (8011748 <_svfiprintf_r+0x1e4>)
 801160e:	f7ee fe6f 	bl	80002f0 <memchr>
 8011612:	9a04      	ldr	r2, [sp, #16]
 8011614:	b9d8      	cbnz	r0, 801164e <_svfiprintf_r+0xea>
 8011616:	06d0      	lsls	r0, r2, #27
 8011618:	bf44      	itt	mi
 801161a:	2320      	movmi	r3, #32
 801161c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011620:	0711      	lsls	r1, r2, #28
 8011622:	bf44      	itt	mi
 8011624:	232b      	movmi	r3, #43	@ 0x2b
 8011626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801162a:	f89a 3000 	ldrb.w	r3, [sl]
 801162e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011630:	d015      	beq.n	801165e <_svfiprintf_r+0xfa>
 8011632:	9a07      	ldr	r2, [sp, #28]
 8011634:	4654      	mov	r4, sl
 8011636:	2000      	movs	r0, #0
 8011638:	f04f 0c0a 	mov.w	ip, #10
 801163c:	4621      	mov	r1, r4
 801163e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011642:	3b30      	subs	r3, #48	@ 0x30
 8011644:	2b09      	cmp	r3, #9
 8011646:	d94b      	bls.n	80116e0 <_svfiprintf_r+0x17c>
 8011648:	b1b0      	cbz	r0, 8011678 <_svfiprintf_r+0x114>
 801164a:	9207      	str	r2, [sp, #28]
 801164c:	e014      	b.n	8011678 <_svfiprintf_r+0x114>
 801164e:	eba0 0308 	sub.w	r3, r0, r8
 8011652:	fa09 f303 	lsl.w	r3, r9, r3
 8011656:	4313      	orrs	r3, r2
 8011658:	9304      	str	r3, [sp, #16]
 801165a:	46a2      	mov	sl, r4
 801165c:	e7d2      	b.n	8011604 <_svfiprintf_r+0xa0>
 801165e:	9b03      	ldr	r3, [sp, #12]
 8011660:	1d19      	adds	r1, r3, #4
 8011662:	681b      	ldr	r3, [r3, #0]
 8011664:	9103      	str	r1, [sp, #12]
 8011666:	2b00      	cmp	r3, #0
 8011668:	bfbb      	ittet	lt
 801166a:	425b      	neglt	r3, r3
 801166c:	f042 0202 	orrlt.w	r2, r2, #2
 8011670:	9307      	strge	r3, [sp, #28]
 8011672:	9307      	strlt	r3, [sp, #28]
 8011674:	bfb8      	it	lt
 8011676:	9204      	strlt	r2, [sp, #16]
 8011678:	7823      	ldrb	r3, [r4, #0]
 801167a:	2b2e      	cmp	r3, #46	@ 0x2e
 801167c:	d10a      	bne.n	8011694 <_svfiprintf_r+0x130>
 801167e:	7863      	ldrb	r3, [r4, #1]
 8011680:	2b2a      	cmp	r3, #42	@ 0x2a
 8011682:	d132      	bne.n	80116ea <_svfiprintf_r+0x186>
 8011684:	9b03      	ldr	r3, [sp, #12]
 8011686:	1d1a      	adds	r2, r3, #4
 8011688:	681b      	ldr	r3, [r3, #0]
 801168a:	9203      	str	r2, [sp, #12]
 801168c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011690:	3402      	adds	r4, #2
 8011692:	9305      	str	r3, [sp, #20]
 8011694:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011758 <_svfiprintf_r+0x1f4>
 8011698:	7821      	ldrb	r1, [r4, #0]
 801169a:	2203      	movs	r2, #3
 801169c:	4650      	mov	r0, sl
 801169e:	f7ee fe27 	bl	80002f0 <memchr>
 80116a2:	b138      	cbz	r0, 80116b4 <_svfiprintf_r+0x150>
 80116a4:	9b04      	ldr	r3, [sp, #16]
 80116a6:	eba0 000a 	sub.w	r0, r0, sl
 80116aa:	2240      	movs	r2, #64	@ 0x40
 80116ac:	4082      	lsls	r2, r0
 80116ae:	4313      	orrs	r3, r2
 80116b0:	3401      	adds	r4, #1
 80116b2:	9304      	str	r3, [sp, #16]
 80116b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80116b8:	4824      	ldr	r0, [pc, #144]	@ (801174c <_svfiprintf_r+0x1e8>)
 80116ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80116be:	2206      	movs	r2, #6
 80116c0:	f7ee fe16 	bl	80002f0 <memchr>
 80116c4:	2800      	cmp	r0, #0
 80116c6:	d036      	beq.n	8011736 <_svfiprintf_r+0x1d2>
 80116c8:	4b21      	ldr	r3, [pc, #132]	@ (8011750 <_svfiprintf_r+0x1ec>)
 80116ca:	bb1b      	cbnz	r3, 8011714 <_svfiprintf_r+0x1b0>
 80116cc:	9b03      	ldr	r3, [sp, #12]
 80116ce:	3307      	adds	r3, #7
 80116d0:	f023 0307 	bic.w	r3, r3, #7
 80116d4:	3308      	adds	r3, #8
 80116d6:	9303      	str	r3, [sp, #12]
 80116d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80116da:	4433      	add	r3, r6
 80116dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80116de:	e76a      	b.n	80115b6 <_svfiprintf_r+0x52>
 80116e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80116e4:	460c      	mov	r4, r1
 80116e6:	2001      	movs	r0, #1
 80116e8:	e7a8      	b.n	801163c <_svfiprintf_r+0xd8>
 80116ea:	2300      	movs	r3, #0
 80116ec:	3401      	adds	r4, #1
 80116ee:	9305      	str	r3, [sp, #20]
 80116f0:	4619      	mov	r1, r3
 80116f2:	f04f 0c0a 	mov.w	ip, #10
 80116f6:	4620      	mov	r0, r4
 80116f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116fc:	3a30      	subs	r2, #48	@ 0x30
 80116fe:	2a09      	cmp	r2, #9
 8011700:	d903      	bls.n	801170a <_svfiprintf_r+0x1a6>
 8011702:	2b00      	cmp	r3, #0
 8011704:	d0c6      	beq.n	8011694 <_svfiprintf_r+0x130>
 8011706:	9105      	str	r1, [sp, #20]
 8011708:	e7c4      	b.n	8011694 <_svfiprintf_r+0x130>
 801170a:	fb0c 2101 	mla	r1, ip, r1, r2
 801170e:	4604      	mov	r4, r0
 8011710:	2301      	movs	r3, #1
 8011712:	e7f0      	b.n	80116f6 <_svfiprintf_r+0x192>
 8011714:	ab03      	add	r3, sp, #12
 8011716:	9300      	str	r3, [sp, #0]
 8011718:	462a      	mov	r2, r5
 801171a:	4b0e      	ldr	r3, [pc, #56]	@ (8011754 <_svfiprintf_r+0x1f0>)
 801171c:	a904      	add	r1, sp, #16
 801171e:	4638      	mov	r0, r7
 8011720:	f3af 8000 	nop.w
 8011724:	1c42      	adds	r2, r0, #1
 8011726:	4606      	mov	r6, r0
 8011728:	d1d6      	bne.n	80116d8 <_svfiprintf_r+0x174>
 801172a:	89ab      	ldrh	r3, [r5, #12]
 801172c:	065b      	lsls	r3, r3, #25
 801172e:	f53f af2d 	bmi.w	801158c <_svfiprintf_r+0x28>
 8011732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011734:	e72c      	b.n	8011590 <_svfiprintf_r+0x2c>
 8011736:	ab03      	add	r3, sp, #12
 8011738:	9300      	str	r3, [sp, #0]
 801173a:	462a      	mov	r2, r5
 801173c:	4b05      	ldr	r3, [pc, #20]	@ (8011754 <_svfiprintf_r+0x1f0>)
 801173e:	a904      	add	r1, sp, #16
 8011740:	4638      	mov	r0, r7
 8011742:	f000 f879 	bl	8011838 <_printf_i>
 8011746:	e7ed      	b.n	8011724 <_svfiprintf_r+0x1c0>
 8011748:	08011fbc 	.word	0x08011fbc
 801174c:	08011fc6 	.word	0x08011fc6
 8011750:	00000000 	.word	0x00000000
 8011754:	080114ad 	.word	0x080114ad
 8011758:	08011fc2 	.word	0x08011fc2

0801175c <_printf_common>:
 801175c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011760:	4616      	mov	r6, r2
 8011762:	4698      	mov	r8, r3
 8011764:	688a      	ldr	r2, [r1, #8]
 8011766:	690b      	ldr	r3, [r1, #16]
 8011768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801176c:	4293      	cmp	r3, r2
 801176e:	bfb8      	it	lt
 8011770:	4613      	movlt	r3, r2
 8011772:	6033      	str	r3, [r6, #0]
 8011774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011778:	4607      	mov	r7, r0
 801177a:	460c      	mov	r4, r1
 801177c:	b10a      	cbz	r2, 8011782 <_printf_common+0x26>
 801177e:	3301      	adds	r3, #1
 8011780:	6033      	str	r3, [r6, #0]
 8011782:	6823      	ldr	r3, [r4, #0]
 8011784:	0699      	lsls	r1, r3, #26
 8011786:	bf42      	ittt	mi
 8011788:	6833      	ldrmi	r3, [r6, #0]
 801178a:	3302      	addmi	r3, #2
 801178c:	6033      	strmi	r3, [r6, #0]
 801178e:	6825      	ldr	r5, [r4, #0]
 8011790:	f015 0506 	ands.w	r5, r5, #6
 8011794:	d106      	bne.n	80117a4 <_printf_common+0x48>
 8011796:	f104 0a19 	add.w	sl, r4, #25
 801179a:	68e3      	ldr	r3, [r4, #12]
 801179c:	6832      	ldr	r2, [r6, #0]
 801179e:	1a9b      	subs	r3, r3, r2
 80117a0:	42ab      	cmp	r3, r5
 80117a2:	dc26      	bgt.n	80117f2 <_printf_common+0x96>
 80117a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80117a8:	6822      	ldr	r2, [r4, #0]
 80117aa:	3b00      	subs	r3, #0
 80117ac:	bf18      	it	ne
 80117ae:	2301      	movne	r3, #1
 80117b0:	0692      	lsls	r2, r2, #26
 80117b2:	d42b      	bmi.n	801180c <_printf_common+0xb0>
 80117b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80117b8:	4641      	mov	r1, r8
 80117ba:	4638      	mov	r0, r7
 80117bc:	47c8      	blx	r9
 80117be:	3001      	adds	r0, #1
 80117c0:	d01e      	beq.n	8011800 <_printf_common+0xa4>
 80117c2:	6823      	ldr	r3, [r4, #0]
 80117c4:	6922      	ldr	r2, [r4, #16]
 80117c6:	f003 0306 	and.w	r3, r3, #6
 80117ca:	2b04      	cmp	r3, #4
 80117cc:	bf02      	ittt	eq
 80117ce:	68e5      	ldreq	r5, [r4, #12]
 80117d0:	6833      	ldreq	r3, [r6, #0]
 80117d2:	1aed      	subeq	r5, r5, r3
 80117d4:	68a3      	ldr	r3, [r4, #8]
 80117d6:	bf0c      	ite	eq
 80117d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80117dc:	2500      	movne	r5, #0
 80117de:	4293      	cmp	r3, r2
 80117e0:	bfc4      	itt	gt
 80117e2:	1a9b      	subgt	r3, r3, r2
 80117e4:	18ed      	addgt	r5, r5, r3
 80117e6:	2600      	movs	r6, #0
 80117e8:	341a      	adds	r4, #26
 80117ea:	42b5      	cmp	r5, r6
 80117ec:	d11a      	bne.n	8011824 <_printf_common+0xc8>
 80117ee:	2000      	movs	r0, #0
 80117f0:	e008      	b.n	8011804 <_printf_common+0xa8>
 80117f2:	2301      	movs	r3, #1
 80117f4:	4652      	mov	r2, sl
 80117f6:	4641      	mov	r1, r8
 80117f8:	4638      	mov	r0, r7
 80117fa:	47c8      	blx	r9
 80117fc:	3001      	adds	r0, #1
 80117fe:	d103      	bne.n	8011808 <_printf_common+0xac>
 8011800:	f04f 30ff 	mov.w	r0, #4294967295
 8011804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011808:	3501      	adds	r5, #1
 801180a:	e7c6      	b.n	801179a <_printf_common+0x3e>
 801180c:	18e1      	adds	r1, r4, r3
 801180e:	1c5a      	adds	r2, r3, #1
 8011810:	2030      	movs	r0, #48	@ 0x30
 8011812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011816:	4422      	add	r2, r4
 8011818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801181c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011820:	3302      	adds	r3, #2
 8011822:	e7c7      	b.n	80117b4 <_printf_common+0x58>
 8011824:	2301      	movs	r3, #1
 8011826:	4622      	mov	r2, r4
 8011828:	4641      	mov	r1, r8
 801182a:	4638      	mov	r0, r7
 801182c:	47c8      	blx	r9
 801182e:	3001      	adds	r0, #1
 8011830:	d0e6      	beq.n	8011800 <_printf_common+0xa4>
 8011832:	3601      	adds	r6, #1
 8011834:	e7d9      	b.n	80117ea <_printf_common+0x8e>
	...

08011838 <_printf_i>:
 8011838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801183c:	7e0f      	ldrb	r7, [r1, #24]
 801183e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011840:	2f78      	cmp	r7, #120	@ 0x78
 8011842:	4691      	mov	r9, r2
 8011844:	4680      	mov	r8, r0
 8011846:	460c      	mov	r4, r1
 8011848:	469a      	mov	sl, r3
 801184a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801184e:	d807      	bhi.n	8011860 <_printf_i+0x28>
 8011850:	2f62      	cmp	r7, #98	@ 0x62
 8011852:	d80a      	bhi.n	801186a <_printf_i+0x32>
 8011854:	2f00      	cmp	r7, #0
 8011856:	f000 80d1 	beq.w	80119fc <_printf_i+0x1c4>
 801185a:	2f58      	cmp	r7, #88	@ 0x58
 801185c:	f000 80b8 	beq.w	80119d0 <_printf_i+0x198>
 8011860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011868:	e03a      	b.n	80118e0 <_printf_i+0xa8>
 801186a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801186e:	2b15      	cmp	r3, #21
 8011870:	d8f6      	bhi.n	8011860 <_printf_i+0x28>
 8011872:	a101      	add	r1, pc, #4	@ (adr r1, 8011878 <_printf_i+0x40>)
 8011874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011878:	080118d1 	.word	0x080118d1
 801187c:	080118e5 	.word	0x080118e5
 8011880:	08011861 	.word	0x08011861
 8011884:	08011861 	.word	0x08011861
 8011888:	08011861 	.word	0x08011861
 801188c:	08011861 	.word	0x08011861
 8011890:	080118e5 	.word	0x080118e5
 8011894:	08011861 	.word	0x08011861
 8011898:	08011861 	.word	0x08011861
 801189c:	08011861 	.word	0x08011861
 80118a0:	08011861 	.word	0x08011861
 80118a4:	080119e3 	.word	0x080119e3
 80118a8:	0801190f 	.word	0x0801190f
 80118ac:	0801199d 	.word	0x0801199d
 80118b0:	08011861 	.word	0x08011861
 80118b4:	08011861 	.word	0x08011861
 80118b8:	08011a05 	.word	0x08011a05
 80118bc:	08011861 	.word	0x08011861
 80118c0:	0801190f 	.word	0x0801190f
 80118c4:	08011861 	.word	0x08011861
 80118c8:	08011861 	.word	0x08011861
 80118cc:	080119a5 	.word	0x080119a5
 80118d0:	6833      	ldr	r3, [r6, #0]
 80118d2:	1d1a      	adds	r2, r3, #4
 80118d4:	681b      	ldr	r3, [r3, #0]
 80118d6:	6032      	str	r2, [r6, #0]
 80118d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80118dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80118e0:	2301      	movs	r3, #1
 80118e2:	e09c      	b.n	8011a1e <_printf_i+0x1e6>
 80118e4:	6833      	ldr	r3, [r6, #0]
 80118e6:	6820      	ldr	r0, [r4, #0]
 80118e8:	1d19      	adds	r1, r3, #4
 80118ea:	6031      	str	r1, [r6, #0]
 80118ec:	0606      	lsls	r6, r0, #24
 80118ee:	d501      	bpl.n	80118f4 <_printf_i+0xbc>
 80118f0:	681d      	ldr	r5, [r3, #0]
 80118f2:	e003      	b.n	80118fc <_printf_i+0xc4>
 80118f4:	0645      	lsls	r5, r0, #25
 80118f6:	d5fb      	bpl.n	80118f0 <_printf_i+0xb8>
 80118f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80118fc:	2d00      	cmp	r5, #0
 80118fe:	da03      	bge.n	8011908 <_printf_i+0xd0>
 8011900:	232d      	movs	r3, #45	@ 0x2d
 8011902:	426d      	negs	r5, r5
 8011904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011908:	4858      	ldr	r0, [pc, #352]	@ (8011a6c <_printf_i+0x234>)
 801190a:	230a      	movs	r3, #10
 801190c:	e011      	b.n	8011932 <_printf_i+0xfa>
 801190e:	6821      	ldr	r1, [r4, #0]
 8011910:	6833      	ldr	r3, [r6, #0]
 8011912:	0608      	lsls	r0, r1, #24
 8011914:	f853 5b04 	ldr.w	r5, [r3], #4
 8011918:	d402      	bmi.n	8011920 <_printf_i+0xe8>
 801191a:	0649      	lsls	r1, r1, #25
 801191c:	bf48      	it	mi
 801191e:	b2ad      	uxthmi	r5, r5
 8011920:	2f6f      	cmp	r7, #111	@ 0x6f
 8011922:	4852      	ldr	r0, [pc, #328]	@ (8011a6c <_printf_i+0x234>)
 8011924:	6033      	str	r3, [r6, #0]
 8011926:	bf14      	ite	ne
 8011928:	230a      	movne	r3, #10
 801192a:	2308      	moveq	r3, #8
 801192c:	2100      	movs	r1, #0
 801192e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011932:	6866      	ldr	r6, [r4, #4]
 8011934:	60a6      	str	r6, [r4, #8]
 8011936:	2e00      	cmp	r6, #0
 8011938:	db05      	blt.n	8011946 <_printf_i+0x10e>
 801193a:	6821      	ldr	r1, [r4, #0]
 801193c:	432e      	orrs	r6, r5
 801193e:	f021 0104 	bic.w	r1, r1, #4
 8011942:	6021      	str	r1, [r4, #0]
 8011944:	d04b      	beq.n	80119de <_printf_i+0x1a6>
 8011946:	4616      	mov	r6, r2
 8011948:	fbb5 f1f3 	udiv	r1, r5, r3
 801194c:	fb03 5711 	mls	r7, r3, r1, r5
 8011950:	5dc7      	ldrb	r7, [r0, r7]
 8011952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011956:	462f      	mov	r7, r5
 8011958:	42bb      	cmp	r3, r7
 801195a:	460d      	mov	r5, r1
 801195c:	d9f4      	bls.n	8011948 <_printf_i+0x110>
 801195e:	2b08      	cmp	r3, #8
 8011960:	d10b      	bne.n	801197a <_printf_i+0x142>
 8011962:	6823      	ldr	r3, [r4, #0]
 8011964:	07df      	lsls	r7, r3, #31
 8011966:	d508      	bpl.n	801197a <_printf_i+0x142>
 8011968:	6923      	ldr	r3, [r4, #16]
 801196a:	6861      	ldr	r1, [r4, #4]
 801196c:	4299      	cmp	r1, r3
 801196e:	bfde      	ittt	le
 8011970:	2330      	movle	r3, #48	@ 0x30
 8011972:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011976:	f106 36ff 	addle.w	r6, r6, #4294967295
 801197a:	1b92      	subs	r2, r2, r6
 801197c:	6122      	str	r2, [r4, #16]
 801197e:	f8cd a000 	str.w	sl, [sp]
 8011982:	464b      	mov	r3, r9
 8011984:	aa03      	add	r2, sp, #12
 8011986:	4621      	mov	r1, r4
 8011988:	4640      	mov	r0, r8
 801198a:	f7ff fee7 	bl	801175c <_printf_common>
 801198e:	3001      	adds	r0, #1
 8011990:	d14a      	bne.n	8011a28 <_printf_i+0x1f0>
 8011992:	f04f 30ff 	mov.w	r0, #4294967295
 8011996:	b004      	add	sp, #16
 8011998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801199c:	6823      	ldr	r3, [r4, #0]
 801199e:	f043 0320 	orr.w	r3, r3, #32
 80119a2:	6023      	str	r3, [r4, #0]
 80119a4:	4832      	ldr	r0, [pc, #200]	@ (8011a70 <_printf_i+0x238>)
 80119a6:	2778      	movs	r7, #120	@ 0x78
 80119a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80119ac:	6823      	ldr	r3, [r4, #0]
 80119ae:	6831      	ldr	r1, [r6, #0]
 80119b0:	061f      	lsls	r7, r3, #24
 80119b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80119b6:	d402      	bmi.n	80119be <_printf_i+0x186>
 80119b8:	065f      	lsls	r7, r3, #25
 80119ba:	bf48      	it	mi
 80119bc:	b2ad      	uxthmi	r5, r5
 80119be:	6031      	str	r1, [r6, #0]
 80119c0:	07d9      	lsls	r1, r3, #31
 80119c2:	bf44      	itt	mi
 80119c4:	f043 0320 	orrmi.w	r3, r3, #32
 80119c8:	6023      	strmi	r3, [r4, #0]
 80119ca:	b11d      	cbz	r5, 80119d4 <_printf_i+0x19c>
 80119cc:	2310      	movs	r3, #16
 80119ce:	e7ad      	b.n	801192c <_printf_i+0xf4>
 80119d0:	4826      	ldr	r0, [pc, #152]	@ (8011a6c <_printf_i+0x234>)
 80119d2:	e7e9      	b.n	80119a8 <_printf_i+0x170>
 80119d4:	6823      	ldr	r3, [r4, #0]
 80119d6:	f023 0320 	bic.w	r3, r3, #32
 80119da:	6023      	str	r3, [r4, #0]
 80119dc:	e7f6      	b.n	80119cc <_printf_i+0x194>
 80119de:	4616      	mov	r6, r2
 80119e0:	e7bd      	b.n	801195e <_printf_i+0x126>
 80119e2:	6833      	ldr	r3, [r6, #0]
 80119e4:	6825      	ldr	r5, [r4, #0]
 80119e6:	6961      	ldr	r1, [r4, #20]
 80119e8:	1d18      	adds	r0, r3, #4
 80119ea:	6030      	str	r0, [r6, #0]
 80119ec:	062e      	lsls	r6, r5, #24
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	d501      	bpl.n	80119f6 <_printf_i+0x1be>
 80119f2:	6019      	str	r1, [r3, #0]
 80119f4:	e002      	b.n	80119fc <_printf_i+0x1c4>
 80119f6:	0668      	lsls	r0, r5, #25
 80119f8:	d5fb      	bpl.n	80119f2 <_printf_i+0x1ba>
 80119fa:	8019      	strh	r1, [r3, #0]
 80119fc:	2300      	movs	r3, #0
 80119fe:	6123      	str	r3, [r4, #16]
 8011a00:	4616      	mov	r6, r2
 8011a02:	e7bc      	b.n	801197e <_printf_i+0x146>
 8011a04:	6833      	ldr	r3, [r6, #0]
 8011a06:	1d1a      	adds	r2, r3, #4
 8011a08:	6032      	str	r2, [r6, #0]
 8011a0a:	681e      	ldr	r6, [r3, #0]
 8011a0c:	6862      	ldr	r2, [r4, #4]
 8011a0e:	2100      	movs	r1, #0
 8011a10:	4630      	mov	r0, r6
 8011a12:	f7ee fc6d 	bl	80002f0 <memchr>
 8011a16:	b108      	cbz	r0, 8011a1c <_printf_i+0x1e4>
 8011a18:	1b80      	subs	r0, r0, r6
 8011a1a:	6060      	str	r0, [r4, #4]
 8011a1c:	6863      	ldr	r3, [r4, #4]
 8011a1e:	6123      	str	r3, [r4, #16]
 8011a20:	2300      	movs	r3, #0
 8011a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011a26:	e7aa      	b.n	801197e <_printf_i+0x146>
 8011a28:	6923      	ldr	r3, [r4, #16]
 8011a2a:	4632      	mov	r2, r6
 8011a2c:	4649      	mov	r1, r9
 8011a2e:	4640      	mov	r0, r8
 8011a30:	47d0      	blx	sl
 8011a32:	3001      	adds	r0, #1
 8011a34:	d0ad      	beq.n	8011992 <_printf_i+0x15a>
 8011a36:	6823      	ldr	r3, [r4, #0]
 8011a38:	079b      	lsls	r3, r3, #30
 8011a3a:	d413      	bmi.n	8011a64 <_printf_i+0x22c>
 8011a3c:	68e0      	ldr	r0, [r4, #12]
 8011a3e:	9b03      	ldr	r3, [sp, #12]
 8011a40:	4298      	cmp	r0, r3
 8011a42:	bfb8      	it	lt
 8011a44:	4618      	movlt	r0, r3
 8011a46:	e7a6      	b.n	8011996 <_printf_i+0x15e>
 8011a48:	2301      	movs	r3, #1
 8011a4a:	4632      	mov	r2, r6
 8011a4c:	4649      	mov	r1, r9
 8011a4e:	4640      	mov	r0, r8
 8011a50:	47d0      	blx	sl
 8011a52:	3001      	adds	r0, #1
 8011a54:	d09d      	beq.n	8011992 <_printf_i+0x15a>
 8011a56:	3501      	adds	r5, #1
 8011a58:	68e3      	ldr	r3, [r4, #12]
 8011a5a:	9903      	ldr	r1, [sp, #12]
 8011a5c:	1a5b      	subs	r3, r3, r1
 8011a5e:	42ab      	cmp	r3, r5
 8011a60:	dcf2      	bgt.n	8011a48 <_printf_i+0x210>
 8011a62:	e7eb      	b.n	8011a3c <_printf_i+0x204>
 8011a64:	2500      	movs	r5, #0
 8011a66:	f104 0619 	add.w	r6, r4, #25
 8011a6a:	e7f5      	b.n	8011a58 <_printf_i+0x220>
 8011a6c:	08011fcd 	.word	0x08011fcd
 8011a70:	08011fde 	.word	0x08011fde

08011a74 <memmove>:
 8011a74:	4288      	cmp	r0, r1
 8011a76:	b510      	push	{r4, lr}
 8011a78:	eb01 0402 	add.w	r4, r1, r2
 8011a7c:	d902      	bls.n	8011a84 <memmove+0x10>
 8011a7e:	4284      	cmp	r4, r0
 8011a80:	4623      	mov	r3, r4
 8011a82:	d807      	bhi.n	8011a94 <memmove+0x20>
 8011a84:	1e43      	subs	r3, r0, #1
 8011a86:	42a1      	cmp	r1, r4
 8011a88:	d008      	beq.n	8011a9c <memmove+0x28>
 8011a8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011a8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011a92:	e7f8      	b.n	8011a86 <memmove+0x12>
 8011a94:	4402      	add	r2, r0
 8011a96:	4601      	mov	r1, r0
 8011a98:	428a      	cmp	r2, r1
 8011a9a:	d100      	bne.n	8011a9e <memmove+0x2a>
 8011a9c:	bd10      	pop	{r4, pc}
 8011a9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011aa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011aa6:	e7f7      	b.n	8011a98 <memmove+0x24>

08011aa8 <_sbrk_r>:
 8011aa8:	b538      	push	{r3, r4, r5, lr}
 8011aaa:	4d06      	ldr	r5, [pc, #24]	@ (8011ac4 <_sbrk_r+0x1c>)
 8011aac:	2300      	movs	r3, #0
 8011aae:	4604      	mov	r4, r0
 8011ab0:	4608      	mov	r0, r1
 8011ab2:	602b      	str	r3, [r5, #0]
 8011ab4:	f7fe fd6a 	bl	801058c <_sbrk>
 8011ab8:	1c43      	adds	r3, r0, #1
 8011aba:	d102      	bne.n	8011ac2 <_sbrk_r+0x1a>
 8011abc:	682b      	ldr	r3, [r5, #0]
 8011abe:	b103      	cbz	r3, 8011ac2 <_sbrk_r+0x1a>
 8011ac0:	6023      	str	r3, [r4, #0]
 8011ac2:	bd38      	pop	{r3, r4, r5, pc}
 8011ac4:	24009454 	.word	0x24009454

08011ac8 <memcpy>:
 8011ac8:	440a      	add	r2, r1
 8011aca:	4291      	cmp	r1, r2
 8011acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8011ad0:	d100      	bne.n	8011ad4 <memcpy+0xc>
 8011ad2:	4770      	bx	lr
 8011ad4:	b510      	push	{r4, lr}
 8011ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ade:	4291      	cmp	r1, r2
 8011ae0:	d1f9      	bne.n	8011ad6 <memcpy+0xe>
 8011ae2:	bd10      	pop	{r4, pc}

08011ae4 <_realloc_r>:
 8011ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ae8:	4607      	mov	r7, r0
 8011aea:	4614      	mov	r4, r2
 8011aec:	460d      	mov	r5, r1
 8011aee:	b921      	cbnz	r1, 8011afa <_realloc_r+0x16>
 8011af0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011af4:	4611      	mov	r1, r2
 8011af6:	f7ff bc4d 	b.w	8011394 <_malloc_r>
 8011afa:	b92a      	cbnz	r2, 8011b08 <_realloc_r+0x24>
 8011afc:	f7ff fbde 	bl	80112bc <_free_r>
 8011b00:	4625      	mov	r5, r4
 8011b02:	4628      	mov	r0, r5
 8011b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b08:	f000 f81a 	bl	8011b40 <_malloc_usable_size_r>
 8011b0c:	4284      	cmp	r4, r0
 8011b0e:	4606      	mov	r6, r0
 8011b10:	d802      	bhi.n	8011b18 <_realloc_r+0x34>
 8011b12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011b16:	d8f4      	bhi.n	8011b02 <_realloc_r+0x1e>
 8011b18:	4621      	mov	r1, r4
 8011b1a:	4638      	mov	r0, r7
 8011b1c:	f7ff fc3a 	bl	8011394 <_malloc_r>
 8011b20:	4680      	mov	r8, r0
 8011b22:	b908      	cbnz	r0, 8011b28 <_realloc_r+0x44>
 8011b24:	4645      	mov	r5, r8
 8011b26:	e7ec      	b.n	8011b02 <_realloc_r+0x1e>
 8011b28:	42b4      	cmp	r4, r6
 8011b2a:	4622      	mov	r2, r4
 8011b2c:	4629      	mov	r1, r5
 8011b2e:	bf28      	it	cs
 8011b30:	4632      	movcs	r2, r6
 8011b32:	f7ff ffc9 	bl	8011ac8 <memcpy>
 8011b36:	4629      	mov	r1, r5
 8011b38:	4638      	mov	r0, r7
 8011b3a:	f7ff fbbf 	bl	80112bc <_free_r>
 8011b3e:	e7f1      	b.n	8011b24 <_realloc_r+0x40>

08011b40 <_malloc_usable_size_r>:
 8011b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011b44:	1f18      	subs	r0, r3, #4
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	bfbc      	itt	lt
 8011b4a:	580b      	ldrlt	r3, [r1, r0]
 8011b4c:	18c0      	addlt	r0, r0, r3
 8011b4e:	4770      	bx	lr

08011b50 <_init>:
 8011b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b52:	bf00      	nop
 8011b54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b56:	bc08      	pop	{r3}
 8011b58:	469e      	mov	lr, r3
 8011b5a:	4770      	bx	lr

08011b5c <_fini>:
 8011b5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b5e:	bf00      	nop
 8011b60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b62:	bc08      	pop	{r3}
 8011b64:	469e      	mov	lr, r3
 8011b66:	4770      	bx	lr
