module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h35b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire4;
  input wire signed [(3'h6):(1'h0)] wire3;
  input wire [(4'hc):(1'h0)] wire2;
  input wire signed [(4'he):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire0;
  wire signed [(4'ha):(1'h0)] wire222;
  wire signed [(3'h4):(1'h0)] wire89;
  wire signed [(5'h12):(1'h0)] wire88;
  wire signed [(5'h12):(1'h0)] wire79;
  wire [(3'h5):(1'h0)] wire78;
  wire [(3'h4):(1'h0)] wire76;
  wire signed [(4'he):(1'h0)] wire58;
  wire signed [(5'h11):(1'h0)] wire57;
  wire [(5'h14):(1'h0)] wire26;
  wire [(5'h12):(1'h0)] wire25;
  wire [(4'h8):(1'h0)] wire24;
  wire signed [(4'hd):(1'h0)] wire23;
  wire signed [(5'h10):(1'h0)] wire22;
  wire [(4'hd):(1'h0)] wire7;
  wire signed [(3'h7):(1'h0)] wire6;
  wire [(5'h15):(1'h0)] wire5;
  reg [(4'hf):(1'h0)] reg8 = (1'h0);
  reg [(5'h12):(1'h0)] reg9 = (1'h0);
  reg [(5'h14):(1'h0)] reg10 = (1'h0);
  reg [(4'hc):(1'h0)] reg11 = (1'h0);
  reg [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(5'h12):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg14 = (1'h0);
  reg [(5'h13):(1'h0)] reg15 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg16 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg17 = (1'h0);
  reg [(4'h9):(1'h0)] reg18 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg19 = (1'h0);
  reg [(4'ha):(1'h0)] reg20 = (1'h0);
  reg signed [(4'he):(1'h0)] reg21 = (1'h0);
  reg [(5'h14):(1'h0)] reg27 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg29 = (1'h0);
  reg [(4'hd):(1'h0)] reg30 = (1'h0);
  reg [(5'h12):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg32 = (1'h0);
  reg [(5'h12):(1'h0)] reg33 = (1'h0);
  reg [(3'h4):(1'h0)] reg34 = (1'h0);
  reg [(5'h12):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg36 = (1'h0);
  reg [(3'h7):(1'h0)] reg37 = (1'h0);
  reg [(4'h9):(1'h0)] reg38 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg39 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg40 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg41 = (1'h0);
  reg [(2'h3):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg43 = (1'h0);
  reg [(3'h5):(1'h0)] reg44 = (1'h0);
  reg [(2'h3):(1'h0)] reg45 = (1'h0);
  reg [(5'h12):(1'h0)] reg46 = (1'h0);
  reg [(4'hd):(1'h0)] reg47 = (1'h0);
  reg [(5'h12):(1'h0)] reg48 = (1'h0);
  reg [(3'h4):(1'h0)] reg49 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg50 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg51 = (1'h0);
  reg signed [(4'he):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg53 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg54 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg55 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg56 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg80 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg81 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg82 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg83 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg84 = (1'h0);
  reg [(5'h15):(1'h0)] reg85 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg86 = (1'h0);
  reg [(4'he):(1'h0)] reg87 = (1'h0);
  assign y = {wire222,
                 wire89,
                 wire88,
                 wire79,
                 wire78,
                 wire76,
                 wire58,
                 wire57,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire7,
                 wire6,
                 wire5,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg41,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 reg47,
                 reg48,
                 reg49,
                 reg50,
                 reg51,
                 reg52,
                 reg53,
                 reg54,
                 reg55,
                 reg56,
                 reg80,
                 reg81,
                 reg82,
                 reg83,
                 reg84,
                 reg85,
                 reg86,
                 reg87,
                 (1'h0)};
  assign wire5 = $unsigned((^~($unsigned($unsigned(wire4)) ?
                     ({wire3} ? $signed(wire3) : (wire1 ^~ (8'ha9))) : wire1)));
  assign wire6 = (!$signed(({wire5[(4'hc):(1'h1)], wire5} && wire4)));
  assign wire7 = $signed({wire0[(3'h6):(2'h2)],
                     (((wire3 && wire1) + $signed(wire3)) ?
                         $unsigned((^wire0)) : $unsigned((~&wire1)))});
  always
    @(posedge clk) begin
      reg8 <= $signed($unsigned(wire6[(1'h1):(1'h0)]));
      reg9 <= wire5[(3'h5):(2'h2)];
      reg10 <= $unsigned(reg8);
      reg11 <= $unsigned((^(reg9[(5'h12):(5'h12)] < wire5[(3'h5):(2'h2)])));
    end
  always
    @(posedge clk) begin
      if ((reg11[(4'h9):(2'h3)] ?
          (($signed(wire5[(4'hc):(4'hb)]) ?
                  ((wire2 < wire2) ?
                      wire1 : (wire0 ? reg8 : reg9)) : (!$unsigned(wire6))) ?
              ($unsigned($signed(wire5)) ?
                  $signed(wire5) : $signed(wire6)) : (+((!wire0) ^ (^wire0)))) : (~^reg9[(1'h1):(1'h1)])))
        begin
          reg12 <= {$signed(wire0)};
        end
      else
        begin
          reg12 <= wire6[(2'h2):(1'h1)];
          if (({$signed(((wire3 >> reg12) ?
                      ((8'h9c) ? reg8 : reg8) : $unsigned(wire7)))} ?
              (8'haa) : wire0))
            begin
              reg13 <= (|((~reg12) + $unsigned((wire3[(3'h4):(1'h1)] ?
                  reg10[(4'ha):(3'h4)] : (wire1 ~^ wire2)))));
            end
          else
            begin
              reg13 <= wire7[(2'h2):(1'h1)];
            end
          reg14 <= {{$unsigned($signed(reg9[(5'h10):(4'hc)])),
                  $unsigned(wire7[(4'hc):(4'hc)])}};
          if ($signed($signed(wire6)))
            begin
              reg15 <= (~^(&$unsigned(((wire4 ?
                  wire5 : reg8) >>> (wire4 >= reg14)))));
              reg16 <= wire0;
              reg17 <= reg16;
            end
          else
            begin
              reg15 <= (reg11 ^~ wire5[(4'h9):(4'h9)]);
            end
          reg18 <= wire0[(5'h15):(4'hd)];
        end
      reg19 <= (((((wire3 ? reg10 : (8'ha8)) <= $signed(wire1)) ?
          reg13 : reg10) && wire2[(2'h2):(1'h0)]) <= (wire3 ?
          $unsigned($unsigned(((7'h40) ? reg17 : wire6))) : reg10));
      reg20 <= $unsigned((reg9 ^~ $unsigned(((wire0 ? wire0 : (8'hba)) ?
          reg19 : {wire0, reg8}))));
      reg21 <= $unsigned((wire7[(1'h1):(1'h1)] ?
          $signed(reg12) : (!$unsigned((~&(8'h9c))))));
    end
  assign wire22 = (^$signed(reg10[(4'hf):(3'h4)]));
  assign wire23 = wire4[(2'h2):(1'h1)];
  assign wire24 = (8'hba);
  assign wire25 = ($unsigned((reg15[(5'h11):(4'hb)] ?
                          (^~$unsigned(reg13)) : ($signed(reg18) * (8'ha2)))) ?
                      (+($unsigned((^~reg18)) ?
                          ((wire6 | reg18) != $signed(reg15)) : reg12)) : $unsigned(reg18));
  assign wire26 = (|$signed(reg11[(4'hb):(4'h9)]));
  always
    @(posedge clk) begin
      reg27 <= (reg14[(3'h7):(3'h6)] ?
          (reg9[(1'h1):(1'h1)] >> $unsigned(({reg19} <<< wire26))) : (8'hb5));
    end
  always
    @(posedge clk) begin
      if (($unsigned($signed($signed((+wire7)))) >= $signed($unsigned(($signed((7'h41)) ?
          {reg21, wire23} : (8'h9f))))))
        begin
          reg28 <= $signed($unsigned((reg9 ?
              (reg16[(3'h6):(2'h3)] || {(8'ha6)}) : $signed({reg18}))));
        end
      else
        begin
          if ($signed($signed((~{reg19[(1'h1):(1'h1)], $signed((8'hb2))}))))
            begin
              reg28 <= $unsigned($signed(((~|((8'hb7) ?
                  reg28 : reg14)) == wire23)));
              reg29 <= wire2;
            end
          else
            begin
              reg28 <= reg10[(1'h0):(1'h0)];
              reg29 <= ($unsigned($unsigned((reg20 ?
                      $unsigned(reg28) : {reg21}))) ?
                  (reg28[(1'h1):(1'h0)] ?
                      ($signed(reg13[(2'h3):(1'h1)]) - reg18[(1'h0):(1'h0)]) : $signed(reg12)) : (wire23[(2'h2):(1'h0)] ?
                      (8'haf) : $signed(((reg19 || wire7) + reg17[(3'h5):(1'h0)]))));
              reg30 <= ({$unsigned(reg21), $signed({reg12[(3'h7):(2'h2)]})} ?
                  wire3[(3'h6):(1'h0)] : reg13[(3'h5):(3'h4)]);
              reg31 <= {wire3[(2'h3):(1'h0)], wire24};
              reg32 <= ($signed((~|reg28[(1'h1):(1'h0)])) ?
                  {$unsigned($signed($unsigned(reg11))),
                      {reg19,
                          $signed(reg27[(4'h8):(3'h4)])}} : wire24[(2'h2):(1'h1)]);
            end
          if ($unsigned((8'ha5)))
            begin
              reg33 <= $unsigned((8'haf));
            end
          else
            begin
              reg33 <= (((|({reg11} ? (&(8'hbc)) : (reg16 ? wire5 : wire23))) ?
                  ({(reg8 < reg12),
                      (wire6 ?
                          wire1 : reg16)} ^~ reg29[(2'h2):(1'h0)]) : reg14) ^~ reg29);
              reg34 <= reg19[(2'h3):(2'h3)];
            end
          reg35 <= $unsigned(($unsigned($signed($unsigned(reg16))) || (-$unsigned($unsigned((8'hb3))))));
        end
      reg36 <= (-wire0[(3'h4):(2'h3)]);
      if ({((+wire25) | (({wire25, reg17} != (|reg34)) ?
              {{wire23, wire3}} : reg17[(4'h8):(2'h2)]))})
        begin
          if ($signed(reg17))
            begin
              reg37 <= (^~$unsigned(reg15));
              reg38 <= (^$signed((((reg34 ? (8'hbc) : reg10) ?
                      (reg34 ? reg31 : reg32) : $signed((8'ha8))) ?
                  wire25 : reg20[(3'h5):(1'h0)])));
            end
          else
            begin
              reg37 <= ((($unsigned(wire3) ^~ wire2[(2'h2):(1'h0)]) ?
                  reg28 : reg9[(3'h6):(1'h0)]) <= reg33);
              reg38 <= reg30[(1'h1):(1'h0)];
              reg39 <= wire23;
            end
          if (($unsigned(reg11[(4'hb):(3'h7)]) ^ wire6[(2'h2):(2'h2)]))
            begin
              reg40 <= $signed($unsigned({((reg39 | reg21) ?
                      (reg13 + reg13) : {reg33})}));
              reg41 <= reg34[(3'h4):(2'h2)];
            end
          else
            begin
              reg40 <= (reg38[(2'h2):(1'h1)] ?
                  ({reg8} ?
                      $signed(($unsigned(reg20) != (^wire24))) : $unsigned($unsigned(reg34))) : reg17);
              reg41 <= reg10[(4'he):(2'h3)];
              reg42 <= reg41;
              reg43 <= $signed((^$unsigned(reg20)));
            end
          reg44 <= (|(reg17 ? reg14 : $unsigned($unsigned($signed(reg28)))));
          if (reg43)
            begin
              reg45 <= $unsigned(($signed(($unsigned((8'ha6)) <= {(8'hb8),
                      (8'hbd)})) ?
                  ((~{(8'hac)}) <<< wire5[(5'h12):(4'hf)]) : wire26));
              reg46 <= $signed((~$signed({{reg43}, ((7'h41) >= reg10)})));
              reg47 <= (7'h41);
              reg48 <= $unsigned({$signed(($unsigned(reg46) ?
                      $signed(reg28) : $unsigned((8'hb5)))),
                  reg17});
            end
          else
            begin
              reg45 <= $unsigned((!$unsigned((~&$signed((7'h41))))));
            end
          reg49 <= $unsigned((+(+$unsigned($unsigned(reg14)))));
        end
      else
        begin
          reg37 <= (^(~|(!((~^reg36) || (&reg44)))));
          reg38 <= (~|(~$unsigned($signed(((8'ha7) & reg14)))));
          reg39 <= (~^reg28[(2'h2):(1'h0)]);
          reg40 <= (8'ha9);
          if (reg18)
            begin
              reg41 <= reg33;
              reg42 <= ((|(($signed(reg35) < (~&(8'ha3))) <= (reg17 * (^~wire0)))) ?
                  ($signed($signed(reg14)) >> $signed(reg43)) : (8'had));
              reg43 <= (((&reg34) * wire2[(1'h1):(1'h1)]) ?
                  ((~|($signed(wire25) <<< $signed(wire5))) ?
                      $unsigned(wire25) : ({{wire1}} == (~(reg9 ^~ wire0)))) : $unsigned(($signed((reg11 ?
                      reg39 : reg39)) ^ reg20[(3'h6):(3'h5)])));
              reg44 <= $unsigned((|((+$unsigned(reg40)) ^~ ({reg15, (8'h9c)} ?
                  (wire6 <= reg19) : $unsigned(reg16)))));
            end
          else
            begin
              reg41 <= $signed($unsigned(reg45));
              reg42 <= reg13;
              reg43 <= $unsigned((wire26 ?
                  ((8'ha7) ^~ (|(reg43 ?
                      reg16 : reg32))) : wire6[(3'h7):(1'h1)]));
              reg44 <= (reg15 ?
                  $unsigned((~|wire24[(1'h1):(1'h0)])) : (reg47 ?
                      (|$unsigned($signed(reg37))) : $signed((reg11[(3'h6):(1'h1)] != reg18[(3'h4):(2'h2)]))));
            end
        end
      if (reg40[(3'h5):(3'h5)])
        begin
          reg50 <= ({{({wire5, reg12} <= $unsigned(reg41)),
                  ((wire24 || reg41) >= $unsigned(reg32))}} >> (reg31 * {reg29[(4'hf):(4'h8)]}));
          reg51 <= $signed($unsigned(($unsigned(reg44[(1'h1):(1'h0)]) ?
              (~reg14) : reg17[(1'h1):(1'h0)])));
          reg52 <= $unsigned({reg34,
              ((reg38[(3'h6):(3'h4)] ? $signed(reg10) : reg12) ?
                  reg28[(1'h1):(1'h1)] : reg12[(4'h8):(2'h3)])});
        end
      else
        begin
          if ($unsigned((~|(+wire26[(4'hf):(4'hd)]))))
            begin
              reg50 <= $unsigned((!{((wire23 >= reg15) == (reg21 >>> reg37)),
                  reg35[(5'h10):(3'h5)]}));
              reg51 <= $signed($signed((~|((wire24 ^ reg51) >> (8'hbd)))));
              reg52 <= $signed(wire22);
              reg53 <= wire26;
            end
          else
            begin
              reg50 <= (($signed((8'hb7)) < (((&reg47) ?
                      (reg43 ? reg9 : (8'hb3)) : (reg11 ? reg20 : reg30)) ?
                  ($unsigned(reg37) * (wire7 | reg20)) : (8'h9d))) ^ ($unsigned(reg50[(4'h9):(1'h0)]) ?
                  {{reg16[(4'h8):(4'h8)], $unsigned(reg34)},
                      {$signed(reg42)}} : ($signed($unsigned(reg38)) ?
                      reg16[(4'h9):(4'h8)] : reg34)));
              reg51 <= ({(&{reg40[(3'h7):(2'h2)], (-reg53)}),
                  (reg33[(4'h9):(2'h2)] ?
                      {wire3, (reg45 ? (8'hbd) : (8'hb9))} : ((reg29 ?
                          wire3 : reg19) <<< ((8'ha1) != reg37)))} | (reg31 ?
                  (~|$unsigned(reg35)) : ((wire24 != $signed((8'hbe))) ?
                      reg32[(3'h7):(1'h1)] : reg27)));
              reg52 <= $signed(wire4[(1'h1):(1'h1)]);
            end
          reg54 <= $signed($unsigned((({reg31} ?
              (^~wire1) : reg38[(3'h7):(2'h3)]) <= reg15)));
          reg55 <= (~^{(7'h42)});
          reg56 <= ((~|($signed({reg8}) | (&reg39[(4'h9):(2'h2)]))) ?
              (~^reg27[(4'h8):(4'h8)]) : (reg51[(4'he):(4'ha)] ?
                  wire1[(2'h3):(2'h3)] : reg30[(1'h1):(1'h0)]));
        end
    end
  assign wire57 = ((!reg33) ?
                      ((|(8'ha5)) ^~ wire25) : (reg15 < ($signed((reg50 ?
                              reg19 : reg49)) ?
                          (reg13[(1'h0):(1'h0)] ?
                              $signed(reg30) : {wire22}) : (~|$unsigned(reg27)))));
  assign wire58 = ((reg11[(2'h2):(1'h1)] ^~ reg20[(3'h6):(3'h5)]) + reg37);
  module59 #() modinst77 (.wire61(wire25), .y(wire76), .wire60(wire1), .wire62(reg10), .clk(clk), .wire63(reg31));
  assign wire78 = {$unsigned(($unsigned($unsigned(reg36)) ?
                          (~|(reg13 ? (8'ha8) : reg9)) : ((!wire4) ~^ (wire26 ?
                              (8'hb7) : reg15)))),
                      ((reg47 == (reg8[(2'h3):(2'h3)] ?
                          (reg56 ?
                              reg55 : wire5) : $unsigned(reg55))) <<< (8'ha8))};
  assign wire79 = $unsigned({$signed(reg29[(3'h7):(3'h6)])});
  always
    @(posedge clk) begin
      reg80 <= $signed($unsigned((8'ha9)));
      reg81 <= ({reg28, $unsigned($unsigned((reg49 ^ wire78)))} ?
          $unsigned($unsigned(reg49)) : $unsigned((~|(+reg45))));
      if (reg48[(4'h9):(4'h8)])
        begin
          if ($unsigned(reg51[(4'h8):(2'h2)]))
            begin
              reg82 <= ($unsigned(reg21) > (reg17[(3'h6):(2'h3)] ?
                  wire26[(5'h14):(3'h6)] : reg21));
              reg83 <= (reg10[(4'hc):(4'hb)] >= ($signed(((reg54 <<< (8'hb3)) & wire25)) == {reg13}));
              reg84 <= (reg35 ?
                  $unsigned(reg35[(4'hd):(4'hb)]) : $unsigned($unsigned((&(8'h9f)))));
            end
          else
            begin
              reg82 <= (-{$unsigned(reg56[(1'h1):(1'h0)])});
            end
          reg85 <= $unsigned({wire3[(3'h6):(1'h0)]});
          reg86 <= ((((|{reg48}) ? $signed((^wire7)) : (wire57 != reg10)) ?
                  (~^{wire0[(5'h14):(4'he)],
                      reg41}) : $unsigned($signed((reg32 ? reg80 : reg49)))) ?
              wire24 : reg48[(5'h11):(4'he)]);
        end
      else
        begin
          reg82 <= ((reg11 ^ (|((reg80 >> wire57) != $unsigned(reg19)))) ?
              $unsigned({reg83}) : reg49[(1'h1):(1'h0)]);
        end
      reg87 <= $unsigned(((((reg39 ? (8'hb5) : reg54) ?
                  (reg86 ? wire3 : reg37) : {reg86}) ?
              reg30 : (reg14 > $unsigned(reg27))) ?
          (reg53 >>> $signed((wire5 ? reg12 : reg84))) : {(reg80 ?
                  $unsigned(reg16) : ((8'ha0) ? reg50 : reg49))}));
    end
  assign wire88 = {$unsigned({wire0})};
  assign wire89 = wire0[(5'h10):(4'hc)];
  module90 #() modinst223 (wire222, clk, reg36, reg85, reg39, reg27, reg13);
endmodule

module module90  (y, clk, wire91, wire92, wire93, wire94, wire95);
  output wire [(32'h187):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire91;
  input wire [(5'h15):(1'h0)] wire92;
  input wire [(5'h11):(1'h0)] wire93;
  input wire [(5'h14):(1'h0)] wire94;
  input wire [(5'h12):(1'h0)] wire95;
  wire signed [(3'h6):(1'h0)] wire220;
  wire [(3'h7):(1'h0)] wire188;
  wire [(4'hb):(1'h0)] wire187;
  wire [(5'h14):(1'h0)] wire180;
  wire signed [(4'ha):(1'h0)] wire179;
  wire signed [(2'h3):(1'h0)] wire178;
  wire [(3'h6):(1'h0)] wire177;
  wire signed [(4'h8):(1'h0)] wire176;
  wire [(4'hb):(1'h0)] wire175;
  wire [(3'h5):(1'h0)] wire174;
  wire [(4'h8):(1'h0)] wire173;
  wire signed [(5'h11):(1'h0)] wire142;
  wire signed [(3'h4):(1'h0)] wire116;
  wire [(5'h13):(1'h0)] wire115;
  wire [(2'h3):(1'h0)] wire114;
  wire [(5'h11):(1'h0)] wire112;
  wire [(4'hb):(1'h0)] wire144;
  wire [(5'h13):(1'h0)] wire145;
  wire signed [(5'h15):(1'h0)] wire146;
  wire [(3'h6):(1'h0)] wire147;
  wire signed [(2'h3):(1'h0)] wire160;
  reg [(3'h7):(1'h0)] reg162 = (1'h0);
  reg [(4'h9):(1'h0)] reg163 = (1'h0);
  reg signed [(4'he):(1'h0)] reg164 = (1'h0);
  reg [(3'h4):(1'h0)] reg165 = (1'h0);
  reg [(4'ha):(1'h0)] reg166 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg167 = (1'h0);
  reg signed [(4'he):(1'h0)] reg168 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg169 = (1'h0);
  reg [(5'h12):(1'h0)] reg170 = (1'h0);
  reg [(5'h10):(1'h0)] reg171 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg172 = (1'h0);
  reg [(3'h4):(1'h0)] reg181 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg182 = (1'h0);
  reg signed [(4'he):(1'h0)] reg183 = (1'h0);
  reg [(2'h2):(1'h0)] reg184 = (1'h0);
  reg [(3'h5):(1'h0)] reg185 = (1'h0);
  reg [(4'hf):(1'h0)] reg186 = (1'h0);
  assign y = {wire220,
                 wire188,
                 wire187,
                 wire180,
                 wire179,
                 wire178,
                 wire177,
                 wire176,
                 wire175,
                 wire174,
                 wire173,
                 wire142,
                 wire116,
                 wire115,
                 wire114,
                 wire112,
                 wire144,
                 wire145,
                 wire146,
                 wire147,
                 wire160,
                 reg162,
                 reg163,
                 reg164,
                 reg165,
                 reg166,
                 reg167,
                 reg168,
                 reg169,
                 reg170,
                 reg171,
                 reg172,
                 reg181,
                 reg182,
                 reg183,
                 reg184,
                 reg185,
                 reg186,
                 (1'h0)};
  module96 #() modinst113 (wire112, clk, wire92, wire91, wire94, wire93, wire95);
  assign wire114 = (8'haf);
  assign wire115 = $signed((|({{wire93}, (-wire114)} ?
                       (((8'ha3) ? wire95 : wire94) ?
                           {wire92,
                               wire112} : (wire92 - wire114)) : ($unsigned(wire114) <= {wire114}))));
  assign wire116 = wire92[(2'h2):(2'h2)];
  module117 #() modinst143 (.wire118(wire112), .wire121(wire115), .wire122(wire92), .y(wire142), .clk(clk), .wire120(wire93), .wire119(wire91));
  assign wire144 = {wire112[(4'hd):(2'h3)]};
  assign wire145 = ($unsigned(($unsigned((wire93 | wire142)) >>> {wire144[(2'h3):(1'h1)]})) ?
                       (wire92 ?
                           (((wire144 + wire114) << {wire95}) << ($unsigned(wire95) + $signed(wire115))) : {($unsigned((8'hae)) + (~&wire91))}) : {wire142[(1'h0):(1'h0)]});
  assign wire146 = $unsigned(wire116[(3'h4):(2'h2)]);
  assign wire147 = $signed($unsigned((8'hb9)));
  module148 #() modinst161 (wire160, clk, wire92, wire146, wire147, wire142, wire91);
  always
    @(posedge clk) begin
      reg162 <= $unsigned(((-$unsigned((|(8'hb3)))) ?
          wire94[(3'h4):(2'h2)] : $unsigned($unsigned(wire92[(5'h12):(3'h5)]))));
      reg163 <= ($signed(($unsigned((wire144 ? wire114 : wire94)) + wire94)) ?
          ((^~($unsigned(wire146) & wire144[(3'h4):(1'h0)])) || $unsigned((8'haa))) : wire142);
      reg164 <= (((((8'ha0) >> $unsigned(wire93)) >= (^(wire93 ?
          wire95 : (8'hbf)))) + (~|wire144)) << wire116);
      reg165 <= (|wire145[(4'hd):(4'h8)]);
      if ($unsigned(reg164[(4'h8):(3'h7)]))
        begin
          reg166 <= wire146[(4'he):(4'he)];
          reg167 <= reg164;
        end
      else
        begin
          reg166 <= wire92;
          reg167 <= $unsigned($unsigned((~&$unsigned($signed((7'h43))))));
          reg168 <= {wire115[(1'h1):(1'h1)]};
          if ($signed(wire146[(4'ha):(2'h3)]))
            begin
              reg169 <= $unsigned(wire160);
              reg170 <= wire91;
              reg171 <= $signed((8'hb2));
              reg172 <= reg167;
            end
          else
            begin
              reg169 <= ((reg168[(1'h1):(1'h0)] ?
                  $signed(reg166[(3'h6):(3'h5)]) : (-(|$signed(wire114)))) != $unsigned($signed($unsigned((reg162 ?
                  wire112 : wire145)))));
              reg170 <= (wire144 ? reg172 : reg162);
              reg171 <= ({$signed((-(reg168 ? (8'hac) : wire112))),
                      wire94[(5'h14):(2'h2)]} ?
                  ((((wire144 <<< reg162) ?
                              reg166[(3'h4):(1'h0)] : $signed(wire93)) ?
                          $unsigned((reg168 >= wire147)) : (reg164 ?
                              $unsigned(wire144) : (reg165 - wire112))) ?
                      wire91 : $signed((wire146 ?
                          reg171 : {wire144, wire144}))) : wire94);
              reg172 <= {{($unsigned((8'hb7)) - $signed(wire112))}};
            end
        end
    end
  assign wire173 = $signed(reg169);
  assign wire174 = ($unsigned({wire91, reg164}) - reg163);
  assign wire175 = wire145;
  assign wire176 = $unsigned((reg168 & (((wire160 * wire112) || (wire147 != reg162)) ?
                       {(&wire173), (&wire142)} : ({wire115,
                           reg168} ^~ {reg170}))));
  assign wire177 = (~^wire95[(4'hb):(1'h1)]);
  assign wire178 = (!wire91[(4'h9):(1'h1)]);
  assign wire179 = $unsigned(wire91);
  assign wire180 = reg170;
  always
    @(posedge clk) begin
      if ($signed($unsigned((8'hb5))))
        begin
          reg181 <= $signed((8'hb9));
          reg182 <= wire114;
          reg183 <= reg170;
        end
      else
        begin
          if (($signed((wire174[(2'h2):(2'h2)] ?
                  (~(reg162 ? wire114 : wire91)) : reg181)) ?
              $unsigned(((~^(~&(8'ha2))) ?
                  reg162 : ((+(8'hb1)) - (wire94 >>> (8'hbb))))) : wire175))
            begin
              reg181 <= $signed({reg162[(3'h5):(2'h2)],
                  {wire115[(1'h1):(1'h1)]}});
              reg182 <= (wire115 || reg162[(3'h6):(3'h4)]);
              reg183 <= (&$unsigned((reg182[(3'h5):(1'h0)] ?
                  (wire174 + $unsigned(wire147)) : $signed({wire115,
                      wire179}))));
              reg184 <= {reg170};
            end
          else
            begin
              reg181 <= (^~($unsigned($signed((reg181 ? wire146 : wire145))) ?
                  (~^$signed(wire142[(4'h8):(2'h3)])) : wire112[(1'h1):(1'h0)]));
              reg182 <= wire179[(3'h4):(3'h4)];
              reg183 <= $signed((wire94 > $unsigned((~wire94[(2'h2):(1'h0)]))));
              reg184 <= wire146[(4'hc):(3'h7)];
              reg185 <= $unsigned((^~($signed($unsigned(reg172)) << $signed((reg162 >> reg181)))));
            end
          reg186 <= {($unsigned((~wire176)) ?
                  wire91[(4'hd):(4'h8)] : (^~$signed((reg163 - wire114))))};
        end
    end
  assign wire187 = (wire160[(1'h0):(1'h0)] ?
                       $signed($signed(wire142[(5'h11):(5'h11)])) : {$unsigned($unsigned(reg165[(3'h4):(2'h2)])),
                           (~wire175)});
  assign wire188 = (reg168 >>> $signed($unsigned({(reg170 > reg168)})));
  module189 #() modinst221 (wire220, clk, reg171, reg168, reg186, wire112, wire146);
endmodule

module module59  (y, clk, wire63, wire62, wire61, wire60);
  output wire [(32'h89):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire63;
  input wire [(5'h14):(1'h0)] wire62;
  input wire signed [(5'h12):(1'h0)] wire61;
  input wire signed [(4'hd):(1'h0)] wire60;
  wire [(4'hc):(1'h0)] wire66;
  wire signed [(3'h7):(1'h0)] wire65;
  wire [(3'h4):(1'h0)] wire64;
  reg signed [(4'hb):(1'h0)] reg75 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg74 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg73 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg72 = (1'h0);
  reg [(4'ha):(1'h0)] reg71 = (1'h0);
  reg [(3'h7):(1'h0)] reg70 = (1'h0);
  reg [(3'h5):(1'h0)] reg69 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg67 = (1'h0);
  assign y = {wire66,
                 wire65,
                 wire64,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 (1'h0)};
  assign wire64 = ($unsigned($signed({wire61, (7'h44)})) ?
                      wire61[(4'hd):(4'h9)] : ((8'hb6) != (8'ha8)));
  assign wire65 = $unsigned((((wire60 ? wire64 : (~&wire61)) ?
                      $unsigned($signed(wire60)) : (((8'hb4) ?
                          wire64 : wire63) > (wire61 > wire60))) == ($unsigned((~^wire62)) >= ((wire64 || wire61) ?
                      (wire60 <= wire60) : (wire64 <<< wire62)))));
  assign wire66 = (&((~^wire61[(1'h0):(1'h0)]) - $unsigned(($signed(wire62) ?
                      wire65[(3'h5):(1'h1)] : (wire60 ^~ wire65)))));
  always
    @(posedge clk) begin
      reg67 <= (~((~^wire61) ?
          $signed($unsigned((!wire61))) : wire65[(3'h5):(3'h4)]));
      reg68 <= ($signed((wire60 ? (~^$signed(wire66)) : wire63)) ?
          ($signed(wire63) | $signed((~|(wire63 - wire66)))) : {wire63,
              $signed((wire64[(1'h1):(1'h1)] ?
                  (wire66 && wire61) : wire63[(1'h0):(1'h0)]))});
      reg69 <= (^~(wire65[(1'h1):(1'h1)] <= $unsigned(wire61)));
      if (wire60[(2'h2):(1'h1)])
        begin
          reg70 <= $signed({wire60});
          reg71 <= wire66;
        end
      else
        begin
          reg70 <= (wire65 >= $signed((-$signed(reg68[(3'h6):(3'h5)]))));
          reg71 <= ((wire66 ?
              ($unsigned(reg71[(3'h6):(3'h6)]) && ((~|reg68) ?
                  reg69[(2'h3):(1'h0)] : (wire61 && reg71))) : $signed($signed((reg71 ?
                  reg70 : reg70)))) == (reg70[(1'h1):(1'h1)] ?
              ((!$signed(wire62)) ^~ $unsigned(wire61)) : wire66[(4'hb):(4'hb)]));
          reg72 <= (wire66[(3'h7):(2'h3)] <= ({((wire60 ?
                  (7'h41) : reg69) & (8'ha9))} <<< (8'ha2)));
          if (reg67[(2'h3):(2'h2)])
            begin
              reg73 <= $unsigned($signed(reg68));
              reg74 <= ($unsigned(reg67) ?
                  {((8'ha9) - ((reg70 > wire60) ?
                          (reg70 <<< (8'haf)) : reg67[(3'h4):(2'h2)]))} : ((reg71 ?
                          reg71[(1'h1):(1'h1)] : ((~^reg71) ?
                              $signed((8'hb4)) : (wire63 > reg70))) ?
                      (({reg73,
                          (7'h41)} >> wire64[(1'h1):(1'h1)]) < wire60[(4'h9):(3'h5)]) : {$unsigned((~wire62)),
                          wire60[(4'h9):(3'h5)]}));
            end
          else
            begin
              reg73 <= reg72[(5'h15):(4'he)];
            end
        end
      reg75 <= {(reg68[(3'h7):(3'h4)] <<< reg69[(3'h5):(3'h5)])};
    end
endmodule

module module189
#(parameter param219 = {({(~^(!(8'hb2))), (&((8'ha1) ? (8'hb7) : (8'ha7)))} != (-(8'hb5))), (((((8'hb0) * (8'hbf)) != {(8'ha1), (8'h9d)}) > (((8'ha9) ? (8'hbe) : (8'h9c)) & (|(8'hbe)))) << (|(!((7'h41) ^ (8'h9f)))))})
(y, clk, wire194, wire193, wire192, wire191, wire190);
  output wire [(32'hec):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire194;
  input wire signed [(4'he):(1'h0)] wire193;
  input wire [(4'hf):(1'h0)] wire192;
  input wire [(5'h10):(1'h0)] wire191;
  input wire signed [(5'h15):(1'h0)] wire190;
  wire [(5'h13):(1'h0)] wire218;
  wire signed [(4'h8):(1'h0)] wire217;
  wire signed [(5'h10):(1'h0)] wire216;
  wire [(4'hf):(1'h0)] wire215;
  wire signed [(3'h5):(1'h0)] wire214;
  wire signed [(3'h6):(1'h0)] wire213;
  wire [(3'h6):(1'h0)] wire212;
  wire signed [(4'hc):(1'h0)] wire211;
  wire [(4'hc):(1'h0)] wire207;
  wire signed [(4'ha):(1'h0)] wire206;
  wire [(4'ha):(1'h0)] wire205;
  wire [(4'ha):(1'h0)] wire204;
  wire signed [(3'h5):(1'h0)] wire203;
  wire [(4'hc):(1'h0)] wire202;
  wire signed [(5'h10):(1'h0)] wire201;
  wire signed [(4'h9):(1'h0)] wire200;
  wire [(4'h8):(1'h0)] wire199;
  wire signed [(4'he):(1'h0)] wire198;
  wire [(3'h7):(1'h0)] wire197;
  wire signed [(2'h3):(1'h0)] wire196;
  wire [(3'h6):(1'h0)] wire195;
  reg signed [(4'hc):(1'h0)] reg210 = (1'h0);
  reg [(4'hc):(1'h0)] reg209 = (1'h0);
  reg [(2'h2):(1'h0)] reg208 = (1'h0);
  assign y = {wire218,
                 wire217,
                 wire216,
                 wire215,
                 wire214,
                 wire213,
                 wire212,
                 wire211,
                 wire207,
                 wire206,
                 wire205,
                 wire204,
                 wire203,
                 wire202,
                 wire201,
                 wire200,
                 wire199,
                 wire198,
                 wire197,
                 wire196,
                 wire195,
                 reg210,
                 reg209,
                 reg208,
                 (1'h0)};
  assign wire195 = ((wire193[(4'ha):(2'h2)] ?
                           $signed((~&$unsigned(wire194))) : (((wire191 - wire192) < $unsigned(wire194)) ?
                               wire192[(4'hd):(3'h6)] : {(-(7'h41)),
                                   $unsigned(wire194)})) ?
                       {((wire194[(4'h9):(3'h6)] ?
                               (7'h40) : (wire190 ?
                                   wire194 : wire192)) ^ wire192[(4'hf):(4'ha)])} : (8'hb6));
  assign wire196 = ((^~wire193) ?
                       $signed(wire191) : (wire195[(1'h0):(1'h0)] ?
                           $signed((wire192[(1'h0):(1'h0)] >> wire193[(3'h5):(3'h5)])) : {(~|$unsigned(wire194))}));
  assign wire197 = wire193;
  assign wire198 = wire192[(4'hc):(4'h9)];
  assign wire199 = $unsigned({((((7'h44) <= (7'h44)) ^ (wire193 < wire197)) ?
                           {((8'h9c) >> wire198)} : wire191[(3'h6):(1'h1)]),
                       ($signed((wire190 ? wire195 : wire192)) ?
                           ((~wire197) | $signed((8'hb4))) : wire198)});
  assign wire200 = $unsigned((^~$unsigned($unsigned($unsigned(wire195)))));
  assign wire201 = $unsigned((8'h9c));
  assign wire202 = wire197;
  assign wire203 = (($unsigned($unsigned($signed(wire200))) > ($signed((wire200 ?
                           wire190 : (8'ha2))) != ($unsigned(wire196) | (~^wire196)))) ?
                       (((~|$signed(wire192)) ?
                           $signed({wire190, wire192}) : ($unsigned((7'h41)) ?
                               $unsigned(wire190) : wire191[(4'ha):(4'h8)])) || wire199[(3'h4):(3'h4)]) : (($unsigned($signed(wire195)) & wire192[(2'h2):(1'h0)]) & $unsigned((wire191[(3'h4):(1'h0)] ?
                           $signed(wire200) : $unsigned(wire201)))));
  assign wire204 = ($unsigned(wire193) ?
                       (wire196[(2'h3):(1'h0)] ^~ {({(8'hbf), wire194} ?
                               (~(8'hbc)) : (wire199 ?
                                   wire199 : wire199))}) : wire192[(3'h4):(2'h2)]);
  assign wire205 = (~$signed(($unsigned($unsigned(wire191)) ?
                       wire203[(3'h5):(1'h0)] : wire203)));
  assign wire206 = (~&wire196[(2'h2):(2'h2)]);
  assign wire207 = (((~{$signed(wire201), $signed(wire194)}) ?
                           $signed({{wire199,
                                   wire203}}) : $signed({$signed((8'hb8)),
                               $unsigned(wire200)})) ?
                       {$signed((!(^wire201))),
                           (!(7'h44))} : (wire203 | (~^((|wire204) >> wire194))));
  always
    @(posedge clk) begin
      if ($signed($unsigned($signed(wire191))))
        begin
          reg208 <= ((!wire192[(4'h9):(2'h3)]) ?
              (^((~$signed(wire197)) - {(wire195 ?
                      wire206 : wire191)})) : (((wire207 ?
                      (~&wire197) : $signed(wire193)) ?
                  $unsigned(wire194) : $unsigned($unsigned(wire192))) << wire190));
          reg209 <= $signed({((~|(wire191 << (8'hb0))) ?
                  wire199[(3'h7):(3'h5)] : wire200),
              $unsigned(($signed(wire207) ?
                  (^~wire205) : (wire200 ? wire197 : wire197)))});
          reg210 <= wire205;
        end
      else
        begin
          reg208 <= (wire203[(2'h3):(1'h1)] ?
              ($unsigned(((~|wire207) >>> wire190[(1'h1):(1'h0)])) ?
                  ($signed(wire197[(2'h3):(1'h0)]) ?
                      $signed(reg208[(1'h0):(1'h0)]) : {wire207,
                          $unsigned(wire197)}) : wire204[(1'h0):(1'h0)]) : {($unsigned((wire206 ?
                          reg209 : reg210)) ?
                      $unsigned((|wire196)) : $unsigned($unsigned(wire200))),
                  reg210});
        end
    end
  assign wire211 = ((~(wire203[(2'h3):(1'h1)] >> $unsigned({wire190,
                       reg210}))) <= (wire193 ~^ (((+wire200) ?
                           $unsigned(wire190) : wire199) ?
                       ({wire204,
                           wire207} == $signed(wire193)) : $signed(wire206[(3'h4):(3'h4)]))));
  assign wire212 = (wire193[(3'h6):(2'h2)] ?
                       ({((-wire190) >>> wire194),
                           $unsigned($unsigned(wire190))} ^~ $unsigned($unsigned($signed((8'hbb))))) : $unsigned({(|{wire197,
                               (8'hae)}),
                           ((wire202 ? wire205 : wire204) ?
                               {wire194} : $signed(wire205))}));
  assign wire213 = $unsigned(wire212);
  assign wire214 = (~|wire203);
  assign wire215 = (wire213[(3'h6):(2'h2)] ?
                       (wire202 && wire205) : $signed((wire200 ?
                           $signed(wire206) : (wire211 ?
                               $signed((7'h40)) : $signed(wire211)))));
  assign wire216 = (wire202[(4'h8):(2'h3)] | reg208);
  assign wire217 = wire207[(1'h0):(1'h0)];
  assign wire218 = {reg210[(2'h2):(1'h1)]};
endmodule

module module148
#(parameter param158 = (|{((((8'hb2) ? (8'haf) : (8'hbb)) >>> ((8'hba) ? (8'hb0) : (8'hba))) ? (((8'had) + (8'ha1)) ? {(8'ha3)} : (-(7'h40))) : (8'ha8)), (({(8'hab)} ? (~|(8'haa)) : (|(8'ha1))) ^~ ({(8'ha9), (8'ha2)} ? {(8'ha5)} : (|(8'hae))))}), 
parameter param159 = (~^((param158 <<< (param158 ^ (param158 == param158))) + ((param158 >>> (param158 ? param158 : (7'h42))) ? ({param158} - (!(8'haa))) : {(7'h44)}))))
(y, clk, wire153, wire152, wire151, wire150, wire149);
  output wire [(32'h3b):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire153;
  input wire [(4'h9):(1'h0)] wire152;
  input wire [(3'h5):(1'h0)] wire151;
  input wire [(4'hc):(1'h0)] wire150;
  input wire signed [(4'hc):(1'h0)] wire149;
  wire signed [(5'h12):(1'h0)] wire157;
  wire signed [(3'h5):(1'h0)] wire156;
  wire signed [(5'h13):(1'h0)] wire155;
  wire signed [(5'h10):(1'h0)] wire154;
  assign y = {wire157, wire156, wire155, wire154, (1'h0)};
  assign wire154 = $signed((~|(wire152[(4'h8):(2'h3)] & (&(wire152 ?
                       wire151 : wire153)))));
  assign wire155 = ({wire154[(3'h4):(1'h0)],
                       (8'hb1)} && $unsigned((^~wire149[(3'h5):(1'h1)])));
  assign wire156 = ((wire154[(4'hd):(1'h0)] ?
                           (&wire154[(1'h1):(1'h0)]) : wire154[(1'h1):(1'h1)]) ?
                       (|($unsigned((~(8'hb3))) != ((wire155 * wire150) ?
                           (wire149 ?
                               wire154 : wire155) : (~&wire152)))) : $unsigned({$signed((8'haa))}));
  assign wire157 = wire150[(2'h2):(2'h2)];
endmodule

module module117
#(parameter param141 = ((|((!((8'haa) <<< (8'h9e))) <= (8'hbf))) <= ((&(~^((7'h43) >= (8'ha6)))) ? (((~(8'hba)) | ((8'hac) < (8'hb8))) && ((-(8'hb4)) ? ((7'h42) ? (8'ha8) : (8'hb4)) : {(7'h44)})) : (~|((8'h9c) ? (+(8'hab)) : {(8'ha5)})))))
(y, clk, wire122, wire121, wire120, wire119, wire118);
  output wire [(32'hcf):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h9):(1'h0)] wire122;
  input wire [(4'h9):(1'h0)] wire121;
  input wire signed [(5'h11):(1'h0)] wire120;
  input wire signed [(5'h14):(1'h0)] wire119;
  input wire signed [(4'hc):(1'h0)] wire118;
  wire signed [(3'h7):(1'h0)] wire140;
  wire [(4'hf):(1'h0)] wire139;
  wire [(4'h9):(1'h0)] wire138;
  wire signed [(3'h6):(1'h0)] wire133;
  wire [(5'h13):(1'h0)] wire132;
  wire [(2'h3):(1'h0)] wire131;
  wire signed [(4'hc):(1'h0)] wire130;
  wire signed [(4'hf):(1'h0)] wire129;
  wire [(3'h7):(1'h0)] wire128;
  wire [(4'hd):(1'h0)] wire127;
  wire signed [(5'h11):(1'h0)] wire126;
  wire [(5'h12):(1'h0)] wire125;
  wire signed [(2'h2):(1'h0)] wire124;
  wire signed [(4'hd):(1'h0)] wire123;
  reg [(4'hb):(1'h0)] reg137 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg136 = (1'h0);
  reg [(5'h14):(1'h0)] reg135 = (1'h0);
  reg [(4'ha):(1'h0)] reg134 = (1'h0);
  assign y = {wire140,
                 wire139,
                 wire138,
                 wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire125,
                 wire124,
                 wire123,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 (1'h0)};
  assign wire123 = wire122;
  assign wire124 = (({{(-(7'h41)), wire120[(4'hb):(1'h0)]},
                           {(~wire118), {wire120}}} ?
                       ((wire123 & $unsigned(wire118)) ?
                           $unsigned((&(8'ha6))) : (~wire121)) : (|wire122[(1'h0):(1'h0)])) >>> (+$signed($signed({wire118,
                       wire119}))));
  assign wire125 = ($signed(($signed(wire120[(4'h8):(4'h8)]) >>> (~^wire119))) ?
                       $signed(((wire122 <= wire123[(3'h4):(1'h0)]) << wire124)) : wire119);
  assign wire126 = $unsigned($unsigned({wire118[(4'h8):(3'h7)]}));
  assign wire127 = {{(+$unsigned(((8'hba) * wire126)))}};
  assign wire128 = wire123;
  assign wire129 = wire123[(4'hb):(2'h3)];
  assign wire130 = $signed($unsigned(wire124));
  assign wire131 = (((~^wire129) ? wire125[(2'h3):(2'h3)] : wire129) ?
                       {$signed(wire127[(2'h3):(2'h3)]), wire118} : (8'hb0));
  assign wire132 = wire121;
  assign wire133 = wire129;
  always
    @(posedge clk) begin
      if (wire120[(3'h4):(1'h1)])
        begin
          reg134 <= wire126;
          reg135 <= {wire130[(4'ha):(3'h6)]};
        end
      else
        begin
          if (wire127)
            begin
              reg134 <= $signed((|$unsigned(wire127[(1'h1):(1'h1)])));
            end
          else
            begin
              reg134 <= $unsigned(wire120);
              reg135 <= (~&(-(^~$signed($unsigned(wire131)))));
            end
          reg136 <= (wire131[(1'h1):(1'h0)] ?
              ((wire119[(4'ha):(3'h5)] ?
                  $signed((^~(8'ha5))) : ($signed(wire131) == (8'ha2))) | $unsigned(wire129)) : wire129[(4'hc):(3'h7)]);
          reg137 <= reg135;
        end
    end
  assign wire138 = {wire132[(4'he):(1'h1)],
                       $signed($unsigned((wire130[(1'h1):(1'h1)] ?
                           (reg137 ? reg134 : reg137) : (wire122 ?
                               (7'h43) : wire118))))};
  assign wire139 = $signed((8'hb0));
  assign wire140 = (((+(wire133[(1'h0):(1'h0)] ?
                           (wire122 ? wire132 : wire128) : (8'ha8))) ?
                       (~&(wire120[(1'h1):(1'h0)] * $signed(wire122))) : (({wire133,
                                   wire133} ?
                               (wire119 ?
                                   (8'h9c) : wire133) : (wire130 << wire138)) ?
                           $signed((reg135 ?
                               wire128 : wire139)) : ((&wire123) >>> $signed(wire126)))) - (reg137[(1'h1):(1'h0)] >> $signed((+(reg136 <= wire126)))));
endmodule

module module96  (y, clk, wire101, wire100, wire99, wire98, wire97);
  output wire [(32'h75):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire101;
  input wire signed [(4'ha):(1'h0)] wire100;
  input wire signed [(4'h8):(1'h0)] wire99;
  input wire [(4'h9):(1'h0)] wire98;
  input wire signed [(2'h3):(1'h0)] wire97;
  wire signed [(4'ha):(1'h0)] wire111;
  wire signed [(4'h9):(1'h0)] wire110;
  wire [(4'h8):(1'h0)] wire109;
  wire signed [(4'hc):(1'h0)] wire108;
  wire [(5'h10):(1'h0)] wire105;
  wire signed [(4'ha):(1'h0)] wire104;
  wire [(3'h6):(1'h0)] wire103;
  wire signed [(5'h10):(1'h0)] wire102;
  reg [(4'ha):(1'h0)] reg107 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg106 = (1'h0);
  assign y = {wire111,
                 wire110,
                 wire109,
                 wire108,
                 wire105,
                 wire104,
                 wire103,
                 wire102,
                 reg107,
                 reg106,
                 (1'h0)};
  assign wire102 = $signed(wire98);
  assign wire103 = $unsigned(wire97[(1'h1):(1'h0)]);
  assign wire104 = $signed(wire102);
  assign wire105 = (^(8'hb8));
  always
    @(posedge clk) begin
      reg106 <= $signed(wire104[(4'h8):(1'h0)]);
      reg107 <= wire102;
    end
  assign wire108 = wire99;
  assign wire109 = reg106;
  assign wire110 = ($unsigned((wire97[(1'h0):(1'h0)] * ((~^wire105) ?
                           $signed(wire103) : wire98[(3'h6):(1'h1)]))) ?
                       reg106 : wire99);
  assign wire111 = reg107[(4'h8):(3'h4)];
endmodule
