=TFG_SSA:
=TFG_SPEC src.spec.foo:
=TFG:
=Nodes: L0%0%d E0%0%d
=Edges:
L0%0%d => E0%0%d
=graph done
=is_ssa_graph:
1
=StartState:
=spec-mem
1 : input.spec-mem : ARRAY[BV:32 -> BV:8]
=spec-mem.alloc
1 : input.spec-mem.alloc : ARRAY[BV:32 -> MEMLABEL]
=state_end
=PC to var-version map at L0%0%d
=version for spec-mem
1 : input.spec-mem : ARRAY[BV:32 -> BV:8]
=version for spec-mem.alloc
1 : input.spec-mem.alloc : ARRAY[BV:32 -> MEMLABEL]
=var-version done
=PC to var-version map at E0%0%d
=version for spec-mem
1 : input.spec-mem : ARRAY[BV:32 -> BV:8]
=version for spec-mem.alloc
1 : input.spec-mem.alloc : ARRAY[BV:32 -> MEMLABEL]
=var-version done
=graph_with_var_versions done
=FunctionName: foo
=Input: spec-method-arg.0
=arg addr
1 : (undefined) : UNDEFINED
=arg val
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
=arg end
=Node outputs: E0%0%d
=Output: spec-%ret-reg
1 : input.spec-%tmpvar-2.E0%0%d : BV:32
=Node outputs done for E0%0%d
=input_outputs done
=Symbol-map:
=Touched symbols:
=Symbol-map done
=Locals-map:
=Locals-map done
=Global assumes
=global assume predicate_set done
Memlabel map for call-context {*;foo}
=memlabel_map.0 for call-context {*;foo}
mlheap.src.spec.foo : memlabel-mem--heap
=Edge: L0%0%d => E0%0%d
=Edge.EdgeCond: 
1 : 1 { 0x1 } : BOOL
=Edge.StateTo: 
=spec-%tmpvar-0.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : bvsub(3, 5) : BV:32
=spec-%tmpvar-1.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : bvsub(3, 5) : BV:32
=spec-%tmpvar-2.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : bvsub(3, 5) : BV:32
=spec-%var-f-0.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=spec-%var-s-0.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 1 { 0x1 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=state_end
=Edge.Assumes.begin:
=Edge.Assumes.end
=Edge.te_comment
0:2:(((func_head*match_prod_0)*match_prod_1)*((intrinsic_app_bvsub*match_prod_final)*func_ret))
tfg_edge_comment end

=graph_with_predicates_done

=start_pc_preconditions
=graph_with_precondition_done

=Locs in src.spec.foo
=Loc 1 in src.spec.foo.
REGMEM
spec-%var-x-0
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
=Loc 7 in src.spec.foo.
MASKED
=mem
1 : input.spec-mem : ARRAY[BV:32 -> BV:8]
=memalloc
1 : input.spec-mem.alloc : ARRAY[BV:32 -> MEMLABEL]
=memlabel
memlabel-mem--heap
=Loc 8 in src.spec.foo.
MASKED
=mem
1 : input.spec-mem : ARRAY[BV:32 -> BV:8]
=memalloc
1 : input.spec-mem.alloc : ARRAY[BV:32 -> MEMLABEL]
=memlabel
memlabel-mem--arg.0
=Loc 9 in src.spec.foo.
REGMEM
spec-%tmpvar-0.E0%0%d
1 : input.spec-%tmpvar-0.E0%0%d : BV:32
=Loc 10 in src.spec.foo.
REGMEM
spec-%tmpvar-1.E0%0%d
1 : input.spec-%tmpvar-1.E0%0%d : BV:32
=Loc 11 in src.spec.foo.
REGMEM
spec-%tmpvar-2.E0%0%d
1 : input.spec-%tmpvar-2.E0%0%d : BV:32
=Loc 12 in src.spec.foo.
REGMEM
spec-%var-f-0.E0%0%d
1 : input.spec-%var-f-0.E0%0%d : BV:32
=Loc 13 in src.spec.foo.
REGMEM
spec-%var-s-0.E0%0%d
1 : input.spec-%var-s-0.E0%0%d : BV:32
=Locs end
=Liveness in src.spec.foo
=live locs at L0%0%d
1, 
=live locs at E0%0%d
11[f], 

=Definedness in src.spec.foo
=loc definedness at L0%0%d
1, 7, 8
=loc definedness at E0%0%d
1, 7, 8, 9, 10, 11, 12, 13

=Branch affecting variable locs in src.spec.foo
=branch affecting variable locs at L0%0%d

=branch affecting variable locs at E0%0%d


=Relevant Memlabels in src.spec.foo
=relevant memlabels
=function: foo
memlabel-mem--heap
memlabel-mem--arg.0
=touched symbol ids

=relevant memlabels done
=graph_with_locs_done
=graph_with_edge_structures
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d for loc_id 9 {input.spec-%tmpvar-0.E0%0%d }
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d for loc_id 10 {input.spec-%tmpvar-1.E0%0%d }
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d for loc_id 11 {input.spec-%tmpvar-2.E0%0%d }
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d for loc_id 12 {input.spec-%var-f-0.E0%0%d }
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d for loc_id 13 {input.spec-%var-s-0.E0%0%d }
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 1 { 0x1 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=graph_with_edge_structures.loc_to_expr_map at L0%0%d=>E0%0%d done
=graph_with_edge_structures.loc_to_expr_map done
=graph_with_edge_structures done
=graph_with_ml_contiguity_info vacuous mls
vacuous mls at L0%0%d:
vacuous mls at E0%0%d:
=graph_with_ml_contiguity_info non-vacuous mls
non-vacuous mls at L0%0%d:
non-vacuous mls at E0%0%d:
=graph_with_ml_contiguity_info discontiguous mls
discontiguous mls:
=graph_with_ml_contiguity_info done
=Available expressions in src.spec.foo
=avail_exprs begin
=loc 1
=loc_expr
140273 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
=avail_exprs_val.m_is_top 1
=avail_exprs_val.end
=loc 9
=loc_expr
140297 : input.spec-%tmpvar-0.E0%0%d : BV:32
=avail_exprs_val.m_is_top 0
=avail_exprs_val.m_expr
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=avail_exprs_val.end
=loc 10
=loc_expr
140298 : input.spec-%tmpvar-1.E0%0%d : BV:32
=avail_exprs_val.m_is_top 0
=avail_exprs_val.m_expr
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=avail_exprs_val.end
=loc 11
=loc_expr
140296 : input.spec-%tmpvar-2.E0%0%d : BV:32
=avail_exprs_val.m_is_top 0
=avail_exprs_val.m_expr
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=avail_exprs_val.end
=loc 12
=loc_expr
140299 : input.spec-%var-f-0.E0%0%d : BV:32
=avail_exprs_val.m_is_top 0
=avail_exprs_val.m_expr
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=avail_exprs_val.end
=loc 13
=loc_expr
140300 : input.spec-%var-s-0.E0%0%d : BV:32
=avail_exprs_val.m_is_top 0
=avail_exprs_val.m_expr
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 1 { 0x1 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=avail_exprs_val.end
=avail_exprs end
=sprel_map in src.spec.foo
=sprel_map done
=lr-status-map
=lr-status-map at call-context {*;foo}
=loc_id 1 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 7 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 8 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 9 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 10 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 11 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 12 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=loc_id 13 lr-status in lr-status-map at call-context {*;foo}
lr_status_bottom(; memlabel-mem--heap, )
=lr-status-map done
=lr-status-for-sprel-locs-map
=lr-status-for-sprel-locs-map done
=graph_with_aliasing_done
=Memlabel assertions empty
=Memlabel assertions done
=graph_with_proofs done
=graph_with_ce done
=graph_with_points done
=graph_with_guessing done
=graph_with_simplified_assets
=graph_with_simplified_assets.simplified_edgecond at L0%0%d=>E0%0%d
1 : 1 { 0x1 } : BOOL
=graph_with_simplified_assets.simplified_edgecond done
=graph_with_simplified_assets.simplified_to_state at L0%0%d=>E0%0%d
=spec-%tmpvar-0.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=spec-%tmpvar-1.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=spec-%tmpvar-2.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
4 : 1 { 0x1 +1.0e1025 } : INT
5 : prod_get(1, 4) : BV:32
6 : 4294967295 { 0xffffffff -1 -1.99999988e128 } : BV:32
7 : bvmul(5, 6) : BV:32
8 : bvadd(3, 7) : BV:32
=spec-%var-f-0.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 0 { 0x0 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=spec-%var-s-0.E0%0%d
1 : input.spec-%var-x-0 : PROD[BV:32,BV:32]
2 : 1 { 0x1 +1.0e1025 } : INT
3 : prod_get(1, 2) : BV:32
=state_end
=graph_with_simplified_assets.simplified_to_state done
=graph_with_simplified_assets.simplified_assumes at L0%0%d=>E0%0%d
=graph_with_simplified_assets.simplified_assumes at L0%0%d=>E0%0%d done
=graph_with_simplified_assets.simplified_assumes done
=graph_with_simplified_assets done
=max-memlabel-varnum
0
=String-contents:
=Nextpc-map:
=Nextpc-map done
=suffixpaths for src.spec.foo
=suffixpath_at_L0%0%d for src.spec.foo
=suffixpath_at_L0%0%d.graph_edge_composition
(epsilon)
=suffixpath_at_E0%0%d for src.spec.foo
=suffixpath_at_E0%0%d.graph_edge_composition
(L0%0%d=>E0%0%d)
=suffixpaths for src.spec.foo done
=tfg.assumes_around_edge
tfg.assumes_around_edge at L0%0%d=>E0%0%d
tfg.assumes_around_edge at L0%0%d=>E0%0%d done
tfg.assumes_around_edge done
=TFGdone
=TFG_SPEC_done
=TFG_SSA_done
