do Inetgration.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:49 on Jan 02,2023
# vlog -reportprogress 300 Buffer.v 
# -- Compiling module Buffer
# 
# Top level modules:
# 	Buffer
# End time: 14:14:51 on Jan 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:51 on Jan 02,2023
# vlog -reportprogress 300 HDU.v 
# -- Compiling module HDU
# 
# Top level modules:
# 	HDU
# End time: 14:14:52 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:52 on Jan 02,2023
# vlog -reportprogress 300 Fetch.v 
# -- Compiling module MemoInst
# -- Compiling module Fetch
# 
# Top level modules:
# 	Fetch
# End time: 14:14:53 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:53 on Jan 02,2023
# vlog -reportprogress 300 MemoInst.v 
# -- Compiling module MemoInst
# 
# Top level modules:
# 	MemoInst
# End time: 14:14:54 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:54 on Jan 02,2023
# vlog -reportprogress 300 FD_Buffer.v 
# -- Compiling module FD_Buffer
# 
# Top level modules:
# 	FD_Buffer
# End time: 14:14:55 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:55 on Jan 02,2023
# vlog -reportprogress 300 Decode.v 
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# 
# Top level modules:
# 	Decode
# End time: 14:14:56 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:56 on Jan 02,2023
# vlog -reportprogress 300 Controle_Signal.v 
# -- Compiling module CU
# 
# Top level modules:
# 	CU
# End time: 14:14:57 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:57 on Jan 02,2023
# vlog -reportprogress 300 DE_Buffer.v 
# -- Compiling module DE_Buffer
# 
# Top level modules:
# 	DE_Buffer
# End time: 14:14:59 on Jan 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:14:59 on Jan 02,2023
# vlog -reportprogress 300 Execute.v 
# -- Compiling module ALU
# -- Compiling module Execute
# 
# Top level modules:
# 	Execute
# End time: 14:15:00 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:00 on Jan 02,2023
# vlog -reportprogress 300 ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:15:01 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:01 on Jan 02,2023
# vlog -reportprogress 300 EM_Buffer.v 
# -- Compiling module EM_Buffer
# 
# Top level modules:
# 	EM_Buffer
# End time: 14:15:02 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:02 on Jan 02,2023
# vlog -reportprogress 300 BranchLogic.v 
# -- Compiling module BranchLogic
# 
# Top level modules:
# 	BranchLogic
# End time: 14:15:04 on Jan 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:04 on Jan 02,2023
# vlog -reportprogress 300 FU.v 
# -- Compiling module FU
# 
# Top level modules:
# 	FU
# End time: 14:15:05 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:05 on Jan 02,2023
# vlog -reportprogress 300 FU_integration.v 
# -- Compiling module FU_integration
# 
# Top level modules:
# 	FU_integration
# End time: 14:15:06 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:06 on Jan 02,2023
# vlog -reportprogress 300 HosnyCallMachine.v 
# -- Compiling module HosnyCallStateMachine
# 
# Top level modules:
# 	HosnyCallStateMachine
# End time: 14:15:08 on Jan 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:08 on Jan 02,2023
# vlog -reportprogress 300 HosnyRetMachine.v 
# -- Compiling module HosnyRetStateMachine
# 
# Top level modules:
# 	HosnyRetStateMachine
# End time: 14:15:09 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:09 on Jan 02,2023
# vlog -reportprogress 300 BlackBox.v 
# -- Compiling module BlackBox
# 
# Top level modules:
# 	BlackBox
# End time: 14:15:10 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:10 on Jan 02,2023
# vlog -reportprogress 300 MemoryStage.v 
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# 
# Top level modules:
# 	MemoryStage
# End time: 14:15:11 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:11 on Jan 02,2023
# vlog -reportprogress 300 Memory.v 
# -- Compiling module DataMemo
# 
# Top level modules:
# 	DataMemo
# End time: 14:15:13 on Jan 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:13 on Jan 02,2023
# vlog -reportprogress 300 MW_Buffer.v 
# -- Compiling module MW_Buffer
# 
# Top level modules:
# 	MW_Buffer
# End time: 14:15:14 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:14 on Jan 02,2023
# vlog -reportprogress 300 StackPointer.v 
# -- Compiling module StackPointer
# 
# Top level modules:
# 	StackPointer
# End time: 14:15:15 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:15 on Jan 02,2023
# vlog -reportprogress 300 PushPopLogic.v 
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# 
# Top level modules:
# 	PushPopLogic
# End time: 14:15:16 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:16 on Jan 02,2023
# vlog -reportprogress 300 WriteBack.v 
# -- Compiling module WriteBack
# 
# Top level modules:
# 	WriteBack
# End time: 14:15:17 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:17 on Jan 02,2023
# vlog -reportprogress 300 Processor.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 14:15:19 on Jan 02,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:15:19 on Jan 02,2023
# vlog -reportprogress 300 Processor_TB.v 
# -- Compiling module Buffer
# -- Compiling module MemoInst
# -- Compiling module Fetch
# -- Compiling module FD_Buffer
# -- Compiling module CU
# -- Compiling module RegFile
# -- Compiling module Decode
# -- Compiling module DE_Buffer
# -- Compiling module ALU
# -- Compiling module Execute
# -- Compiling module EM_Buffer
# -- Compiling module DataMemo
# -- Compiling module StackPointer
# -- Compiling module SpALU
# -- Compiling module PushPopLogic
# -- Compiling module MemoryStage
# -- Compiling module MW_Buffer
# -- Compiling module WriteBack
# -- Compiling module Processor
# -- Compiling module Processor_TB
# 
# Top level modules:
# 	Processor_TB
# End time: 14:15:20 on Jan 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim Processor_TB 
# Start time: 14:15:20 on Jan 02,2023
# Loading work.Processor_TB
# Loading work.Processor
# Loading work.HDU
# Loading work.Fetch
# Loading work.MemoInst
# Loading work.Buffer
# Loading work.FD_Buffer
# Loading work.Decode
# Loading work.CU
# Loading work.RegFile
# Loading work.DE_Buffer
# Loading work.FU_integration
# Loading work.FU
# Loading work.Execute
# Loading work.ALU
# Loading work.BranchLogic
# Loading work.EM_Buffer
# Loading work.HosnyCallStateMachine
# Loading work.HosnyRetStateMachine
# Loading work.MemoryStage
# Loading work.PushPopLogic
# Loading work.SpALU
# Loading work.StackPointer
# Loading work.DataMemo
# Loading work.BlackBox
# Loading work.MW_Buffer
# Loading work.WriteBack
