$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Sun Sep 19 18:21:12 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 SW [9] $end
$var wire 1 1 SW [8] $end
$var wire 1 2 SW [7] $end
$var wire 1 3 SW [6] $end
$var wire 1 4 SW [5] $end
$var wire 1 5 SW [4] $end
$var wire 1 6 SW [3] $end
$var wire 1 7 SW [2] $end
$var wire 1 8 SW [1] $end
$var wire 1 9 SW [0] $end

$scope module i1 $end
$var wire 1 : gnd $end
$var wire 1 ; vcc $end
$var wire 1 < unknown $end
$var wire 1 = devoe $end
$var wire 1 > devclrn $end
$var wire 1 ? devpor $end
$var wire 1 @ ww_devoe $end
$var wire 1 A ww_devclrn $end
$var wire 1 B ww_devpor $end
$var wire 1 C ww_CLOCK_50 $end
$var wire 1 D ww_KEY [3] $end
$var wire 1 E ww_KEY [2] $end
$var wire 1 F ww_KEY [1] $end
$var wire 1 G ww_KEY [0] $end
$var wire 1 H ww_SW [9] $end
$var wire 1 I ww_SW [8] $end
$var wire 1 J ww_SW [7] $end
$var wire 1 K ww_SW [6] $end
$var wire 1 L ww_SW [5] $end
$var wire 1 M ww_SW [4] $end
$var wire 1 N ww_SW [3] $end
$var wire 1 O ww_SW [2] $end
$var wire 1 P ww_SW [1] $end
$var wire 1 Q ww_SW [0] $end
$var wire 1 R ww_LEDR [9] $end
$var wire 1 S ww_LEDR [8] $end
$var wire 1 T ww_LEDR [7] $end
$var wire 1 U ww_LEDR [6] $end
$var wire 1 V ww_LEDR [5] $end
$var wire 1 W ww_LEDR [4] $end
$var wire 1 X ww_LEDR [3] $end
$var wire 1 Y ww_LEDR [2] $end
$var wire 1 Z ww_LEDR [1] $end
$var wire 1 [ ww_LEDR [0] $end
$var wire 1 \ \CLOCK_50~input_o\ $end
$var wire 1 ] \KEY[1]~input_o\ $end
$var wire 1 ^ \KEY[2]~input_o\ $end
$var wire 1 _ \KEY[3]~input_o\ $end
$var wire 1 ` \SW[0]~input_o\ $end
$var wire 1 a \SW[1]~input_o\ $end
$var wire 1 b \SW[2]~input_o\ $end
$var wire 1 c \SW[3]~input_o\ $end
$var wire 1 d \SW[4]~input_o\ $end
$var wire 1 e \SW[5]~input_o\ $end
$var wire 1 f \SW[6]~input_o\ $end
$var wire 1 g \SW[7]~input_o\ $end
$var wire 1 h \SW[8]~input_o\ $end
$var wire 1 i \SW[9]~input_o\ $end
$var wire 1 j \LEDR[0]~output_o\ $end
$var wire 1 k \LEDR[1]~output_o\ $end
$var wire 1 l \LEDR[2]~output_o\ $end
$var wire 1 m \LEDR[3]~output_o\ $end
$var wire 1 n \LEDR[4]~output_o\ $end
$var wire 1 o \LEDR[5]~output_o\ $end
$var wire 1 p \LEDR[6]~output_o\ $end
$var wire 1 q \LEDR[7]~output_o\ $end
$var wire 1 r \LEDR[8]~output_o\ $end
$var wire 1 s \LEDR[9]~output_o\ $end
$var wire 1 t \KEY[0]~input_o\ $end
$var wire 1 u \CPU|SOM|Add0~1_sumout\ $end
$var wire 1 v \ROM|memROM~0_combout\ $end
$var wire 1 w \ROM|memROM~6_combout\ $end
$var wire 1 x \comb~3_combout\ $end
$var wire 1 y \ROM|memROM~7_combout\ $end
$var wire 1 z \ROM|memROM~5_combout\ $end
$var wire 1 { \ROM|memROM~8_combout\ $end
$var wire 1 | \CPU|DEC|saidaDecoder[4]~4_combout\ $end
$var wire 1 } \CPU|SOM|Add0~2\ $end
$var wire 1 ~ \CPU|SOM|Add0~5_sumout\ $end
$var wire 1 !! \ROM|memROM~1_combout\ $end
$var wire 1 "! \ROM|memROM~11_combout\ $end
$var wire 1 #! \CPU|SOM|Add0~6\ $end
$var wire 1 $! \CPU|SOM|Add0~9_sumout\ $end
$var wire 1 %! \ROM|memROM~2_combout\ $end
$var wire 1 &! \ROM|memROM~9_combout\ $end
$var wire 1 '! \CPU|SOM|Add0~10\ $end
$var wire 1 (! \CPU|SOM|Add0~13_sumout\ $end
$var wire 1 )! \ROM|memROM~12_combout\ $end
$var wire 1 *! \CPU|SOM|Add0~14\ $end
$var wire 1 +! \CPU|SOM|Add0~21_sumout\ $end
$var wire 1 ,! \CPU|SOM|Add0~22\ $end
$var wire 1 -! \CPU|SOM|Add0~25_sumout\ $end
$var wire 1 .! \ROM|memROM~10_combout\ $end
$var wire 1 /! \CPU|SOM|Add0~26\ $end
$var wire 1 0! \CPU|SOM|Add0~29_sumout\ $end
$var wire 1 1! \CPU|SOM|Add0~30\ $end
$var wire 1 2! \CPU|SOM|Add0~33_sumout\ $end
$var wire 1 3! \CPU|SOM|Add0~34\ $end
$var wire 1 4! \CPU|SOM|Add0~17_sumout\ $end
$var wire 1 5! \ROM|memROM~3_combout\ $end
$var wire 1 6! \ROM|memROM~4_combout\ $end
$var wire 1 7! \CPU|DEC|saidaDecoder~0_combout\ $end
$var wire 1 8! \CPU|DEC|saidaDecoder[3]~1_combout\ $end
$var wire 1 9! \CPU|DEC|saidaDecoder[3]~2_combout\ $end
$var wire 1 :! \ROM|memROM~13_combout\ $end
$var wire 1 ;! \RAM|process_0~2_combout\ $end
$var wire 1 <! \RAM|process_0~0_combout\ $end
$var wire 1 =! \RAM|process_0~1_combout\ $end
$var wire 1 >! \RAM|ram~551_combout\ $end
$var wire 1 ?! \RAM|ram~15_q\ $end
$var wire 1 @! \RAM|ram~527_combout\ $end
$var wire 1 A! \RAM|ram~528_combout\ $end
$var wire 1 B! \RAM|ram~529_combout\ $end
$var wire 1 C! \CPU|ULA|Add0~1_sumout\ $end
$var wire 1 D! \CPU|ULA|Add1~34_cout\ $end
$var wire 1 E! \CPU|ULA|Add1~1_sumout\ $end
$var wire 1 F! \CPU|ULA|Equal0~0_combout\ $end
$var wire 1 G! \CPU|ULA|saida[0]~0_combout\ $end
$var wire 1 H! \CPU|DEC|Equal10~0_combout\ $end
$var wire 1 I! \CPU|DEC|saidaDecoder~3_combout\ $end
$var wire 1 J! \comb~0_combout\ $end
$var wire 1 K! \ROM|memROM~14_combout\ $end
$var wire 1 L! \RAM|ram~16_q\ $end
$var wire 1 M! \RAM|ram~530_combout\ $end
$var wire 1 N! \RAM|ram~531_combout\ $end
$var wire 1 O! \RAM|ram~532_combout\ $end
$var wire 1 P! \CPU|ULA|Add0~2\ $end
$var wire 1 Q! \CPU|ULA|Add0~5_sumout\ $end
$var wire 1 R! \CPU|ULA|Add1~2\ $end
$var wire 1 S! \CPU|ULA|Add1~5_sumout\ $end
$var wire 1 T! \CPU|ULA|saida[1]~1_combout\ $end
$var wire 1 U! \RAM|ram~17_q\ $end
$var wire 1 V! \RAM|ram~533_combout\ $end
$var wire 1 W! \RAM|ram~534_combout\ $end
$var wire 1 X! \RAM|ram~535_combout\ $end
$var wire 1 Y! \CPU|ULA|Add0~6\ $end
$var wire 1 Z! \CPU|ULA|Add0~9_sumout\ $end
$var wire 1 [! \CPU|ULA|Add1~6\ $end
$var wire 1 \! \CPU|ULA|Add1~9_sumout\ $end
$var wire 1 ]! \CPU|ULA|saida[2]~2_combout\ $end
$var wire 1 ^! \RAM|ram~18_q\ $end
$var wire 1 _! \RAM|ram~536_combout\ $end
$var wire 1 `! \RAM|ram~537_combout\ $end
$var wire 1 a! \RAM|ram~538_combout\ $end
$var wire 1 b! \CPU|ULA|Add0~10\ $end
$var wire 1 c! \CPU|ULA|Add0~13_sumout\ $end
$var wire 1 d! \CPU|ULA|Add1~10\ $end
$var wire 1 e! \CPU|ULA|Add1~13_sumout\ $end
$var wire 1 f! \CPU|ULA|saida[3]~3_combout\ $end
$var wire 1 g! \RAM|ram~19_q\ $end
$var wire 1 h! \RAM|ram~539_combout\ $end
$var wire 1 i! \RAM|ram~540_combout\ $end
$var wire 1 j! \RAM|ram~541_combout\ $end
$var wire 1 k! \CPU|ULA|Add0~14\ $end
$var wire 1 l! \CPU|ULA|Add0~17_sumout\ $end
$var wire 1 m! \CPU|ULA|Add1~14\ $end
$var wire 1 n! \CPU|ULA|Add1~17_sumout\ $end
$var wire 1 o! \CPU|ULA|saida[4]~4_combout\ $end
$var wire 1 p! \RAM|ram~20_q\ $end
$var wire 1 q! \RAM|ram~542_combout\ $end
$var wire 1 r! \RAM|ram~543_combout\ $end
$var wire 1 s! \RAM|ram~544_combout\ $end
$var wire 1 t! \CPU|ULA|Add0~18\ $end
$var wire 1 u! \CPU|ULA|Add0~21_sumout\ $end
$var wire 1 v! \CPU|ULA|Add1~18\ $end
$var wire 1 w! \CPU|ULA|Add1~21_sumout\ $end
$var wire 1 x! \CPU|ULA|saida[5]~5_combout\ $end
$var wire 1 y! \RAM|ram~21_q\ $end
$var wire 1 z! \RAM|ram~545_combout\ $end
$var wire 1 {! \RAM|ram~546_combout\ $end
$var wire 1 |! \RAM|ram~547_combout\ $end
$var wire 1 }! \CPU|ULA|Add0~22\ $end
$var wire 1 ~! \CPU|ULA|Add0~25_sumout\ $end
$var wire 1 !" \CPU|ULA|Add1~22\ $end
$var wire 1 "" \CPU|ULA|Add1~25_sumout\ $end
$var wire 1 #" \CPU|ULA|saida[6]~6_combout\ $end
$var wire 1 $" \RAM|ram~22_q\ $end
$var wire 1 %" \RAM|ram~548_combout\ $end
$var wire 1 &" \RAM|ram~549_combout\ $end
$var wire 1 '" \RAM|ram~550_combout\ $end
$var wire 1 (" \CPU|ULA|Add0~26\ $end
$var wire 1 )" \CPU|ULA|Add0~29_sumout\ $end
$var wire 1 *" \CPU|ULA|Add1~26\ $end
$var wire 1 +" \CPU|ULA|Add1~29_sumout\ $end
$var wire 1 ," \CPU|ULA|saida[7]~7_combout\ $end
$var wire 1 -" \comb~1_combout\ $end
$var wire 1 ." \REG8|DOUT~0_combout\ $end
$var wire 1 /" \REG8|DOUT~q\ $end
$var wire 1 0" \comb~2_combout\ $end
$var wire 1 1" \REG9|DOUT~0_combout\ $end
$var wire 1 2" \REG9|DOUT~q\ $end
$var wire 1 3" \CPU|ACU|DOUT\ [7] $end
$var wire 1 4" \CPU|ACU|DOUT\ [6] $end
$var wire 1 5" \CPU|ACU|DOUT\ [5] $end
$var wire 1 6" \CPU|ACU|DOUT\ [4] $end
$var wire 1 7" \CPU|ACU|DOUT\ [3] $end
$var wire 1 8" \CPU|ACU|DOUT\ [2] $end
$var wire 1 9" \CPU|ACU|DOUT\ [1] $end
$var wire 1 :" \CPU|ACU|DOUT\ [0] $end
$var wire 1 ;" \CPU|PC|DOUT\ [8] $end
$var wire 1 <" \CPU|PC|DOUT\ [7] $end
$var wire 1 =" \CPU|PC|DOUT\ [6] $end
$var wire 1 >" \CPU|PC|DOUT\ [5] $end
$var wire 1 ?" \CPU|PC|DOUT\ [4] $end
$var wire 1 @" \CPU|PC|DOUT\ [3] $end
$var wire 1 A" \CPU|PC|DOUT\ [2] $end
$var wire 1 B" \CPU|PC|DOUT\ [1] $end
$var wire 1 C" \CPU|PC|DOUT\ [0] $end
$var wire 1 D" \REG7|DOUT\ [7] $end
$var wire 1 E" \REG7|DOUT\ [6] $end
$var wire 1 F" \REG7|DOUT\ [5] $end
$var wire 1 G" \REG7|DOUT\ [4] $end
$var wire 1 H" \REG7|DOUT\ [3] $end
$var wire 1 I" \REG7|DOUT\ [2] $end
$var wire 1 J" \REG7|DOUT\ [1] $end
$var wire 1 K" \REG7|DOUT\ [0] $end
$var wire 1 L" \CPU|ACU|ALT_INV_DOUT\ [7] $end
$var wire 1 M" \CPU|ACU|ALT_INV_DOUT\ [6] $end
$var wire 1 N" \CPU|ACU|ALT_INV_DOUT\ [5] $end
$var wire 1 O" \CPU|ACU|ALT_INV_DOUT\ [4] $end
$var wire 1 P" \CPU|ACU|ALT_INV_DOUT\ [3] $end
$var wire 1 Q" \CPU|ACU|ALT_INV_DOUT\ [2] $end
$var wire 1 R" \CPU|ACU|ALT_INV_DOUT\ [1] $end
$var wire 1 S" \CPU|ACU|ALT_INV_DOUT\ [0] $end
$var wire 1 T" \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 U" \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 V" \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 W" \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 X" \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 Y" \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 Z" \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 [" \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 \" \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 ]" \RAM|ALT_INV_ram~550_combout\ $end
$var wire 1 ^" \RAM|ALT_INV_ram~549_combout\ $end
$var wire 1 _" \RAM|ALT_INV_ram~548_combout\ $end
$var wire 1 `" \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 a" \RAM|ALT_INV_ram~547_combout\ $end
$var wire 1 b" \RAM|ALT_INV_ram~546_combout\ $end
$var wire 1 c" \RAM|ALT_INV_ram~545_combout\ $end
$var wire 1 d" \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 e" \RAM|ALT_INV_ram~544_combout\ $end
$var wire 1 f" \RAM|ALT_INV_ram~543_combout\ $end
$var wire 1 g" \RAM|ALT_INV_ram~542_combout\ $end
$var wire 1 h" \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 i" \RAM|ALT_INV_ram~541_combout\ $end
$var wire 1 j" \RAM|ALT_INV_ram~540_combout\ $end
$var wire 1 k" \RAM|ALT_INV_ram~539_combout\ $end
$var wire 1 l" \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 m" \RAM|ALT_INV_ram~538_combout\ $end
$var wire 1 n" \RAM|ALT_INV_ram~537_combout\ $end
$var wire 1 o" \RAM|ALT_INV_ram~536_combout\ $end
$var wire 1 p" \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 q" \RAM|ALT_INV_ram~535_combout\ $end
$var wire 1 r" \RAM|ALT_INV_ram~534_combout\ $end
$var wire 1 s" \RAM|ALT_INV_ram~533_combout\ $end
$var wire 1 t" \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 u" \RAM|ALT_INV_ram~532_combout\ $end
$var wire 1 v" \RAM|ALT_INV_ram~531_combout\ $end
$var wire 1 w" \RAM|ALT_INV_ram~530_combout\ $end
$var wire 1 x" \RAM|ALT_INV_ram~16_q\ $end
$var wire 1 y" \CPU|ULA|ALT_INV_Equal0~0_combout\ $end
$var wire 1 z" \RAM|ALT_INV_ram~529_combout\ $end
$var wire 1 {" \RAM|ALT_INV_ram~528_combout\ $end
$var wire 1 |" \RAM|ALT_INV_ram~527_combout\ $end
$var wire 1 }" \RAM|ALT_INV_ram~15_q\ $end
$var wire 1 ~" \ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 !# \ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 "# \ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 ## \ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 $# \CPU|DEC|ALT_INV_saidaDecoder[3]~2_combout\ $end
$var wire 1 %# \CPU|DEC|ALT_INV_saidaDecoder[3]~1_combout\ $end
$var wire 1 &# \CPU|DEC|ALT_INV_saidaDecoder~0_combout\ $end
$var wire 1 '# \ALT_INV_comb~3_combout\ $end
$var wire 1 (# \ALT_INV_comb~2_combout\ $end
$var wire 1 )# \ALT_INV_comb~1_combout\ $end
$var wire 1 *# \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 +# \ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 ,# \ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 -# \ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 .# \ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 /# \ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 0# \ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 1# \ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 2# \ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 3# \ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 4# \REG9|ALT_INV_DOUT~q\ $end
$var wire 1 5# \REG8|ALT_INV_DOUT~q\ $end
$var wire 1 6# \CPU|ULA|ALT_INV_Add1~29_sumout\ $end
$var wire 1 7# \CPU|ULA|ALT_INV_Add1~25_sumout\ $end
$var wire 1 8# \CPU|ULA|ALT_INV_Add1~21_sumout\ $end
$var wire 1 9# \CPU|ULA|ALT_INV_Add1~17_sumout\ $end
$var wire 1 :# \CPU|ULA|ALT_INV_Add1~13_sumout\ $end
$var wire 1 ;# \CPU|ULA|ALT_INV_Add1~9_sumout\ $end
$var wire 1 <# \CPU|ULA|ALT_INV_Add1~5_sumout\ $end
$var wire 1 =# \CPU|ULA|ALT_INV_Add1~1_sumout\ $end
$var wire 1 ># \RAM|ALT_INV_process_0~2_combout\ $end
$var wire 1 ?# \ROM|ALT_INV_memROM~14_combout\ $end
$var wire 1 @# \RAM|ALT_INV_process_0~1_combout\ $end
$var wire 1 A# \ROM|ALT_INV_memROM~13_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0:
1;
x<
1=
1>
1?
1@
1A
1B
xC
x\
x]
x^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
xi
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
1u
1v
1w
1x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
1%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
17!
08!
19!
0:!
1;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
1D!
1E!
0F!
1G!
1H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
1w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
1+"
0,"
1-"
0."
0/"
00"
01"
02"
1]"
1^"
1_"
1`"
1a"
1b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
0$#
1%#
0&#
0'#
1(#
0)#
1*#
1+#
1,#
0-#
1.#
1/#
10#
01#
12#
03#
14#
15#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
1?#
1@#
1A#
x"
x#
x$
0%
xD
xE
xF
0G
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
x0
x1
x2
x3
x4
x5
x6
x7
x8
x9
$end
#10000
1%
1G
1t
1C"
1:"
0S"
0\"
0u
1}
0v
1{
0C!
1P!
0E!
1R!
1=#
0+#
13#
0S!
1[!
1Q!
1~
0x
1:!
0-"
18!
1<!
0I!
1<#
0\!
1d!
0*#
0%#
1)#
0A#
1'#
1;#
0G!
1C!
0P!
1E!
09!
1=!
0e!
1m!
1:#
0@#
1$#
0=#
0n!
1v!
0Q!
1>!
19#
0w!
1!"
18#
0""
1*"
17#
0+"
16#
#20000
0%
0G
0t
#30000
1%
1G
1t
0C"
1B"
1?!
0}"
0["
1\"
1u
0}
1y
1z
0{
0~
1#!
0;!
1@!
0|"
1>#
1+#
0.#
0,#
1$!
1~
0#!
0<!
0H!
1I!
0=!
1A!
0$!
0{"
1@#
1*#
0>!
1B!
0z"
0C!
1P!
0E!
1G!
1=#
1Q!
#40000
0%
0G
0t
#50000
1%
1G
1t
1C"
0:"
19"
0R"
1S"
0\"
0u
1}
0y
0z
1{
15!
1;!
1C!
0P!
1E!
0R!
0Q!
1Y!
1S!
0<#
0=#
0>#
00#
0+#
1.#
1,#
1Z!
0S!
1Q!
0Y!
0~
1#!
1<!
1H!
0I!
16!
1<#
1$!
0Z!
0/#
0*#
1J!
#60000
0%
0G
0t
#70000
1%
1G
1t
0C"
0B"
1A"
1J"
0Z"
1["
1\"
1u
0}
1~
0#!
1z
0$!
1'!
05!
0;!
1>#
10#
0.#
1k
1(!
1$!
0'!
0~
1I!
06!
0J!
1Z
0(!
1/#
1.
#80000
0%
0G
0t
#90000
1%
1G
1t
1C"
1:"
09"
1R"
0S"
0\"
0u
1}
1v
0z
15!
1;!
0C!
1P!
0E!
1R!
0Q!
1S!
0[!
0<#
1=#
0>#
00#
1.#
03#
1\!
0d!
0S!
1[!
1Q!
1~
1x
0:!
1-"
0I!
16!
1=!
1<#
0;#
0\!
1d!
1e!
0m!
0@#
0/#
0)#
1A#
0'#
0:#
1;#
0@!
0=!
1."
1n!
0v!
0e!
1m!
1:#
09#
1@#
1|"
0n!
1v!
1w!
0!"
0A!
08#
19#
1""
0*"
0w!
1!"
1{"
18#
07#
0B!
0""
1*"
1+"
06#
17#
1z"
0+"
1C!
0P!
1E!
0G!
16#
0=#
0Q!
#100000
0%
0G
0t
#110000
1%
1G
1t
0C"
1B"
1/"
05#
0["
1\"
1u
0}
0v
0~
1#!
1!!
02#
13#
1r
0$!
1'!
1~
0#!
0x
1:!
1"!
1K!
0-"
10"
1S
1$!
0'!
1(!
0(#
1)#
0?#
0!#
0A#
1'#
1'
1@!
11"
0(!
0|"
#120000
0%
0G
0t
#130000
1%
1G
1t
1C"
12"
04#
0\"
0u
1}
1v
0{
0!!
1&!
05!
0;!
1>#
10#
0##
12#
1+#
03#
1s
0~
1#!
1x
0:!
08!
0<!
1I!
0"!
0K!
1-"
00"
06!
1R
0$!
1'!
1/#
1(#
0)#
1?#
1!#
1*#
1%#
1A#
0'#
1&
0@!
19!
1Z!
1\!
0d!
1l!
1n!
0v!
1~!
1""
0*"
1A!
1(!
0{"
07#
09#
0;#
0$#
1|"
1+"
1w!
0!"
1e!
0m!
0A!
0C!
1P!
0E!
1G!
1]!
1o!
1#"
0:#
08#
06#
0n!
0""
1=#
1{"
1Q!
17#
19#
#140000
0%
0G
0t
#150000
1%
1G
1t
0C"
0B"
0A"
1@"
18"
16"
14"
0M"
0O"
0Q"
0Y"
1Z"
1["
1\"
1u
0}
1~
0#!
1$!
0'!
0v
1{
0&!
0(!
1*!
15!
1;!
0Z!
1b!
0\!
1d!
0l!
1t!
1n!
0~!
1("
1""
07#
09#
1;#
0>#
00#
1##
0+#
13#
1)"
1u!
0e!
1m!
1c!
1+!
1(!
0*!
0$!
0~
0x
1:!
0-"
18!
1<!
0I!
1Z!
0b!
1\!
1l!
0t!
0n!
1v!
1~!
0("
0""
1*"
16!
0]!
0o!
0#"
1:#
0+!
1n!
0/#
17#
19#
0;#
0*#
0%#
1)#
0A#
1'#
0+"
0)"
0w!
1!"
0u!
0c!
09#
1@!
0G!
1C!
0P!
1E!
09!
1J!
18#
16#
1""
1$#
0=#
0|"
0Q!
07#
1A!
0{"
1B!
0z"
0C!
1P!
0E!
1G!
1=#
1Q!
#160000
0%
0G
0t
#170000
1%
1G
1t
1C"
1K"
0J"
1I"
1G"
1E"
0\"
0u
1}
0{
1!!
1)!
1.!
05!
0;!
1>#
10#
0"#
0~"
02#
1+#
1p
1n
1l
0k
1j
1~
08!
0<!
1I!
1"!
1K!
10"
0@!
0A!
06!
0J!
1U
1W
1Y
0Z
1[
1/#
1{"
1|"
0(#
0?#
0!#
1*#
1%#
1/
0.
1-
1+
1)
19!
1c!
1e!
0m!
1u!
1w!
0!"
1)"
1+"
1S!
0[!
0B!
1z"
0<#
06#
08#
0:#
0$#
0\!
0""
0n!
0Q!
1Y!
1f!
1x!
1,"
1T!
1C!
0P!
1E!
0G!
19#
17#
1;#
0=#
1Q!
0Y!
0Z!
1b!
0c!
1k!
1Z!
0b!
1c!
0k!
0l!
1t!
0u!
1}!
1l!
0t!
1u!
0}!
0~!
1("
0)"
1~!
0("
1)"
#180000
0%
0G
0t
#190000
1%
1G
1t
0C"
1B"
0:"
19"
08"
17"
06"
15"
04"
13"
0L"
1M"
0N"
1O"
0P"
1Q"
0R"
1S"
0["
1\"
1u
0}
0)!
1{
0~
1#!
0!!
0.!
15!
1;!
0C!
0E!
0Q!
1Y!
0S!
1[!
0Z!
1\!
0d!
0c!
1k!
0e!
1m!
0l!
1n!
0v!
0u!
1}!
0w!
1!"
0~!
1""
0*"
0)"
0+"
16#
07#
18#
09#
1:#
0;#
1<#
1=#
0>#
00#
1"#
12#
0+#
1~"
1+"
0""
1*"
1~!
1w!
0!"
0n!
1v!
1l!
1e!
0m!
0\!
1d!
1Z!
1$!
1~
0#!
1@!
1c!
0k!
0e!
1m!
18!
1<!
0I!
0"!
0K!
00"
1u!
0}!
0w!
1!"
1)"
0+"
16!
0f!
0x!
0,"
1;#
0:#
19#
08#
17#
06#
0$!
1e!
1n!
0v!
1w!
1""
0*"
1+"
0/#
16#
18#
1(#
1?#
1!#
0*#
0%#
1:#
0|"
0""
1*"
0~!
0n!
1v!
0l!
06#
07#
08#
09#
0:#
09!
1A!
1S!
0T!
1Q!
0Y!
1J!
0+"
0w!
19#
17#
1w!
1+"
18#
16#
0<#
0{"
1$#
0Z!
06#
08#
1B!
0z"
1C!
1E!
0R!
1G!
0=#
0S!
1<#
#200000
0%
0G
0t
#210000
1%
1G
1t
1C"
0K"
1J"
0I"
1H"
0G"
1F"
0E"
1D"
0\"
0u
1}
1v
1y
0{
1!!
1)!
05!
10#
0~"
02#
1+#
0,#
03#
1q
0p
1o
0n
1m
0l
1k
0j
0~
1#!
1x
0:!
07!
1|
0<!
1"!
0J!
1K!
0@!
06!
1T
0U
1V
0W
1X
0Y
1Z
0[
1$!
1/#
1|"
0?#
0!#
1*#
1&#
1A#
0'#
0/
1.
0-
1,
0+
1*
0)
1(
19!
0c!
1k!
0e!
1S!
0[!
0A!
1{"
0<#
1:#
0$#
1\!
0d!
1l!
0Q!
1Y!
1f!
1T!
0B!
0;#
1e!
0m!
1z"
1Z!
0:#
1n!
0v!
09#
0w!
18#
#220000
0%
0G
0t
#230000
1%
1G
1t
#240000
0%
0G
0t
#250000
1%
1G
1t
#260000
0%
0G
0t
#270000
1%
1G
1t
#280000
0%
0G
0t
#290000
1%
1G
1t
#300000
0%
0G
0t
#310000
1%
1G
1t
#320000
0%
0G
0t
#330000
1%
1G
1t
#340000
