<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2016.12.05.22:47:20"
 outputDirectory="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEFA2F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_0_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_0_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_0_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="24000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_0" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_0_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="ddr3_pll_sharing" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr3_pll_sharing_pll_mem_clk"
       direction="output"
       role="pll_mem_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_write_clk"
       direction="output"
       role="pll_write_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_locked"
       direction="output"
       role="pll_locked"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_write_clk_pre_phy_clk"
       direction="output"
       role="pll_write_clk_pre_phy_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_addr_cmd_clk"
       direction="output"
       role="pll_addr_cmd_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_avl_clk"
       direction="output"
       role="pll_avl_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_config_clk"
       direction="output"
       role="pll_config_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_mem_phy_clk"
       direction="output"
       role="pll_mem_phy_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_afi_phy_clk"
       direction="output"
       role="afi_phy_clk"
       width="1" />
   <port
       name="ddr3_pll_sharing_pll_avl_phy_clk"
       direction="output"
       role="pll_avl_phy_clk"
       width="1" />
  </interface>
  <interface name="ddr3_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="ddr3_status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="ddr3_status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="ddr3_status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="ft232_usb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="reset" />
   <port name="ft232_usb_usb_data" direction="bidir" role="usb_data" width="8" />
   <port
       name="ft232_usb_usb_oe_n"
       direction="output"
       role="usb_oe_n"
       width="1" />
   <port
       name="ft232_usb_usb_rd_n"
       direction="output"
       role="usb_rd_n"
       width="1" />
   <port
       name="ft232_usb_usb_rxf_n"
       direction="input"
       role="usb_rxf_n"
       width="1" />
   <port
       name="ft232_usb_usb_siwu"
       direction="output"
       role="usb_siwu"
       width="1" />
   <port
       name="ft232_usb_usb_txe_n"
       direction="input"
       role="usb_txe_n"
       width="1" />
   <port
       name="ft232_usb_usb_wr_n"
       direction="output"
       role="usb_wr_n"
       width="1" />
   <port
       name="ft232_usb_usb_clock"
       direction="input"
       role="usb_clock"
       width="1" />
  </interface>
  <interface name="memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_mem_a" direction="output" role="mem_a" width="13" />
   <port name="memory_mem_ba" direction="output" role="mem_ba" width="3" />
   <port name="memory_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="memory_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="memory_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_mem_dm" direction="output" role="mem_dm" width="2" />
   <port name="memory_mem_ras_n" direction="output" role="mem_ras_n" width="1" />
   <port name="memory_mem_cas_n" direction="output" role="mem_cas_n" width="1" />
   <port name="memory_mem_we_n" direction="output" role="mem_we_n" width="1" />
   <port
       name="memory_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port name="memory_mem_dq" direction="bidir" role="mem_dq" width="16" />
   <port name="memory_mem_dqs" direction="bidir" role="mem_dqs" width="2" />
   <port name="memory_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="2" />
   <port name="memory_mem_odt" direction="output" role="mem_odt" width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="ft232h_avalon_sys:1.0:AUTO_CLK_0_CLOCK_DOMAIN=-1,AUTO_CLK_0_CLOCK_RATE=-1,AUTO_CLK_0_RESET_DOMAIN=-1,AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1480949152,AUTO_UNIQUE_ID=(altera_nios2_gen2:15.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=141344,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=96000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=18,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=96000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=96000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=141344,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=96000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.1:)(clock:15.1:)(reset:15.1:))(altera_mem_if_ddr3_emif:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_SPEEDGRADE=8,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_15,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_12,ENUM_MEM_IF_TRC=TRC_17,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2598,INTG_MEM_IF_TRFC=37,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=333333333,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=166666666,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=333.333333,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=6666666,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2250,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=333.333333,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=6666666,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=166.666666,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6008 ps,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=6666666,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=333.333333,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=6666666,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=22.222222,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45060 ps,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=6666666,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=333.333333,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=6666666,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=66.666666,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15020 ps,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=6666666,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=375,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=417 ps,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=333.333333,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=6666666,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=2250,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_hard_phy_core:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_splitter:15.1:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=333.333333,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=6666666,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2250,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=333.333333,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=6666666,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=166.666666,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6008 ps,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=6666666,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=333.333333,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=6666666,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=22.222222,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45060 ps,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=6666666,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=333.333333,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=6666666,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=66.666666,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15020 ps,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=6666666,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=375,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=417 ps,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=333.333333,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=6666666,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=2250,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:100.99.98.97:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_mem_if_ddr3_hard_memory_controller:15.1:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_15,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_12,ENUM_MEM_IF_TRC=TRC_17,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2598,INTG_MEM_IF_TRFC=37,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:15.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3003 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=333.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(reset:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(clock_source:15.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_dma:15.1:actualDmaTransactionRegisterWidth=27,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;dma_ram.s2&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=8192,readSlaveAddressWidthMax=18,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;ddr3.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=134217728,writeSlaveAddressWidthMax=27,writeSlaveDataWidthMax=32)(altera_avalon_onchip_memory2:15.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=ft232h_avalon_sys_dma_ram,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=ft232h_avalon_sys_dma_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_data_width=32,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(ft232_avalon:1.0:CLEAR_IRQ=6,CONTROL=7,READ_DATA=0,RX_ALMOST_FULL_THRESHOLD=4,RX_FIFO_COUNTER=2,TX_ALMOST_EMPTY_THRESHOLD=5,TX_FIFO_COUNTER=3,WRITE_DATA=1)(altera_avalon_jtag_uart:15.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=96000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_pll:15.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=2,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CEFA2F23C8,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=4,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=16,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=8,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=96.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=8,8,256,256,false,true,false,false,2,2,1,0,ph_mux_clk,false,false,2,20,4000,384.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=24.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=8,m_cnt_lo_div=8,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=96.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=384.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=24.0 MHz)(altera_avalon_onchip_memory2:15.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=ft232h_avalon_sys_ram,blockType=AUTO,copyInitFile=false,dataWidth=8,derived_gui_ram_block_type=Automatic,derived_init_file_name=ft232h_avalon_sys_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_data_width=8,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=none,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)(clock_source:15.1:clockFrequency=24000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_sysid_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone V,id=-1792568025,timestamp=1480949152)(altera_avalon_dma:15.1:actualDmaTransactionRegisterWidth=27,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;ddr3.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=134217728,readSlaveAddressWidthMax=27,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;ft232.avalon&apos; start=&apos;0x0&apos; end=&apos;0x400&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=1024,writeSlaveAddressWidthMax=10,writeSlaveDataWidthMax=32)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00023040,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00023020,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00023000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00023048,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00022800,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00022800,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00010000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(interrupt:15.1:irqNumber=0)(interrupt:15.1:irqNumber=1)(interrupt:15.1:irqNumber=4)(interrupt:15.1:irqNumber=2)(interrupt:15.1:irqNumber=3)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)"
   instancePathKey="ft232h_avalon_sys"
   kind="ft232h_avalon_sys"
   version="1.0"
   name="ft232h_avalon_sys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1480949152" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_0_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_0_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_0_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/ft232h_avalon_sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_dma.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_dma_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_dma_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_jtag_uart.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_pll.qip"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_sysid.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_usb_dma.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_3.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file path="D:/project/ft232h-core/ft232h_avalon/ft232_avalon_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 0 starting:ft232h_avalon_sys "ft232h_avalon_sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>13</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>9</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.data_master and cpu_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu.instruction_master and cpu_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces usb_dma_control_port_slave_translator.avalon_anti_slave_0 and usb_dma.control_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_control_port_slave_translator.avalon_anti_slave_0 and dma.control_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu_debug_mem_slave_translator.avalon_anti_slave_0 and cpu.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_ram_s1_translator.avalon_anti_slave_0 and dma_ram.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ram_s1_translator.avalon_anti_slave_0 and ram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>35</b> modules, <b>139</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>44</b> modules, <b>166</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>46</b> modules, <b>174</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>47</b> modules, <b>177</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>64</b> modules, <b>213</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>66</b> modules, <b>219</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>66</b> modules, <b>221</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>68</b> modules, <b>287</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>14</b> modules, <b>51</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>8</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces usb_dma.read_master and usb_dma_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma.write_master and dma_write_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_avl_0_translator.avalon_anti_slave_0 and ddr3.avl_0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>14</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>17</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>22</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>26</b> modules, <b>83</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>31</b> modules, <b>116</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>15</b> modules, <b>57</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master dma.read_master and slave dma_ram.s2 because the master has address signal 18 bit wide, but the slave is 11 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma.read_master and slave dma_ram.s2 because the master has read_n signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma.read_master and slave dma_ram.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma.read_master and slave dma_ram.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma.read_master and dma_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_read_master_translator.avalon_universal_master_0 and dma_ram_s2_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_ram_s2_translator.avalon_anti_slave_0 and dma_ram.s2</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>60</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master usb_dma.write_master and slave ft232.avalon because the master has address signal 10 bit wide, but the slave is 8 bit wide.</message>
   <message level="Info">Interconnect is inserted between master usb_dma.write_master and slave ft232.avalon because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master usb_dma.write_master and slave ft232.avalon because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces usb_dma.write_master and usb_dma_write_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces usb_dma_write_master_translator.avalon_universal_master_0 and ft232_avalon_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ft232_avalon_translator.avalon_anti_slave_0 and ft232.avalon</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>63</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>17</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>18</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>21</b> modules, <b>81</b> connections]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/ft232h_avalon_sys_cpu</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_mem_if_ddr3_emif</b> "<b>submodules/ft232h_avalon_sys_ddr3</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/ft232h_avalon_sys_dma</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/ft232h_avalon_sys_dma_ram</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>ft232_avalon</b> "<b>submodules/ft232h_avalon</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/ft232h_avalon_sys_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_pll</b> "<b>submodules/ft232h_avalon_sys_pll</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/ft232h_avalon_sys_ram</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/ft232h_avalon_sys_sysid</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/ft232h_avalon_sys_usb_dma</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/ft232h_avalon_sys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys"><![CDATA["<b>ft232h_avalon_sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 17 starting:altera_nios2_gen2 "submodules/ft232h_avalon_sys_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/ft232h_avalon_sys_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_nios2_gen2_unit "submodules/ft232h_avalon_sys_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'ft232h_avalon_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//eperlcmd.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ft232h_avalon_sys_cpu_cpu --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0064_cpu_gen/ --quartus_bindir=D:/software/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0064_cpu_gen//ft232h_avalon_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:14 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:14 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:16 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:16 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:25 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:29 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'ft232h_avalon_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 17 starting:altera_mem_if_ddr3_emif "submodules/ft232h_avalon_sys_ddr3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>19</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/ft232h_avalon_sys_ddr3_pll0</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>submodules/ft232h_avalon_sys_ddr3_p0</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/ft232h_avalon_sys_ddr3_s0</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1</b>"]]></message>
   <message level="Info" culprit="ddr3"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>ddr3</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 97 starting:altera_mem_if_ddr3_pll "submodules/ft232h_avalon_sys_ddr3_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 96 starting:altera_mem_if_ddr3_hard_phy_core "submodules/ft232h_avalon_sys_ddr3_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating ft232h_avalon_sys_ddr3_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the ft232h_avalon_sys_ddr3_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 95 starting:altera_mem_if_ddr3_qseq "submodules/ft232h_avalon_sys_ddr3_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 94 starting:altera_jtag_avalon_master "submodules/ft232h_avalon_sys_ddr3_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>ddr3</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 12 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 11 starting:timing_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 9 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 8 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 7 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 6 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 5 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_reset_controller</b> "<b>reset</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 102 starting:altera_mem_if_ddr3_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 101 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 99 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 24 starting:altera_avalon_dma "submodules/ft232h_avalon_sys_dma"</message>
   <message level="Info" culprit="dma">softresetEnable = 1</message>
   <message level="Info" culprit="dma">Starting RTL generation for module 'ft232h_avalon_sys_dma'</message>
   <message level="Info" culprit="dma">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=ft232h_avalon_sys_dma --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0054_dma_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0054_dma_gen//ft232h_avalon_sys_dma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma"># 2016.12.05 22:46:04 (*)   ft232h_avalon_sys_dma: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="dma">Done RTL generation for module 'ft232h_avalon_sys_dma'</message>
   <message level="Info" culprit="dma"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_dma</b> "<b>dma</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 23 starting:altera_avalon_onchip_memory2 "submodules/ft232h_avalon_sys_dma_ram"</message>
   <message level="Info" culprit="dma_ram">Starting RTL generation for module 'ft232h_avalon_sys_dma_ram'</message>
   <message level="Info" culprit="dma_ram">  Generation command is [exec D:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64/perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ft232h_avalon_sys_dma_ram --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0055_dma_ram_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0055_dma_ram_gen//ft232h_avalon_sys_dma_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_ram">Done RTL generation for module 'ft232h_avalon_sys_dma_ram'</message>
   <message level="Info" culprit="dma_ram"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>dma_ram</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 22 starting:ft232_avalon "submodules/ft232h_avalon"</message>
   <message level="Info" culprit="ft232"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>ft232_avalon</b> "<b>ft232</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 21 starting:altera_avalon_jtag_uart "submodules/ft232h_avalon_sys_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'ft232h_avalon_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec D:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64/perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ft232h_avalon_sys_jtag_uart --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0057_jtag_uart_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0057_jtag_uart_gen//ft232h_avalon_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'ft232h_avalon_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 20 starting:altera_pll "submodules/ft232h_avalon_sys_pll"</message>
   <message level="Info" culprit="pll"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_pll</b> "<b>pll</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 19 starting:altera_avalon_onchip_memory2 "submodules/ft232h_avalon_sys_ram"</message>
   <message level="Info" culprit="ram">Starting RTL generation for module 'ft232h_avalon_sys_ram'</message>
   <message level="Info" culprit="ram">  Generation command is [exec D:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64/perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ft232h_avalon_sys_ram --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0059_ram_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0059_ram_gen//ft232h_avalon_sys_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ram">Done RTL generation for module 'ft232h_avalon_sys_ram'</message>
   <message level="Info" culprit="ram"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>ram</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_reset_controller</b> "<b>reset</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 17 starting:altera_avalon_sysid_qsys "submodules/ft232h_avalon_sys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 16 starting:altera_avalon_dma "submodules/ft232h_avalon_sys_usb_dma"</message>
   <message level="Info" culprit="usb_dma">softresetEnable = 1</message>
   <message level="Info" culprit="usb_dma">Starting RTL generation for module 'ft232h_avalon_sys_usb_dma'</message>
   <message level="Info" culprit="usb_dma">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=ft232h_avalon_sys_usb_dma --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0062_usb_dma_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0062_usb_dma_gen//ft232h_avalon_sys_usb_dma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="usb_dma"># 2016.12.05 22:46:06 (*)   ft232h_avalon_sys_usb_dma: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="usb_dma">Done RTL generation for module 'ft232h_avalon_sys_usb_dma'</message>
   <message level="Info" culprit="usb_dma"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_dma</b> "<b>usb_dma</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 15 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.040s/0.070s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.013s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.009s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>66</b> modules, <b>220</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 91 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 89 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 75 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 74 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 73 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 69 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 67 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 66 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 64 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 63 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 62 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 61 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 57 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 54 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 50 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 47 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 46 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="ram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>ram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 43 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 1 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 38 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 0 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 78 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>27</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 91 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 89 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 30 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 28 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 27 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 25 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 24 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 23 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 21 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 43 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 1 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 99 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 101 starting:altera_irq_mapper "submodules/ft232h_avalon_sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:15.1:AUTO_CLK_CLOCK_DOMAIN=7,AUTO_CLK_RESET_DOMAIN=7,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=141344,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=96000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=18,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=96000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=96000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=141344,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=96000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:cpu"
   kind="altera_nios2_gen2"
   version="15.1"
   name="ft232h_avalon_sys_cpu">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="65568" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="ram.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="96000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="ram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="141344" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="65536" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="7" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="7" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys" as="cpu" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 17 starting:altera_nios2_gen2 "submodules/ft232h_avalon_sys_cpu"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="cpu"><![CDATA["<b>cpu</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/ft232h_avalon_sys_cpu_cpu</b>"]]></message>
   <message level="Info" culprit="cpu"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_nios2_gen2</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_nios2_gen2_unit "submodules/ft232h_avalon_sys_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'ft232h_avalon_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//eperlcmd.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ft232h_avalon_sys_cpu_cpu --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0064_cpu_gen/ --quartus_bindir=D:/software/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0064_cpu_gen//ft232h_avalon_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:14 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:14 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:16 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:16 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:25 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:29 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'ft232h_avalon_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_emif:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_SPEEDGRADE=8,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_15,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_12,ENUM_MEM_IF_TRC=TRC_17,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2598,INTG_MEM_IF_TRFC=37,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=333333333,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=166666666,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=333.333333,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=6666666,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2250,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=333.333333,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=6666666,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=166.666666,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6008 ps,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=6666666,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=333.333333,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=6666666,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=22.222222,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45060 ps,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=6666666,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=333.333333,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=6666666,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=66.666666,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15020 ps,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=6666666,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=375,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=417 ps,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=333.333333,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=6666666,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=2250,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_hard_phy_core:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_splitter:15.1:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=333.333333,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=6666666,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2250,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=333.333333,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=6666666,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=166.666666,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6008 ps,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=6666666,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=333.333333,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=6666666,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=22.222222,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45060 ps,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=6666666,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=333.333333,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=6666666,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=66.666666,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15020 ps,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=6666666,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=375,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=417 ps,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=333.333333,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=6666666,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=2250,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:100.99.98.97:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:))(altera_mem_if_ddr3_hard_memory_controller:15.1:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_15,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_12,ENUM_MEM_IF_TRC=TRC_17,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2598,INTG_MEM_IF_TRFC=37,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:15.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.1:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3003 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=333.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(reset:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(reset:15.1:)(clock:15.1:)(reset:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.1:)(conduit:15.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="ft232h_avalon_sys:.:ddr3"
   kind="altera_mem_if_ddr3_emif"
   version="15.1"
   name="ft232h_avalon_sys_ddr3">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_3" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="2" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="37" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="375" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="2" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6666666" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_13" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.222222" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="17" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6666666" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="MEM_CLK_NS" value="3.003" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="6666666" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_6" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6666666" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_15" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6666666" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="375" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="AVL_NUM_SYMBOLS" value="4" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="Port 0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6008 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6666666" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="2" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2598" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="333.333333" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.666666" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6666666" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="333.333333" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6666666" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="12" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.222222" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_5" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6666666" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6666666" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="417 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="16" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6666666" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="8" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_16" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.222222 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="417 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="166.666666 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_512" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="375 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="333.333333" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="2598" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="166500" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.666666 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15020 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="375" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45060 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6666666" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6666666" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="37" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="417" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_4" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="333.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="333.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_12" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_5" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="4" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6666666" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45060 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="166.666666" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="333.333333" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_16" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1600_8_8_8" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_5" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_17" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.666666" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2250" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6008 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="333.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="166.666666" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_2" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_32_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="3003.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="333.333333" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="PRIORITY_PORT_0" value="1" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="1" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15020 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys" as="ddr3" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 17 starting:altera_mem_if_ddr3_emif "submodules/ft232h_avalon_sys_ddr3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>19</b> modules, <b>42</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>19</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/ft232h_avalon_sys_ddr3_pll0</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>submodules/ft232h_avalon_sys_ddr3_p0</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/ft232h_avalon_sys_ddr3_s0</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Debug" culprit="ddr3"><![CDATA["<b>ddr3</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1</b>"]]></message>
   <message level="Info" culprit="ddr3"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>ddr3</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 97 starting:altera_mem_if_ddr3_pll "submodules/ft232h_avalon_sys_ddr3_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 96 starting:altera_mem_if_ddr3_hard_phy_core "submodules/ft232h_avalon_sys_ddr3_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating ft232h_avalon_sys_ddr3_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the ft232h_avalon_sys_ddr3_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 95 starting:altera_mem_if_ddr3_qseq "submodules/ft232h_avalon_sys_ddr3_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 94 starting:altera_jtag_avalon_master "submodules/ft232h_avalon_sys_ddr3_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>ddr3</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 12 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 11 starting:timing_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 9 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 8 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 7 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 6 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 5 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_reset_controller</b> "<b>reset</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 102 starting:altera_mem_if_ddr3_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 101 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 99 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:15.1:actualDmaTransactionRegisterWidth=27,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;dma_ram.s2&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=8192,readSlaveAddressWidthMax=18,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;ddr3.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=134217728,writeSlaveAddressWidthMax=27,writeSlaveDataWidthMax=32"
   instancePathKey="ft232h_avalon_sys:.:dma"
   kind="altera_avalon_dma"
   version="15.1"
   name="ft232h_avalon_sys_dma">
  <parameter name="fifoDepth" value="32" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;dma_ram.s2&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="allowWordTransactions" value="true" />
  <parameter name="burstEnable" value="false" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="allowHalfWordTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="maxBurstSize" value="128" />
  <parameter name="readSlaveDataWidthMax" value="32" />
  <parameter name="bigEndian" value="false" />
  <parameter name="writeSlaveDataWidthMax" value="32" />
  <parameter name="writeMaximumSlaveSpan" value="134217728" />
  <parameter name="useRegistersForFIFO" value="false" />
  <parameter name="minimumNumberOfByteTransfers" value="8191" />
  <parameter name="allowQuadWordTransactions" value="true" />
  <parameter name="writeSlaveAddressWidthMax" value="27" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="13" />
  <parameter name="actualDmaTransactionRegisterWidth" value="27" />
  <parameter name="readMaximumSlaveSpan" value="8192" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="readSlaveAddressWidthMax" value="18" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr3.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_dma.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="dma" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 24 starting:altera_avalon_dma "submodules/ft232h_avalon_sys_dma"</message>
   <message level="Info" culprit="dma">softresetEnable = 1</message>
   <message level="Info" culprit="dma">Starting RTL generation for module 'ft232h_avalon_sys_dma'</message>
   <message level="Info" culprit="dma">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=ft232h_avalon_sys_dma --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0054_dma_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0054_dma_gen//ft232h_avalon_sys_dma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma"># 2016.12.05 22:46:04 (*)   ft232h_avalon_sys_dma: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="dma">Done RTL generation for module 'ft232h_avalon_sys_dma'</message>
   <message level="Info" culprit="dma"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_dma</b> "<b>dma</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=ft232h_avalon_sys_dma_ram,blockType=AUTO,copyInitFile=false,dataWidth=32,derived_gui_ram_block_type=Automatic,derived_init_file_name=ft232h_avalon_sys_dma_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=11,derived_set_data_width=32,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=true,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=8192,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="ft232h_avalon_sys:.:dma_ram"
   kind="altera_avalon_onchip_memory2"
   version="15.1"
   name="ft232h_avalon_sys_dma_ram">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="ft232h_avalon_sys_dma_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="true" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="11" />
  <parameter name="derived_init_file_name" value="ft232h_avalon_sys_dma_ram.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="8192" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_dma_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_dma_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="dma_ram" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 23 starting:altera_avalon_onchip_memory2 "submodules/ft232h_avalon_sys_dma_ram"</message>
   <message level="Info" culprit="dma_ram">Starting RTL generation for module 'ft232h_avalon_sys_dma_ram'</message>
   <message level="Info" culprit="dma_ram">  Generation command is [exec D:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64/perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ft232h_avalon_sys_dma_ram --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0055_dma_ram_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0055_dma_ram_gen//ft232h_avalon_sys_dma_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_ram">Done RTL generation for module 'ft232h_avalon_sys_dma_ram'</message>
   <message level="Info" culprit="dma_ram"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>dma_ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="ft232_avalon:1.0:CLEAR_IRQ=6,CONTROL=7,READ_DATA=0,RX_ALMOST_FULL_THRESHOLD=4,RX_FIFO_COUNTER=2,TX_ALMOST_EMPTY_THRESHOLD=5,TX_FIFO_COUNTER=3,WRITE_DATA=1"
   instancePathKey="ft232h_avalon_sys:.:ft232"
   kind="ft232_avalon"
   version="1.0"
   name="ft232h_avalon">
  <parameter name="WRITE_DATA" value="1" />
  <parameter name="RX_ALMOST_FULL_THRESHOLD" value="4" />
  <parameter name="TX_ALMOST_EMPTY_THRESHOLD" value="5" />
  <parameter name="READ_DATA" value="0" />
  <parameter name="RX_FIFO_COUNTER" value="2" />
  <parameter name="CLEAR_IRQ" value="6" />
  <parameter name="TX_FIFO_COUNTER" value="3" />
  <parameter name="CONTROL" value="7" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file path="D:/project/ft232h-core/ft232h_avalon/ft232_avalon_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="ft232" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 22 starting:ft232_avalon "submodules/ft232h_avalon"</message>
   <message level="Info" culprit="ft232"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>ft232_avalon</b> "<b>ft232</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:15.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=96000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="ft232h_avalon_sys:.:jtag_uart"
   kind="altera_avalon_jtag_uart"
   version="15.1"
   name="ft232h_avalon_sys_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="96000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_jtag_uart.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="jtag_uart" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 21 starting:altera_avalon_jtag_uart "submodules/ft232h_avalon_sys_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart">Starting RTL generation for module 'ft232h_avalon_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart">  Generation command is [exec D:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64/perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=ft232h_avalon_sys_jtag_uart --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0057_jtag_uart_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0057_jtag_uart_gen//ft232h_avalon_sys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtag_uart">Done RTL generation for module 'ft232h_avalon_sys_jtag_uart'</message>
   <message level="Info" culprit="jtag_uart"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pll:15.1:c_cnt_bypass_en0=false,c_cnt_bypass_en1=true,c_cnt_bypass_en10=true,c_cnt_bypass_en11=true,c_cnt_bypass_en12=true,c_cnt_bypass_en13=true,c_cnt_bypass_en14=true,c_cnt_bypass_en15=true,c_cnt_bypass_en16=true,c_cnt_bypass_en17=true,c_cnt_bypass_en2=true,c_cnt_bypass_en3=true,c_cnt_bypass_en4=true,c_cnt_bypass_en5=true,c_cnt_bypass_en6=true,c_cnt_bypass_en7=true,c_cnt_bypass_en8=true,c_cnt_bypass_en9=true,c_cnt_hi_div0=2,c_cnt_hi_div1=1,c_cnt_hi_div10=1,c_cnt_hi_div11=1,c_cnt_hi_div12=1,c_cnt_hi_div13=1,c_cnt_hi_div14=1,c_cnt_hi_div15=1,c_cnt_hi_div16=1,c_cnt_hi_div17=1,c_cnt_hi_div2=1,c_cnt_hi_div3=1,c_cnt_hi_div4=1,c_cnt_hi_div5=1,c_cnt_hi_div6=1,c_cnt_hi_div7=1,c_cnt_hi_div8=1,c_cnt_hi_div9=1,c_cnt_in_src0=ph_mux_clk,c_cnt_in_src1=ph_mux_clk,c_cnt_in_src10=ph_mux_clk,c_cnt_in_src11=ph_mux_clk,c_cnt_in_src12=ph_mux_clk,c_cnt_in_src13=ph_mux_clk,c_cnt_in_src14=ph_mux_clk,c_cnt_in_src15=ph_mux_clk,c_cnt_in_src16=ph_mux_clk,c_cnt_in_src17=ph_mux_clk,c_cnt_in_src2=ph_mux_clk,c_cnt_in_src3=ph_mux_clk,c_cnt_in_src4=ph_mux_clk,c_cnt_in_src5=ph_mux_clk,c_cnt_in_src6=ph_mux_clk,c_cnt_in_src7=ph_mux_clk,c_cnt_in_src8=ph_mux_clk,c_cnt_in_src9=ph_mux_clk,c_cnt_lo_div0=2,c_cnt_lo_div1=1,c_cnt_lo_div10=1,c_cnt_lo_div11=1,c_cnt_lo_div12=1,c_cnt_lo_div13=1,c_cnt_lo_div14=1,c_cnt_lo_div15=1,c_cnt_lo_div16=1,c_cnt_lo_div17=1,c_cnt_lo_div2=1,c_cnt_lo_div3=1,c_cnt_lo_div4=1,c_cnt_lo_div5=1,c_cnt_lo_div6=1,c_cnt_lo_div7=1,c_cnt_lo_div8=1,c_cnt_lo_div9=1,c_cnt_odd_div_duty_en0=false,c_cnt_odd_div_duty_en1=false,c_cnt_odd_div_duty_en10=false,c_cnt_odd_div_duty_en11=false,c_cnt_odd_div_duty_en12=false,c_cnt_odd_div_duty_en13=false,c_cnt_odd_div_duty_en14=false,c_cnt_odd_div_duty_en15=false,c_cnt_odd_div_duty_en16=false,c_cnt_odd_div_duty_en17=false,c_cnt_odd_div_duty_en2=false,c_cnt_odd_div_duty_en3=false,c_cnt_odd_div_duty_en4=false,c_cnt_odd_div_duty_en5=false,c_cnt_odd_div_duty_en6=false,c_cnt_odd_div_duty_en7=false,c_cnt_odd_div_duty_en8=false,c_cnt_odd_div_duty_en9=false,c_cnt_ph_mux_prst0=0,c_cnt_ph_mux_prst1=0,c_cnt_ph_mux_prst10=0,c_cnt_ph_mux_prst11=0,c_cnt_ph_mux_prst12=0,c_cnt_ph_mux_prst13=0,c_cnt_ph_mux_prst14=0,c_cnt_ph_mux_prst15=0,c_cnt_ph_mux_prst16=0,c_cnt_ph_mux_prst17=0,c_cnt_ph_mux_prst2=0,c_cnt_ph_mux_prst3=0,c_cnt_ph_mux_prst4=0,c_cnt_ph_mux_prst5=0,c_cnt_ph_mux_prst6=0,c_cnt_ph_mux_prst7=0,c_cnt_ph_mux_prst8=0,c_cnt_ph_mux_prst9=0,c_cnt_prst0=1,c_cnt_prst1=1,c_cnt_prst10=1,c_cnt_prst11=1,c_cnt_prst12=1,c_cnt_prst13=1,c_cnt_prst14=1,c_cnt_prst15=1,c_cnt_prst16=1,c_cnt_prst17=1,c_cnt_prst2=1,c_cnt_prst3=1,c_cnt_prst4=1,c_cnt_prst5=1,c_cnt_prst6=1,c_cnt_prst7=1,c_cnt_prst8=1,c_cnt_prst9=1,debug_print_output=false,debug_use_rbc_taf_method=false,device=5CEFA2F23C8,device_family=Cyclone V,duty_cycle0=50,duty_cycle1=50,duty_cycle10=50,duty_cycle11=50,duty_cycle12=50,duty_cycle13=50,duty_cycle14=50,duty_cycle15=50,duty_cycle16=50,duty_cycle17=50,duty_cycle2=50,duty_cycle3=50,duty_cycle4=50,duty_cycle5=50,duty_cycle6=50,duty_cycle7=50,duty_cycle8=50,duty_cycle9=50,fractional_vco_multiplier=false,gui_active_clk=false,gui_actual_divide_factor0=4,gui_actual_divide_factor1=1,gui_actual_divide_factor10=1,gui_actual_divide_factor11=1,gui_actual_divide_factor12=1,gui_actual_divide_factor13=1,gui_actual_divide_factor14=1,gui_actual_divide_factor15=1,gui_actual_divide_factor16=1,gui_actual_divide_factor17=1,gui_actual_divide_factor2=1,gui_actual_divide_factor3=1,gui_actual_divide_factor4=1,gui_actual_divide_factor5=1,gui_actual_divide_factor6=1,gui_actual_divide_factor7=1,gui_actual_divide_factor8=1,gui_actual_divide_factor9=1,gui_actual_frac_multiply_factor0=1,gui_actual_frac_multiply_factor1=1,gui_actual_frac_multiply_factor10=1,gui_actual_frac_multiply_factor11=1,gui_actual_frac_multiply_factor12=1,gui_actual_frac_multiply_factor13=1,gui_actual_frac_multiply_factor14=1,gui_actual_frac_multiply_factor15=1,gui_actual_frac_multiply_factor16=1,gui_actual_frac_multiply_factor17=1,gui_actual_frac_multiply_factor2=1,gui_actual_frac_multiply_factor3=1,gui_actual_frac_multiply_factor4=1,gui_actual_frac_multiply_factor5=1,gui_actual_frac_multiply_factor6=1,gui_actual_frac_multiply_factor7=1,gui_actual_frac_multiply_factor8=1,gui_actual_frac_multiply_factor9=1,gui_actual_multiply_factor0=16,gui_actual_multiply_factor1=1,gui_actual_multiply_factor10=1,gui_actual_multiply_factor11=1,gui_actual_multiply_factor12=1,gui_actual_multiply_factor13=1,gui_actual_multiply_factor14=1,gui_actual_multiply_factor15=1,gui_actual_multiply_factor16=1,gui_actual_multiply_factor17=1,gui_actual_multiply_factor2=1,gui_actual_multiply_factor3=1,gui_actual_multiply_factor4=1,gui_actual_multiply_factor5=1,gui_actual_multiply_factor6=1,gui_actual_multiply_factor7=1,gui_actual_multiply_factor8=1,gui_actual_multiply_factor9=1,gui_actual_output_clock_frequency0=0 MHz,gui_actual_output_clock_frequency1=0 MHz,gui_actual_output_clock_frequency10=0 MHz,gui_actual_output_clock_frequency11=0 MHz,gui_actual_output_clock_frequency12=0 MHz,gui_actual_output_clock_frequency13=0 MHz,gui_actual_output_clock_frequency14=0 MHz,gui_actual_output_clock_frequency15=0 MHz,gui_actual_output_clock_frequency16=0 MHz,gui_actual_output_clock_frequency17=0 MHz,gui_actual_output_clock_frequency2=0 MHz,gui_actual_output_clock_frequency3=0 MHz,gui_actual_output_clock_frequency4=0 MHz,gui_actual_output_clock_frequency5=0 MHz,gui_actual_output_clock_frequency6=0 MHz,gui_actual_output_clock_frequency7=0 MHz,gui_actual_output_clock_frequency8=0 MHz,gui_actual_output_clock_frequency9=0 MHz,gui_actual_phase_shift0=0,gui_actual_phase_shift1=0,gui_actual_phase_shift10=0,gui_actual_phase_shift11=0,gui_actual_phase_shift12=0,gui_actual_phase_shift13=0,gui_actual_phase_shift14=0,gui_actual_phase_shift15=0,gui_actual_phase_shift16=0,gui_actual_phase_shift17=0,gui_actual_phase_shift2=0,gui_actual_phase_shift3=0,gui_actual_phase_shift4=0,gui_actual_phase_shift5=0,gui_actual_phase_shift6=0,gui_actual_phase_shift7=0,gui_actual_phase_shift8=0,gui_actual_phase_shift9=0,gui_cascade_counter0=false,gui_cascade_counter1=false,gui_cascade_counter10=false,gui_cascade_counter11=false,gui_cascade_counter12=false,gui_cascade_counter13=false,gui_cascade_counter14=false,gui_cascade_counter15=false,gui_cascade_counter16=false,gui_cascade_counter17=false,gui_cascade_counter2=false,gui_cascade_counter3=false,gui_cascade_counter4=false,gui_cascade_counter5=false,gui_cascade_counter6=false,gui_cascade_counter7=false,gui_cascade_counter8=false,gui_cascade_counter9=false,gui_cascade_outclk_index=0,gui_channel_spacing=0.0,gui_clk_bad=false,gui_device_speed_grade=8,gui_divide_factor_c0=1,gui_divide_factor_c1=1,gui_divide_factor_c10=1,gui_divide_factor_c11=1,gui_divide_factor_c12=1,gui_divide_factor_c13=1,gui_divide_factor_c14=1,gui_divide_factor_c15=1,gui_divide_factor_c16=1,gui_divide_factor_c17=1,gui_divide_factor_c2=1,gui_divide_factor_c3=1,gui_divide_factor_c4=1,gui_divide_factor_c5=1,gui_divide_factor_c6=1,gui_divide_factor_c7=1,gui_divide_factor_c8=1,gui_divide_factor_c9=1,gui_divide_factor_n=1,gui_dps_cntr=C0,gui_dps_dir=Positive,gui_dps_num=1,gui_dsm_out_sel=1st_order,gui_duty_cycle0=50,gui_duty_cycle1=50,gui_duty_cycle10=50,gui_duty_cycle11=50,gui_duty_cycle12=50,gui_duty_cycle13=50,gui_duty_cycle14=50,gui_duty_cycle15=50,gui_duty_cycle16=50,gui_duty_cycle17=50,gui_duty_cycle2=50,gui_duty_cycle3=50,gui_duty_cycle4=50,gui_duty_cycle5=50,gui_duty_cycle6=50,gui_duty_cycle7=50,gui_duty_cycle8=50,gui_duty_cycle9=50,gui_en_adv_params=false,gui_en_dps_ports=false,gui_en_phout_ports=false,gui_en_reconf=false,gui_enable_cascade_in=false,gui_enable_cascade_out=false,gui_enable_mif_dps=false,gui_feedback_clock=Global Clock,gui_frac_multiply_factor=1,gui_fractional_cout=32,gui_mif_generate=false,gui_multiply_factor=1,gui_number_of_clocks=1,gui_operation_mode=direct,gui_output_clock_frequency0=96.0,gui_output_clock_frequency1=100.0,gui_output_clock_frequency10=100.0,gui_output_clock_frequency11=100.0,gui_output_clock_frequency12=100.0,gui_output_clock_frequency13=100.0,gui_output_clock_frequency14=100.0,gui_output_clock_frequency15=100.0,gui_output_clock_frequency16=100.0,gui_output_clock_frequency17=100.0,gui_output_clock_frequency2=100.0,gui_output_clock_frequency3=100.0,gui_output_clock_frequency4=100.0,gui_output_clock_frequency5=100.0,gui_output_clock_frequency6=100.0,gui_output_clock_frequency7=100.0,gui_output_clock_frequency8=100.0,gui_output_clock_frequency9=100.0,gui_parameter_list=M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset,gui_parameter_values=8,8,256,256,false,true,false,false,2,2,1,0,ph_mux_clk,false,false,2,20,4000,384.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false,gui_phase_shift0=0,gui_phase_shift1=0,gui_phase_shift10=0,gui_phase_shift11=0,gui_phase_shift12=0,gui_phase_shift13=0,gui_phase_shift14=0,gui_phase_shift15=0,gui_phase_shift16=0,gui_phase_shift17=0,gui_phase_shift2=0,gui_phase_shift3=0,gui_phase_shift4=0,gui_phase_shift5=0,gui_phase_shift6=0,gui_phase_shift7=0,gui_phase_shift8=0,gui_phase_shift9=0,gui_phase_shift_deg0=0.0,gui_phase_shift_deg1=0.0,gui_phase_shift_deg10=0.0,gui_phase_shift_deg11=0.0,gui_phase_shift_deg12=0.0,gui_phase_shift_deg13=0.0,gui_phase_shift_deg14=0.0,gui_phase_shift_deg15=0.0,gui_phase_shift_deg16=0.0,gui_phase_shift_deg17=0.0,gui_phase_shift_deg2=0.0,gui_phase_shift_deg3=0.0,gui_phase_shift_deg4=0.0,gui_phase_shift_deg5=0.0,gui_phase_shift_deg6=0.0,gui_phase_shift_deg7=0.0,gui_phase_shift_deg8=0.0,gui_phase_shift_deg9=0.0,gui_phout_division=1,gui_pll_auto_reset=Off,gui_pll_bandwidth_preset=Auto,gui_pll_cascading_mode=Create an adjpllin signal to connect with an upstream PLL,gui_pll_mode=Integer-N PLL,gui_ps_units0=ps,gui_ps_units1=ps,gui_ps_units10=ps,gui_ps_units11=ps,gui_ps_units12=ps,gui_ps_units13=ps,gui_ps_units14=ps,gui_ps_units15=ps,gui_ps_units16=ps,gui_ps_units17=ps,gui_ps_units2=ps,gui_ps_units3=ps,gui_ps_units4=ps,gui_ps_units5=ps,gui_ps_units6=ps,gui_ps_units7=ps,gui_ps_units8=ps,gui_ps_units9=ps,gui_refclk1_frequency=100.0,gui_refclk_switch=false,gui_reference_clock_frequency=24.0,gui_switchover_delay=0,gui_switchover_mode=Automatic Switchover,gui_use_locked=false,m_cnt_bypass_en=false,m_cnt_hi_div=8,m_cnt_lo_div=8,m_cnt_odd_div_duty_en=false,mimic_fbclk_type=none,n_cnt_bypass_en=true,n_cnt_hi_div=256,n_cnt_lo_div=256,n_cnt_odd_div_duty_en=false,number_of_cascade_counters=0,number_of_clocks=1,operation_mode=direct,output_clock_frequency0=96.000000 MHz,output_clock_frequency1=0 MHz,output_clock_frequency10=0 MHz,output_clock_frequency11=0 MHz,output_clock_frequency12=0 MHz,output_clock_frequency13=0 MHz,output_clock_frequency14=0 MHz,output_clock_frequency15=0 MHz,output_clock_frequency16=0 MHz,output_clock_frequency17=0 MHz,output_clock_frequency2=0 MHz,output_clock_frequency3=0 MHz,output_clock_frequency4=0 MHz,output_clock_frequency5=0 MHz,output_clock_frequency6=0 MHz,output_clock_frequency7=0 MHz,output_clock_frequency8=0 MHz,output_clock_frequency9=0 MHz,phase_shift0=0 ps,phase_shift1=0 ps,phase_shift10=0 ps,phase_shift11=0 ps,phase_shift12=0 ps,phase_shift13=0 ps,phase_shift14=0 ps,phase_shift15=0 ps,phase_shift16=0 ps,phase_shift17=0 ps,phase_shift2=0 ps,phase_shift3=0 ps,phase_shift4=0 ps,phase_shift5=0 ps,phase_shift6=0 ps,phase_shift7=0 ps,phase_shift8=0 ps,phase_shift9=0 ps,pll_auto_clk_sw_en=false,pll_bwctrl=4000,pll_clk_loss_sw_en=false,pll_clk_sw_dly=0,pll_clkin_0_src=clk_0,pll_clkin_1_src=clk_0,pll_cp_current=20,pll_dsm_out_sel=1st_order,pll_fbclk_mux_1=glb,pll_fbclk_mux_2=m_cnt,pll_fractional_cout=32,pll_fractional_division=1,pll_m_cnt_in_src=ph_mux_clk,pll_manu_clk_sw_en=false,pll_output_clk_frequency=384.0 MHz,pll_slf_rst=false,pll_subtype=General,pll_type=General,pll_vco_div=2,pll_vcoph_div=1,refclk1_frequency=100.0 MHz,reference_clock_frequency=24.0 MHz"
   instancePathKey="ft232h_avalon_sys:.:pll"
   kind="altera_pll"
   version="15.1"
   name="ft232h_avalon_sys_pll">
  <parameter name="c_cnt_bypass_en17" value="true" />
  <parameter name="c_cnt_bypass_en14" value="true" />
  <parameter name="c_cnt_bypass_en13" value="true" />
  <parameter name="c_cnt_bypass_en16" value="true" />
  <parameter name="c_cnt_bypass_en15" value="true" />
  <parameter name="c_cnt_bypass_en10" value="true" />
  <parameter name="c_cnt_bypass_en12" value="true" />
  <parameter
     name="gui_pll_cascading_mode"
     value="Create an adjpllin signal to connect with an upstream PLL" />
  <parameter name="c_cnt_bypass_en11" value="true" />
  <parameter name="pll_fbclk_mux_2" value="m_cnt" />
  <parameter name="pll_fbclk_mux_1" value="glb" />
  <parameter name="gui_ps_units10" value="ps" />
  <parameter name="gui_ps_units11" value="ps" />
  <parameter name="gui_ps_units16" value="ps" />
  <parameter name="gui_ps_units17" value="ps" />
  <parameter name="gui_ps_units12" value="ps" />
  <parameter name="gui_ps_units13" value="ps" />
  <parameter name="gui_ps_units14" value="ps" />
  <parameter name="gui_ps_units15" value="ps" />
  <parameter name="c_cnt_prst6" value="1" />
  <parameter name="c_cnt_prst5" value="1" />
  <parameter name="c_cnt_prst8" value="1" />
  <parameter name="c_cnt_prst7" value="1" />
  <parameter name="c_cnt_prst9" value="1" />
  <parameter name="c_cnt_in_src9" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src8" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src5" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle9" value="50" />
  <parameter name="c_cnt_in_src4" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src7" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src6" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle6" value="50" />
  <parameter name="c_cnt_in_src1" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle5" value="50" />
  <parameter name="c_cnt_in_src0" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle8" value="50" />
  <parameter name="c_cnt_in_src3" value="ph_mux_clk" />
  <parameter name="gui_duty_cycle7" value="50" />
  <parameter name="c_cnt_in_src2" value="ph_mux_clk" />
  <parameter name="gui_en_adv_params" value="false" />
  <parameter name="gui_duty_cycle2" value="50" />
  <parameter name="gui_duty_cycle1" value="50" />
  <parameter name="gui_duty_cycle4" value="50" />
  <parameter name="gui_duty_cycle3" value="50" />
  <parameter name="gui_duty_cycle0" value="50" />
  <parameter name="duty_cycle12" value="50" />
  <parameter name="gui_dps_cntr" value="C0" />
  <parameter name="duty_cycle13" value="50" />
  <parameter name="duty_cycle10" value="50" />
  <parameter name="duty_cycle11" value="50" />
  <parameter name="duty_cycle16" value="50" />
  <parameter name="duty_cycle17" value="50" />
  <parameter name="duty_cycle14" value="50" />
  <parameter name="duty_cycle15" value="50" />
  <parameter name="pll_vcoph_div" value="1" />
  <parameter name="gui_device_speed_grade" value="8" />
  <parameter name="gui_dps_num" value="1" />
  <parameter name="gui_feedback_clock" value="Global Clock" />
  <parameter name="gui_phase_shift15" value="0" />
  <parameter name="gui_phase_shift16" value="0" />
  <parameter name="gui_phase_shift13" value="0" />
  <parameter name="gui_phase_shift14" value="0" />
  <parameter name="gui_phase_shift11" value="0" />
  <parameter name="gui_phase_shift12" value="0" />
  <parameter name="pll_fractional_cout" value="32" />
  <parameter name="gui_phase_shift10" value="0" />
  <parameter name="gui_actual_output_clock_frequency17" value="0 MHz" />
  <parameter name="pll_manu_clk_sw_en" value="false" />
  <parameter name="gui_actual_output_clock_frequency12" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency11" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency10" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency16" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency15" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency14" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency13" value="0 MHz" />
  <parameter name="gui_phase_shift17" value="0" />
  <parameter name="c_cnt_prst0" value="1" />
  <parameter name="c_cnt_prst2" value="1" />
  <parameter name="c_cnt_prst1" value="1" />
  <parameter name="gui_actual_divide_factor8" value="1" />
  <parameter name="c_cnt_prst4" value="1" />
  <parameter name="gui_actual_divide_factor9" value="1" />
  <parameter name="c_cnt_prst3" value="1" />
  <parameter name="gui_pll_auto_reset" value="Off" />
  <parameter name="gui_divide_factor_c4" value="1" />
  <parameter name="phase_shift12" value="0 ps" />
  <parameter name="gui_divide_factor_c3" value="1" />
  <parameter name="phase_shift11" value="0 ps" />
  <parameter name="gui_divide_factor_c2" value="1" />
  <parameter name="phase_shift10" value="0 ps" />
  <parameter name="n_cnt_lo_div" value="256" />
  <parameter name="gui_divide_factor_c1" value="1" />
  <parameter name="gui_divide_factor_c0" value="1" />
  <parameter name="gui_operation_mode" value="direct" />
  <parameter name="gui_frac_multiply_factor" value="1" />
  <parameter name="gui_actual_divide_factor6" value="1" />
  <parameter name="gui_actual_divide_factor7" value="1" />
  <parameter name="gui_actual_divide_factor4" value="1" />
  <parameter name="gui_actual_divide_factor5" value="1" />
  <parameter name="gui_actual_divide_factor2" value="1" />
  <parameter name="gui_actual_divide_factor3" value="1" />
  <parameter name="gui_actual_divide_factor0" value="4" />
  <parameter name="gui_mif_generate" value="false" />
  <parameter name="gui_actual_divide_factor1" value="1" />
  <parameter name="gui_actual_frac_multiply_factor8" value="1" />
  <parameter name="gui_actual_frac_multiply_factor9" value="1" />
  <parameter name="gui_actual_frac_multiply_factor6" value="1" />
  <parameter name="gui_actual_frac_multiply_factor7" value="1" />
  <parameter name="gui_divide_factor_c9" value="1" />
  <parameter name="phase_shift17" value="0 ps" />
  <parameter name="pll_clk_sw_dly" value="0" />
  <parameter name="gui_divide_factor_c8" value="1" />
  <parameter name="phase_shift16" value="0 ps" />
  <parameter name="gui_divide_factor_c7" value="1" />
  <parameter name="phase_shift15" value="0 ps" />
  <parameter name="gui_divide_factor_c6" value="1" />
  <parameter name="phase_shift14" value="0 ps" />
  <parameter name="gui_divide_factor_c5" value="1" />
  <parameter name="phase_shift13" value="0 ps" />
  <parameter name="gui_refclk1_frequency" value="100.0" />
  <parameter name="gui_enable_cascade_in" value="false" />
  <parameter name="gui_pll_mode" value="Integer-N PLL" />
  <parameter name="gui_actual_frac_multiply_factor4" value="1" />
  <parameter name="gui_actual_frac_multiply_factor5" value="1" />
  <parameter name="gui_actual_frac_multiply_factor2" value="1" />
  <parameter name="gui_actual_frac_multiply_factor3" value="1" />
  <parameter name="gui_actual_frac_multiply_factor0" value="1" />
  <parameter name="gui_actual_frac_multiply_factor1" value="1" />
  <parameter name="gui_ps_units7" value="ps" />
  <parameter name="gui_ps_units8" value="ps" />
  <parameter name="gui_ps_units9" value="ps" />
  <parameter name="pll_slf_rst" value="false" />
  <parameter name="duty_cycle9" value="50" />
  <parameter name="duty_cycle7" value="50" />
  <parameter name="gui_pll_bandwidth_preset" value="Auto" />
  <parameter name="duty_cycle8" value="50" />
  <parameter name="duty_cycle5" value="50" />
  <parameter name="duty_cycle6" value="50" />
  <parameter name="duty_cycle3" value="50" />
  <parameter name="duty_cycle4" value="50" />
  <parameter name="duty_cycle1" value="50" />
  <parameter name="duty_cycle2" value="50" />
  <parameter name="duty_cycle0" value="50" />
  <parameter name="m_cnt_lo_div" value="8" />
  <parameter name="gui_actual_phase_shift9" value="0" />
  <parameter name="gui_actual_phase_shift8" value="0" />
  <parameter name="gui_actual_phase_shift7" value="0" />
  <parameter name="gui_actual_phase_shift6" value="0" />
  <parameter name="gui_actual_phase_shift5" value="0" />
  <parameter name="gui_actual_phase_shift4" value="0" />
  <parameter name="gui_actual_phase_shift3" value="0" />
  <parameter name="gui_actual_phase_shift2" value="0" />
  <parameter name="gui_actual_phase_shift1" value="0" />
  <parameter name="pll_clk_loss_sw_en" value="false" />
  <parameter name="gui_phout_division" value="1" />
  <parameter name="gui_ps_units3" value="ps" />
  <parameter name="gui_ps_units4" value="ps" />
  <parameter name="gui_ps_units5" value="ps" />
  <parameter name="gui_ps_units6" value="ps" />
  <parameter name="gui_ps_units0" value="ps" />
  <parameter name="gui_ps_units1" value="ps" />
  <parameter name="gui_ps_units2" value="ps" />
  <parameter name="gui_actual_output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency4" value="0 MHz" />
  <parameter name="gui_use_locked" value="false" />
  <parameter name="gui_actual_output_clock_frequency3" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency2" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency9" value="0 MHz" />
  <parameter name="gui_en_reconf" value="false" />
  <parameter name="gui_actual_output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency6" value="0 MHz" />
  <parameter name="pll_type" value="General" />
  <parameter name="gui_actual_output_clock_frequency1" value="0 MHz" />
  <parameter name="gui_actual_output_clock_frequency0" value="0 MHz" />
  <parameter name="gui_actual_phase_shift0" value="0" />
  <parameter name="pll_output_clk_frequency" value="384.0 MHz" />
  <parameter name="gui_active_clk" value="false" />
  <parameter name="c_cnt_lo_div14" value="1" />
  <parameter name="c_cnt_lo_div15" value="1" />
  <parameter name="c_cnt_lo_div12" value="1" />
  <parameter name="c_cnt_lo_div13" value="1" />
  <parameter name="gui_phase_shift0" value="0" />
  <parameter name="c_cnt_lo_div16" value="1" />
  <parameter name="gui_phase_shift1" value="0" />
  <parameter name="c_cnt_lo_div17" value="1" />
  <parameter name="gui_phase_shift2" value="0" />
  <parameter name="gui_phase_shift3" value="0" />
  <parameter name="gui_phase_shift4" value="0" />
  <parameter name="gui_phase_shift5" value="0" />
  <parameter name="gui_phase_shift6" value="0" />
  <parameter name="c_cnt_lo_div10" value="1" />
  <parameter name="gui_phase_shift7" value="0" />
  <parameter name="c_cnt_lo_div11" value="1" />
  <parameter name="gui_phase_shift8" value="0" />
  <parameter name="gui_phase_shift9" value="0" />
  <parameter name="pll_fractional_division" value="1" />
  <parameter name="gui_cascade_counter15" value="false" />
  <parameter name="gui_cascade_counter14" value="false" />
  <parameter name="gui_cascade_counter17" value="false" />
  <parameter name="gui_cascade_counter16" value="false" />
  <parameter name="fractional_vco_multiplier" value="false" />
  <parameter name="gui_phase_shift_deg0" value="0.0" />
  <parameter name="gui_phase_shift_deg7" value="0.0" />
  <parameter name="gui_phase_shift_deg8" value="0.0" />
  <parameter name="gui_phase_shift_deg5" value="0.0" />
  <parameter name="gui_phase_shift_deg6" value="0.0" />
  <parameter name="gui_phase_shift_deg3" value="0.0" />
  <parameter name="gui_phase_shift_deg4" value="0.0" />
  <parameter name="gui_phase_shift_deg1" value="0.0" />
  <parameter name="gui_phase_shift_deg2" value="0.0" />
  <parameter name="gui_cascade_counter11" value="false" />
  <parameter name="gui_cascade_counter10" value="false" />
  <parameter name="gui_phase_shift_deg9" value="0.0" />
  <parameter name="gui_cascade_counter13" value="false" />
  <parameter name="gui_cascade_counter12" value="false" />
  <parameter name="m_cnt_bypass_en" value="false" />
  <parameter name="gui_number_of_clocks" value="1" />
  <parameter name="c_cnt_hi_div10" value="1" />
  <parameter name="c_cnt_hi_div11" value="1" />
  <parameter name="c_cnt_hi_div12" value="1" />
  <parameter name="c_cnt_hi_div13" value="1" />
  <parameter name="c_cnt_hi_div14" value="1" />
  <parameter name="c_cnt_hi_div15" value="1" />
  <parameter name="c_cnt_hi_div16" value="1" />
  <parameter name="gui_cascade_outclk_index" value="0" />
  <parameter name="c_cnt_hi_div17" value="1" />
  <parameter name="gui_clk_bad" value="false" />
  <parameter name="gui_output_clock_frequency0" value="96.0" />
  <parameter name="output_clock_frequency10" value="0 MHz" />
  <parameter name="output_clock_frequency11" value="0 MHz" />
  <parameter name="output_clock_frequency12" value="0 MHz" />
  <parameter name="pll_bwctrl" value="4000" />
  <parameter name="output_clock_frequency13" value="0 MHz" />
  <parameter name="mimic_fbclk_type" value="none" />
  <parameter name="pll_clkin_0_src" value="clk_0" />
  <parameter name="gui_multiply_factor" value="1" />
  <parameter name="output_clock_frequency14" value="0 MHz" />
  <parameter name="output_clock_frequency15" value="0 MHz" />
  <parameter name="output_clock_frequency16" value="0 MHz" />
  <parameter name="output_clock_frequency17" value="0 MHz" />
  <parameter name="n_cnt_bypass_en" value="true" />
  <parameter name="gui_divide_factor_c14" value="1" />
  <parameter name="gui_divide_factor_c15" value="1" />
  <parameter name="gui_divide_factor_c16" value="1" />
  <parameter name="m_cnt_odd_div_duty_en" value="false" />
  <parameter name="gui_divide_factor_c17" value="1" />
  <parameter name="gui_output_clock_frequency9" value="100.0" />
  <parameter name="gui_output_clock_frequency7" value="100.0" />
  <parameter name="gui_output_clock_frequency8" value="100.0" />
  <parameter name="gui_output_clock_frequency5" value="100.0" />
  <parameter name="gui_output_clock_frequency6" value="100.0" />
  <parameter name="gui_output_clock_frequency3" value="100.0" />
  <parameter name="gui_divide_factor_c10" value="1" />
  <parameter name="gui_output_clock_frequency4" value="100.0" />
  <parameter name="gui_divide_factor_c11" value="1" />
  <parameter name="gui_output_clock_frequency1" value="100.0" />
  <parameter name="gui_divide_factor_c12" value="1" />
  <parameter name="gui_output_clock_frequency2" value="100.0" />
  <parameter name="gui_divide_factor_c13" value="1" />
  <parameter name="gui_en_phout_ports" value="false" />
  <parameter name="gui_actual_divide_factor10" value="1" />
  <parameter name="gui_actual_divide_factor16" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="gui_actual_divide_factor15" value="1" />
  <parameter name="gui_actual_divide_factor17" value="1" />
  <parameter name="gui_actual_divide_factor12" value="1" />
  <parameter name="gui_actual_divide_factor11" value="1" />
  <parameter name="gui_actual_divide_factor14" value="1" />
  <parameter name="gui_actual_divide_factor13" value="1" />
  <parameter name="gui_refclk_switch" value="false" />
  <parameter name="gui_actual_multiply_factor9" value="1" />
  <parameter name="gui_actual_multiply_factor6" value="1" />
  <parameter name="gui_actual_multiply_factor5" value="1" />
  <parameter name="gui_actual_multiply_factor8" value="1" />
  <parameter name="gui_actual_multiply_factor7" value="1" />
  <parameter name="gui_actual_multiply_factor2" value="1" />
  <parameter name="gui_actual_multiply_factor1" value="1" />
  <parameter name="gui_actual_multiply_factor4" value="1" />
  <parameter name="gui_actual_multiply_factor3" value="1" />
  <parameter name="refclk1_frequency" value="100.0 MHz" />
  <parameter name="gui_actual_multiply_factor0" value="16" />
  <parameter name="reference_clock_frequency" value="24.0 MHz" />
  <parameter name="pll_m_cnt_in_src" value="ph_mux_clk" />
  <parameter name="gui_divide_factor_n" value="1" />
  <parameter name="gui_output_clock_frequency12" value="100.0" />
  <parameter name="gui_output_clock_frequency13" value="100.0" />
  <parameter name="gui_output_clock_frequency10" value="100.0" />
  <parameter name="gui_output_clock_frequency11" value="100.0" />
  <parameter name="gui_output_clock_frequency16" value="100.0" />
  <parameter name="gui_output_clock_frequency17" value="100.0" />
  <parameter name="gui_output_clock_frequency14" value="100.0" />
  <parameter name="gui_output_clock_frequency15" value="100.0" />
  <parameter name="c_cnt_hi_div0" value="2" />
  <parameter name="c_cnt_hi_div1" value="1" />
  <parameter name="c_cnt_hi_div2" value="1" />
  <parameter name="c_cnt_hi_div3" value="1" />
  <parameter name="c_cnt_hi_div4" value="1" />
  <parameter name="m_cnt_hi_div" value="8" />
  <parameter name="c_cnt_hi_div5" value="1" />
  <parameter name="c_cnt_hi_div6" value="1" />
  <parameter name="c_cnt_hi_div7" value="1" />
  <parameter name="n_cnt_odd_div_duty_en" value="false" />
  <parameter name="c_cnt_hi_div8" value="1" />
  <parameter name="c_cnt_hi_div9" value="1" />
  <parameter name="c_cnt_ph_mux_prst8" value="0" />
  <parameter name="c_cnt_ph_mux_prst7" value="0" />
  <parameter name="c_cnt_ph_mux_prst9" value="0" />
  <parameter name="c_cnt_ph_mux_prst0" value="0" />
  <parameter name="c_cnt_ph_mux_prst2" value="0" />
  <parameter name="c_cnt_ph_mux_prst1" value="0" />
  <parameter name="c_cnt_ph_mux_prst4" value="0" />
  <parameter name="c_cnt_ph_mux_prst3" value="0" />
  <parameter name="c_cnt_ph_mux_prst6" value="0" />
  <parameter name="c_cnt_ph_mux_prst5" value="0" />
  <parameter name="gui_en_dps_ports" value="false" />
  <parameter name="gui_switchover_mode" value="Automatic Switchover" />
  <parameter
     name="gui_parameter_values"
     value="8,8,256,256,false,true,false,false,2,2,1,0,ph_mux_clk,false,false,2,20,4000,384.0 MHz,1,none,glb,m_cnt,ph_mux_clk,false" />
  <parameter name="pll_auto_clk_sw_en" value="false" />
  <parameter name="pll_subtype" value="General" />
  <parameter name="gui_enable_cascade_out" value="false" />
  <parameter name="gui_actual_multiply_factor10" value="1" />
  <parameter name="gui_actual_multiply_factor11" value="1" />
  <parameter name="c_cnt_in_src17" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor12" value="1" />
  <parameter name="c_cnt_in_src16" value="ph_mux_clk" />
  <parameter name="gui_actual_multiply_factor13" value="1" />
  <parameter name="c_cnt_in_src15" value="ph_mux_clk" />
  <parameter name="gui_phase_shift_deg10" value="0.0" />
  <parameter name="gui_phase_shift_deg11" value="0.0" />
  <parameter name="gui_phase_shift_deg12" value="0.0" />
  <parameter name="gui_phase_shift_deg13" value="0.0" />
  <parameter name="gui_phase_shift_deg14" value="0.0" />
  <parameter name="gui_phase_shift_deg15" value="0.0" />
  <parameter name="gui_phase_shift_deg16" value="0.0" />
  <parameter name="gui_phase_shift_deg17" value="0.0" />
  <parameter name="c_cnt_odd_div_duty_en0" value="false" />
  <parameter name="c_cnt_odd_div_duty_en1" value="false" />
  <parameter name="c_cnt_in_src14" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src13" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src12" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src11" value="ph_mux_clk" />
  <parameter name="c_cnt_in_src10" value="ph_mux_clk" />
  <parameter name="pll_vco_div" value="2" />
  <parameter name="c_cnt_odd_div_duty_en2" value="false" />
  <parameter name="c_cnt_odd_div_duty_en3" value="false" />
  <parameter name="c_cnt_odd_div_duty_en4" value="false" />
  <parameter name="c_cnt_odd_div_duty_en5" value="false" />
  <parameter name="c_cnt_odd_div_duty_en6" value="false" />
  <parameter name="c_cnt_odd_div_duty_en7" value="false" />
  <parameter name="c_cnt_odd_div_duty_en8" value="false" />
  <parameter name="c_cnt_odd_div_duty_en9" value="false" />
  <parameter name="c_cnt_prst13" value="1" />
  <parameter name="c_cnt_prst12" value="1" />
  <parameter name="c_cnt_prst11" value="1" />
  <parameter name="c_cnt_prst10" value="1" />
  <parameter name="c_cnt_prst17" value="1" />
  <parameter name="c_cnt_prst16" value="1" />
  <parameter name="pll_dsm_out_sel" value="1st_order" />
  <parameter name="c_cnt_prst15" value="1" />
  <parameter name="c_cnt_prst14" value="1" />
  <parameter name="c_cnt_lo_div9" value="1" />
  <parameter name="c_cnt_lo_div7" value="1" />
  <parameter name="c_cnt_lo_div8" value="1" />
  <parameter name="number_of_cascade_counters" value="0" />
  <parameter name="c_cnt_lo_div5" value="1" />
  <parameter name="c_cnt_lo_div6" value="1" />
  <parameter name="c_cnt_lo_div3" value="1" />
  <parameter name="c_cnt_lo_div4" value="1" />
  <parameter name="c_cnt_lo_div1" value="1" />
  <parameter name="c_cnt_lo_div2" value="1" />
  <parameter name="c_cnt_lo_div0" value="2" />
  <parameter name="gui_actual_frac_multiply_factor12" value="1" />
  <parameter name="gui_actual_frac_multiply_factor11" value="1" />
  <parameter name="gui_actual_frac_multiply_factor10" value="1" />
  <parameter name="pll_cp_current" value="20" />
  <parameter name="gui_actual_frac_multiply_factor16" value="1" />
  <parameter name="gui_actual_frac_multiply_factor15" value="1" />
  <parameter name="gui_actual_frac_multiply_factor14" value="1" />
  <parameter name="gui_actual_frac_multiply_factor13" value="1" />
  <parameter name="gui_actual_frac_multiply_factor17" value="1" />
  <parameter name="gui_duty_cycle11" value="50" />
  <parameter name="gui_duty_cycle10" value="50" />
  <parameter name="gui_duty_cycle13" value="50" />
  <parameter name="gui_duty_cycle12" value="50" />
  <parameter name="gui_duty_cycle15" value="50" />
  <parameter name="gui_duty_cycle14" value="50" />
  <parameter name="gui_dps_dir" value="Positive" />
  <parameter name="gui_duty_cycle17" value="50" />
  <parameter name="gui_duty_cycle16" value="50" />
  <parameter name="gui_actual_phase_shift16" value="0" />
  <parameter name="gui_actual_phase_shift17" value="0" />
  <parameter name="gui_actual_phase_shift14" value="0" />
  <parameter name="gui_actual_phase_shift15" value="0" />
  <parameter name="gui_actual_phase_shift12" value="0" />
  <parameter name="gui_actual_phase_shift13" value="0" />
  <parameter name="gui_enable_mif_dps" value="false" />
  <parameter name="gui_actual_phase_shift10" value="0" />
  <parameter name="gui_actual_phase_shift11" value="0" />
  <parameter name="pll_clkin_1_src" value="clk_0" />
  <parameter name="phase_shift1" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst17" value="0" />
  <parameter name="phase_shift0" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst16" value="0" />
  <parameter name="phase_shift3" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst15" value="0" />
  <parameter name="phase_shift2" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst14" value="0" />
  <parameter name="phase_shift5" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst13" value="0" />
  <parameter name="phase_shift4" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst12" value="0" />
  <parameter name="phase_shift7" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst11" value="0" />
  <parameter name="phase_shift6" value="0 ps" />
  <parameter name="c_cnt_ph_mux_prst10" value="0" />
  <parameter name="phase_shift9" value="0 ps" />
  <parameter name="phase_shift8" value="0 ps" />
  <parameter name="gui_channel_spacing" value="0.0" />
  <parameter name="number_of_clocks" value="1" />
  <parameter name="n_cnt_hi_div" value="256" />
  <parameter name="gui_switchover_delay" value="0" />
  <parameter name="gui_cascade_counter8" value="false" />
  <parameter name="output_clock_frequency7" value="0 MHz" />
  <parameter name="gui_cascade_counter7" value="false" />
  <parameter name="output_clock_frequency8" value="0 MHz" />
  <parameter name="gui_cascade_counter6" value="false" />
  <parameter name="output_clock_frequency5" value="0 MHz" />
  <parameter name="gui_cascade_counter5" value="false" />
  <parameter name="output_clock_frequency6" value="0 MHz" />
  <parameter name="output_clock_frequency9" value="0 MHz" />
  <parameter
     name="gui_parameter_list"
     value="M-Counter Hi Divide,M-Counter Low Divide,N-Counter Hi Divide,N-Counter Low Divide,M-Counter Bypass Enable,N-Counter Bypass Enable,M-Counter Odd Divide Enable,N-Counter Odd Divide Enable,C-Counter-0 Hi Divide,C-Counter-0 Low Divide,C-Counter-0 Coarse Phase Shift,C-Counter-0 VCO Phase Tap,C-Counter-0 Input Source,C-Counter-0 Bypass Enable,C-Counter-0 Odd Divide Enable,VCO Post Divide Counter Enable,Charge Pump current (uA),Loop Filter Bandwidth Resistor (Ohms) ,PLL Output VCO Frequency,K-Fractional Division Value (DSM),Feedback Clock Type,Feedback Clock MUX 1,Feedback Clock MUX 2,M Counter Source MUX,PLL Auto Reset" />
  <parameter name="gui_cascade_counter9" value="false" />
  <parameter name="c_cnt_odd_div_duty_en17" value="false" />
  <parameter name="operation_mode" value="direct" />
  <parameter name="gui_cascade_counter0" value="false" />
  <parameter name="gui_actual_multiply_factor14" value="1" />
  <parameter name="c_cnt_odd_div_duty_en16" value="false" />
  <parameter name="gui_actual_multiply_factor15" value="1" />
  <parameter name="output_clock_frequency0" value="96.000000 MHz" />
  <parameter name="c_cnt_odd_div_duty_en15" value="false" />
  <parameter name="gui_actual_multiply_factor16" value="1" />
  <parameter name="c_cnt_odd_div_duty_en14" value="false" />
  <parameter name="gui_actual_multiply_factor17" value="1" />
  <parameter name="c_cnt_odd_div_duty_en13" value="false" />
  <parameter name="gui_cascade_counter4" value="false" />
  <parameter name="output_clock_frequency3" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en12" value="false" />
  <parameter name="gui_cascade_counter3" value="false" />
  <parameter name="output_clock_frequency4" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en11" value="false" />
  <parameter name="gui_cascade_counter2" value="false" />
  <parameter name="output_clock_frequency1" value="0 MHz" />
  <parameter name="c_cnt_odd_div_duty_en10" value="false" />
  <parameter name="gui_cascade_counter1" value="false" />
  <parameter name="output_clock_frequency2" value="0 MHz" />
  <parameter name="c_cnt_bypass_en6" value="true" />
  <parameter name="c_cnt_bypass_en7" value="true" />
  <parameter name="c_cnt_bypass_en8" value="true" />
  <parameter name="c_cnt_bypass_en9" value="true" />
  <parameter name="c_cnt_bypass_en0" value="false" />
  <parameter name="c_cnt_bypass_en1" value="true" />
  <parameter name="c_cnt_bypass_en2" value="true" />
  <parameter name="gui_reference_clock_frequency" value="24.0" />
  <parameter name="c_cnt_bypass_en3" value="true" />
  <parameter name="c_cnt_bypass_en4" value="true" />
  <parameter name="c_cnt_bypass_en5" value="true" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_pll.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_pll.qip"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/altera_pll/source/top/pll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="pll" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 20 starting:altera_pll "submodules/ft232h_avalon_sys_pll"</message>
   <message level="Info" culprit="pll"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_pll</b> "<b>pll</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:15.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=ft232h_avalon_sys_ram,blockType=AUTO,copyInitFile=false,dataWidth=8,derived_gui_ram_block_type=Automatic,derived_init_file_name=ft232h_avalon_sys_ram.hex,derived_is_hardcopy=false,derived_set_addr_width=16,derived_set_data_width=8,deviceFamily=Cyclone V,deviceFeatures=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dualPort=false,ecc_enabled=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=true,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="ft232h_avalon_sys:.:ram"
   kind="altera_avalon_onchip_memory2"
   version="15.1"
   name="ft232h_avalon_sys_ram">
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="autoInitializationFileName" value="ft232h_avalon_sys_ram" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="dataWidth" value="8" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="16" />
  <parameter name="derived_init_file_name" value="ft232h_avalon_sys_ram.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="8" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="65536" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ram.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="ram" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 19 starting:altera_avalon_onchip_memory2 "submodules/ft232h_avalon_sys_ram"</message>
   <message level="Info" culprit="ram">Starting RTL generation for module 'ft232h_avalon_sys_ram'</message>
   <message level="Info" culprit="ram">  Generation command is [exec D:/software/altera/15.1/quartus/bin64/perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64/perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=ft232h_avalon_sys_ram --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0059_ram_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0059_ram_gen//ft232h_avalon_sys_ram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="ram">Done RTL generation for module 'ft232h_avalon_sys_ram'</message>
   <message level="Info" culprit="ram"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>ram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=none,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="ft232h_avalon_sys:.:reset"
   kind="altera_reset_controller"
   version="15.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys"
     as="reset,rst_controller,rst_controller_001" />
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_reset_controller</b> "<b>reset</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:15.1:AUTO_DEVICE_FAMILY=Cyclone V,id=-1792568025,timestamp=1480949152"
   instancePathKey="ft232h_avalon_sys:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="15.1"
   name="ft232h_avalon_sys_sysid">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="id" value="-1792568025" />
  <parameter name="timestamp" value="1480949152" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_sysid.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="sysid" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 17 starting:altera_avalon_sysid_qsys "submodules/ft232h_avalon_sys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:15.1:actualDmaTransactionRegisterWidth=27,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=32,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;ddr3.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=134217728,readSlaveAddressWidthMax=27,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;ft232.avalon&apos; start=&apos;0x0&apos; end=&apos;0x400&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=1024,writeSlaveAddressWidthMax=10,writeSlaveDataWidthMax=32"
   instancePathKey="ft232h_avalon_sys:.:usb_dma"
   kind="altera_avalon_dma"
   version="15.1"
   name="ft232h_avalon_sys_usb_dma">
  <parameter name="fifoDepth" value="32" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;ddr3.avl_0&apos; start=&apos;0x0&apos; end=&apos;0x8000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="allowWordTransactions" value="true" />
  <parameter name="burstEnable" value="false" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="allowHalfWordTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="maxBurstSize" value="128" />
  <parameter name="readSlaveDataWidthMax" value="32" />
  <parameter name="bigEndian" value="false" />
  <parameter name="writeSlaveDataWidthMax" value="32" />
  <parameter name="writeMaximumSlaveSpan" value="1024" />
  <parameter name="useRegistersForFIFO" value="false" />
  <parameter name="minimumNumberOfByteTransfers" value="8191" />
  <parameter name="allowQuadWordTransactions" value="true" />
  <parameter name="writeSlaveAddressWidthMax" value="10" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="13" />
  <parameter name="actualDmaTransactionRegisterWidth" value="27" />
  <parameter name="readMaximumSlaveSpan" value="134217728" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="readSlaveAddressWidthMax" value="27" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;ft232.avalon&apos; start=&apos;0x0&apos; end=&apos;0x400&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_usb_dma.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="usb_dma" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 16 starting:altera_avalon_dma "submodules/ft232h_avalon_sys_usb_dma"</message>
   <message level="Info" culprit="usb_dma">softresetEnable = 1</message>
   <message level="Info" culprit="usb_dma">Starting RTL generation for module 'ft232h_avalon_sys_usb_dma'</message>
   <message level="Info" culprit="usb_dma">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//perl/bin/perl.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/software/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=ft232h_avalon_sys_usb_dma --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0062_usb_dma_gen/ --quartus_dir=D:/software/altera/15.1/quartus --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0062_usb_dma_gen//ft232h_avalon_sys_usb_dma_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="usb_dma"># 2016.12.05 22:46:06 (*)   ft232h_avalon_sys_usb_dma: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="usb_dma">Done RTL generation for module 'ft232h_avalon_sys_usb_dma'</message>
   <message level="Info" culprit="usb_dma"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_avalon_dma</b> "<b>usb_dma</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {usb_dma_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_DATA_W} {27};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_control_port_slave_translator} {AV_DATA_W} {27};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {dma_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s1_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ram_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ram_s1_translator} {AV_DATA_W} {8};set_instance_parameter_value {ram_s1_translator} {UAV_DATA_W} {8};set_instance_parameter_value {ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ram_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ram_s1_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {ram_s1_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {ram_s1_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ram_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ram_s1_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023040&quot;
   end=&quot;0x00000000000023048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;usb_dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023020&quot;
   end=&quot;0x00000000000023040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023000&quot;
   end=&quot;0x00000000000023020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023048&quot;
   end=&quot;0x00000000000023050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000022000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {usb_dma_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {usb_dma_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {usb_dma_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {usb_dma_control_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ID} {6};set_instance_parameter_value {usb_dma_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {usb_dma_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_control_port_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dma_control_port_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {dma_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_control_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_control_port_slave_agent} {ID} {1};set_instance_parameter_value {dma_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_control_slave_agent} {ID} {5};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {dma_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {dma_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {dma_ram_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {dma_ram_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ram_s1_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {dma_ram_s1_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {dma_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_ram_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dma_ram_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {dma_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_ram_s1_agent} {ID} {2};set_instance_parameter_value {dma_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ram_s1_agent} {ECC_ENABLE} {0};add_instance {dma_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {66};set_instance_parameter_value {ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {64};set_instance_parameter_value {ram_s1_agent} {PKT_RESPONSE_STATUS_H} {63};set_instance_parameter_value {ram_s1_agent} {PKT_RESPONSE_STATUS_L} {62};set_instance_parameter_value {ram_s1_agent} {PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_agent} {PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_LOCK} {31};set_instance_parameter_value {ram_s1_agent} {PKT_BEGIN_BURST} {46};set_instance_parameter_value {ram_s1_agent} {PKT_PROTECTION_H} {57};set_instance_parameter_value {ram_s1_agent} {PKT_PROTECTION_L} {55};set_instance_parameter_value {ram_s1_agent} {PKT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_agent} {PKT_BURSTWRAP_L} {36};set_instance_parameter_value {ram_s1_agent} {PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_agent} {PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_agent} {PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_POSTED} {28};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_WRITE} {29};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_READ} {30};set_instance_parameter_value {ram_s1_agent} {PKT_DATA_H} {7};set_instance_parameter_value {ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_agent} {PKT_SRC_ID_H} {50};set_instance_parameter_value {ram_s1_agent} {PKT_SRC_ID_L} {48};set_instance_parameter_value {ram_s1_agent} {PKT_DEST_ID_H} {53};set_instance_parameter_value {ram_s1_agent} {PKT_DEST_ID_L} {51};set_instance_parameter_value {ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ram_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_agent} {ST_DATA_W} {67};set_instance_parameter_value {ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ram_s1_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ram_s1_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ram_s1_agent} {ID} {4};set_instance_parameter_value {ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ram_s1_agent} {ECC_ENABLE} {0};add_instance {ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {68};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 2 0 1 6 3 5 };set_instance_parameter_value {router} {CHANNEL_ID} {1000000 0100000 0010000 0000100 0000010 0000001 0001000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x10000 0x20000 0x22800 0x23000 0x23020 0x23040 0x23048 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000 0x22000 0x23000 0x23020 0x23040 0x23048 0x23050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {53};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router} {PKT_TRANS_READ} {57};set_instance_parameter_value {router} {ST_DATA_W} {94};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x10000 0x22800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000 0x23000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {53};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_001} {ST_DATA_W} {94};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {53};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_002} {ST_DATA_W} {94};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {53};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_003} {ST_DATA_W} {94};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {53};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {53};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_005} {ST_DATA_W} {94};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {53};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_006} {ST_DATA_W} {94};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {53};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_007} {ST_DATA_W} {94};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {26};set_instance_parameter_value {router_008} {PKT_ADDR_L} {9};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {57};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {55};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {53};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {51};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {29};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {30};set_instance_parameter_value {router_008} {ST_DATA_W} {67};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BEGIN_BURST} {46};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {43};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {42};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {36};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_TRANS_WRITE} {29};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_TRANS_READ} {30};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ram_s1_burst_adapter} {ST_DATA_W} {67};set_instance_parameter_value {ram_s1_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {33};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {29};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {36};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {63};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {62};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {32};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {43};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {42};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {64};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {66};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {67};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {65};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {63};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {62};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {32};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {43};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {42};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {64};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {66};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {67};set_instance_parameter_value {ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {usb_dma_control_port_slave_agent.m0} {usb_dma_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {usb_dma_control_port_slave_agent.m0/usb_dma_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {usb_dma_control_port_slave_agent.m0/usb_dma_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {usb_dma_control_port_slave_agent.m0/usb_dma_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {usb_dma_control_port_slave_agent.rf_source} {usb_dma_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {usb_dma_control_port_slave_agent_rsp_fifo.out} {usb_dma_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {usb_dma_control_port_slave_agent.rdata_fifo_src} {usb_dma_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {usb_dma_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/usb_dma_control_port_slave_agent.cp} {qsys_mm.command};add_connection {dma_control_port_slave_agent.m0} {dma_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_control_port_slave_agent.m0/dma_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_port_slave_agent.m0/dma_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_port_slave_agent.m0/dma_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_control_port_slave_agent.rf_source} {dma_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_control_port_slave_agent_rsp_fifo.out} {dma_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_control_port_slave_agent.rdata_fifo_src} {dma_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {dma_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dma_control_port_slave_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {dma_ram_s1_agent.m0} {dma_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_ram_s1_agent.m0/dma_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_ram_s1_agent.m0/dma_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_ram_s1_agent.m0/dma_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_ram_s1_agent.rf_source} {dma_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_ram_s1_agent_rsp_fifo.out} {dma_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {dma_ram_s1_agent.rdata_fifo_src} {dma_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {dma_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/dma_ram_s1_agent.cp} {qsys_mm.command};add_connection {ram_s1_agent.m0} {ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ram_s1_agent.m0/ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ram_s1_agent.m0/ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ram_s1_agent.m0/ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ram_s1_agent.rf_source} {ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ram_s1_agent_rsp_fifo.out} {ram_s1_agent.rf_sink} {avalon_streaming};add_connection {ram_s1_agent.rdata_fifo_src} {ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {usb_dma_control_port_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {usb_dma_control_port_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_control_port_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dma_control_port_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {dma_ram_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {dma_ram_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {ram_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {ram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {ram_s1_burst_adapter.source0} {ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {ram_s1_burst_adapter.source0/ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {router_008.src} {ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ram_s1_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {ram_s1_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ram_s1_cmd_width_adapter.src} {ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ram_s1_cmd_width_adapter.src/ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {usb_dma_control_port_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_control_port_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_ram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {usb_dma_control_port_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {usb_dma_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_control_port_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_ram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s1_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_burst_adapter.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {dma_control_port_slave} {avalon} {master};set_interface_property {dma_control_port_slave} {EXPORT_OF} {dma_control_port_slave_translator.avalon_anti_slave_0};add_interface {dma_ram_s1} {avalon} {master};set_interface_property {dma_ram_s1} {EXPORT_OF} {dma_ram_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {ram_s1} {avalon} {master};set_interface_property {ram_s1} {EXPORT_OF} {ram_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {usb_dma_control_port_slave} {avalon} {master};set_interface_property {usb_dma_control_port_slave} {EXPORT_OF} {usb_dma_control_port_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.dma.control_port_slave} {1};set_module_assignment {interconnect_id.dma_ram.s1} {2};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {3};set_module_assignment {interconnect_id.ram.s1} {4};set_module_assignment {interconnect_id.sysid.control_slave} {5};set_module_assignment {interconnect_id.usb_dma.control_port_slave} {6};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=27,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=27,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=8,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=1,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=1,UAV_BYTEENABLE_W=1,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=8,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023040&quot;
   end=&quot;0x00000000000023048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;usb_dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023020&quot;
   end=&quot;0x00000000000023040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023000&quot;
   end=&quot;0x00000000000023020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023048&quot;
   end=&quot;0x00000000000023050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000022000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=71,PKT_ADDR_SIDEBAND_L=71,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=72,PKT_DATA_SIDEBAND_L=72,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=74,PKT_QOS_L=74,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_EXCLUSIVE=59,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=71,PKT_ADDR_SIDEBAND_L=71,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=72,PKT_DATA_SIDEBAND_L=72,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=74,PKT_QOS_L=74,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_EXCLUSIVE=59,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=1,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=7,MAX_BYTE_CNT=1,MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),PKT_ADDR_H=26,PKT_ADDR_L=9,PKT_BEGIN_BURST=46,PKT_BURSTWRAP_H=38,PKT_BURSTWRAP_L=36,PKT_BURST_SIZE_H=41,PKT_BURST_SIZE_L=39,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=35,PKT_BYTE_CNT_L=33,PKT_DATA_H=7,PKT_DATA_L=0,PKT_DEST_ID_H=53,PKT_DEST_ID_L=51,PKT_ORI_BURST_SIZE_H=66,PKT_ORI_BURST_SIZE_L=64,PKT_PROTECTION_H=57,PKT_PROTECTION_L=55,PKT_RESPONSE_STATUS_H=63,PKT_RESPONSE_STATUS_L=62,PKT_SRC_ID_H=50,PKT_SRC_ID_L=48,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=27,PKT_TRANS_LOCK=31,PKT_TRANS_POSTED=28,PKT_TRANS_READ=30,PKT_TRANS_WRITE=29,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=67,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=68,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=1000000,0100000,0010000,0000100,0000010,0000001,0001000,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,0,1,6,3,5,END_ADDRESS=0x20000,0x22000,0x23000,0x23020,0x23040,0x23048,0x23050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=4:1000000:0x10000:0x20000:both:1:0:0:1,2:0100000:0x20000:0x22000:both:1:0:0:1,0:0010000:0x22800:0x23000:both:1:0:0:1,1:0000100:0x23000:0x23020:both:1:0:0:1,6:0000010:0x23020:0x23040:both:1:0:0:1,3:0000001:0x23040:0x23048:both:1:0:0:1,5:0001000:0x23048:0x23050:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10000,0x20000,0x22800,0x23000,0x23020,0x23040,0x23048,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read)(altera_merlin_router:15.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,0,END_ADDRESS=0x20000,0x23000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:10:0x10000:0x20000:both:1:0:0:1,0:01:0x22800:0x23000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10000,0x22800,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=26,PKT_ADDR_L=9,PKT_DEST_ID_H=53,PKT_DEST_ID_L=51,PKT_PROTECTION_H=57,PKT_PROTECTION_L=55,PKT_TRANS_READ=30,PKT_TRANS_WRITE=29,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=67,TYPE_OF_TRANSACTION=both,read)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=55,PKT_TRANS_WRITE=56,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7)(altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=55,PKT_TRANS_WRITE=56,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7)(altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=38,OUT_BYTE_CNT_H=33,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=26,PKT_ADDR_L=9,PKT_BEGIN_BURST=46,PKT_BURSTWRAP_H=38,PKT_BURSTWRAP_L=36,PKT_BURST_SIZE_H=41,PKT_BURST_SIZE_L=39,PKT_BURST_TYPE_H=43,PKT_BURST_TYPE_L=42,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=35,PKT_BYTE_CNT_L=33,PKT_TRANS_COMPRESSED_READ=27,PKT_TRANS_READ=30,PKT_TRANS_WRITE=29,ST_CHANNEL_W=7,ST_DATA_W=67)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=7)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=7)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),IN_PKT_ADDR_H=26,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=38,IN_PKT_BURSTWRAP_L=36,IN_PKT_BURST_SIZE_H=41,IN_PKT_BURST_SIZE_L=39,IN_PKT_BURST_TYPE_H=43,IN_PKT_BURST_TYPE_L=42,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=35,IN_PKT_BYTE_CNT_L=33,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=66,IN_PKT_ORI_BURST_SIZE_L=64,IN_PKT_RESPONSE_STATUS_H=63,IN_PKT_RESPONSE_STATUS_L=62,IN_PKT_TRANS_COMPRESSED_READ=27,IN_PKT_TRANS_EXCLUSIVE=32,IN_PKT_TRANS_WRITE=29,IN_ST_DATA_W=67,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=53,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=68,OUT_PKT_BURST_SIZE_L=66,OUT_PKT_BURST_TYPE_H=70,OUT_PKT_BURST_TYPE_L=69,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=62,OUT_PKT_BYTE_CNT_L=60,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=54,OUT_PKT_TRANS_EXCLUSIVE=59,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=7)(altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=53,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=65,IN_PKT_BURSTWRAP_L=63,IN_PKT_BURST_SIZE_H=68,IN_PKT_BURST_SIZE_L=66,IN_PKT_BURST_TYPE_H=70,IN_PKT_BURST_TYPE_L=69,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=62,IN_PKT_BYTE_CNT_L=60,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=93,IN_PKT_ORI_BURST_SIZE_L=91,IN_PKT_RESPONSE_STATUS_H=90,IN_PKT_RESPONSE_STATUS_L=89,IN_PKT_TRANS_COMPRESSED_READ=54,IN_PKT_TRANS_EXCLUSIVE=59,IN_PKT_TRANS_WRITE=56,IN_ST_DATA_W=94,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),OUT_PKT_ADDR_H=26,OUT_PKT_ADDR_L=9,OUT_PKT_BURST_SIZE_H=41,OUT_PKT_BURST_SIZE_L=39,OUT_PKT_BURST_TYPE_H=43,OUT_PKT_BURST_TYPE_L=42,OUT_PKT_BYTEEN_H=8,OUT_PKT_BYTEEN_L=8,OUT_PKT_BYTE_CNT_H=35,OUT_PKT_BYTE_CNT_L=33,OUT_PKT_DATA_H=7,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=66,OUT_PKT_ORI_BURST_SIZE_L=64,OUT_PKT_RESPONSE_STATUS_H=63,OUT_PKT_RESPONSE_STATUS_L=62,OUT_PKT_TRANS_COMPRESSED_READ=27,OUT_PKT_TRANS_EXCLUSIVE=32,OUT_ST_DATA_W=67,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=7)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=96000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=96000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {cpu_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {cpu_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_data_master_translator} {SYNC_RESET} {0};add_instance {cpu_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {cpu_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_instruction_master_translator} {SYNC_RESET} {0};add_instance {jtag_uart_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {usb_dma_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_DATA_W} {27};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usb_dma_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_control_port_slave_translator} {AV_DATA_W} {27};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {cpu_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {cpu_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ram_s1_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {dma_ram_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ram_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ram_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s1_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_ram_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {dma_ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ram_s1_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {ram_s1_translator} {AV_DATA_W} {8};set_instance_parameter_value {ram_s1_translator} {UAV_DATA_W} {8};set_instance_parameter_value {ram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ram_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {ram_s1_translator} {UAV_BYTEENABLE_W} {1};set_instance_parameter_value {ram_s1_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {ram_s1_translator} {UAV_BURSTCOUNT_W} {1};set_instance_parameter_value {ram_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {ram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ram_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {ram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {ram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ram_s1_translator} {USE_READ} {0};set_instance_parameter_value {ram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {ram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ram_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {ram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ram_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ram_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {ram_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {ram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ram_s1_translator} {AV_SYMBOLS_PER_WORD} {1};set_instance_parameter_value {ram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {cpu_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu_data_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu_data_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_H} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_QOS_L} {74};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_H} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_SIDEBAND_L} {72};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_H} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_SIDEBAND_L} {71};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu_data_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cpu_data_master_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu_data_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {cpu_data_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {cpu_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_data_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_data_master_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_data_master_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_data_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu_data_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {cpu_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023040&quot;
   end=&quot;0x00000000000023048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;usb_dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023020&quot;
   end=&quot;0x00000000000023040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023000&quot;
   end=&quot;0x00000000000023020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023048&quot;
   end=&quot;0x00000000000023050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000022000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_data_master_agent} {ID} {0};set_instance_parameter_value {cpu_data_master_agent} {BURSTWRAP_VALUE} {7};set_instance_parameter_value {cpu_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {cpu_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_H} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_QOS_L} {74};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {72};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {71};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_H} {70};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_TYPE_L} {69};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_H} {88};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_CACHE_L} {85};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_instruction_master_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_instruction_master_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu_instruction_master_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {cpu_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {cpu_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {cpu_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {cpu_instruction_master_agent} {ID} {1};set_instance_parameter_value {cpu_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {cpu_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {cpu_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ID} {3};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {usb_dma_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {usb_dma_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {usb_dma_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {usb_dma_control_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ID} {6};set_instance_parameter_value {usb_dma_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {usb_dma_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {usb_dma_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {dma_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_control_port_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dma_control_port_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {dma_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_control_port_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_control_port_slave_agent} {ID} {1};set_instance_parameter_value {dma_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {sysid_control_slave_agent} {ID} {5};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {cpu_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ST_DATA_W} {94};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {cpu_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {cpu_debug_mem_slave_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ID} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {cpu_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {cpu_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {dma_ram_s1_agent} {PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {dma_ram_s1_agent} {PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURST_SIZE_H} {68};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURST_SIZE_L} {66};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BEGIN_BURST} {73};set_instance_parameter_value {dma_ram_s1_agent} {PKT_PROTECTION_H} {84};set_instance_parameter_value {dma_ram_s1_agent} {PKT_PROTECTION_L} {82};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURSTWRAP_H} {65};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BURSTWRAP_L} {63};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ADDR_H} {53};set_instance_parameter_value {dma_ram_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {dma_ram_s1_agent} {PKT_TRANS_READ} {57};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_ram_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_ram_s1_agent} {PKT_SRC_ID_H} {77};set_instance_parameter_value {dma_ram_s1_agent} {PKT_SRC_ID_L} {75};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DEST_ID_H} {80};set_instance_parameter_value {dma_ram_s1_agent} {PKT_DEST_ID_L} {78};set_instance_parameter_value {dma_ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_ram_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {dma_ram_s1_agent} {ST_DATA_W} {94};set_instance_parameter_value {dma_ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_ram_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {dma_ram_s1_agent} {ID} {2};set_instance_parameter_value {dma_ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ram_s1_agent} {ECC_ENABLE} {0};add_instance {dma_ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {95};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ram_s1_agent} {PKT_ORI_BURST_SIZE_H} {66};set_instance_parameter_value {ram_s1_agent} {PKT_ORI_BURST_SIZE_L} {64};set_instance_parameter_value {ram_s1_agent} {PKT_RESPONSE_STATUS_H} {63};set_instance_parameter_value {ram_s1_agent} {PKT_RESPONSE_STATUS_L} {62};set_instance_parameter_value {ram_s1_agent} {PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_agent} {PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_LOCK} {31};set_instance_parameter_value {ram_s1_agent} {PKT_BEGIN_BURST} {46};set_instance_parameter_value {ram_s1_agent} {PKT_PROTECTION_H} {57};set_instance_parameter_value {ram_s1_agent} {PKT_PROTECTION_L} {55};set_instance_parameter_value {ram_s1_agent} {PKT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_agent} {PKT_BURSTWRAP_L} {36};set_instance_parameter_value {ram_s1_agent} {PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_agent} {PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_agent} {PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_agent} {PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_POSTED} {28};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_WRITE} {29};set_instance_parameter_value {ram_s1_agent} {PKT_TRANS_READ} {30};set_instance_parameter_value {ram_s1_agent} {PKT_DATA_H} {7};set_instance_parameter_value {ram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_agent} {PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_agent} {PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_agent} {PKT_SRC_ID_H} {50};set_instance_parameter_value {ram_s1_agent} {PKT_SRC_ID_L} {48};set_instance_parameter_value {ram_s1_agent} {PKT_DEST_ID_H} {53};set_instance_parameter_value {ram_s1_agent} {PKT_DEST_ID_L} {51};set_instance_parameter_value {ram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ram_s1_agent} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_agent} {ST_DATA_W} {67};set_instance_parameter_value {ram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ram_s1_agent} {AVS_BURSTCOUNT_W} {1};set_instance_parameter_value {ram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {ram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ram_s1_agent} {MAX_BYTE_CNT} {1};set_instance_parameter_value {ram_s1_agent} {MAX_BURSTWRAP} {7};set_instance_parameter_value {ram_s1_agent} {ID} {4};set_instance_parameter_value {ram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ram_s1_agent} {ECC_ENABLE} {0};add_instance {ram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {68};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {4 2 0 1 6 3 5 };set_instance_parameter_value {router} {CHANNEL_ID} {1000000 0100000 0010000 0000100 0000010 0000001 0001000 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both read };set_instance_parameter_value {router} {START_ADDRESS} {0x10000 0x20000 0x22800 0x23000 0x23020 0x23040 0x23048 };set_instance_parameter_value {router} {END_ADDRESS} {0x20000 0x22000 0x23000 0x23020 0x23040 0x23048 0x23050 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {53};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router} {PKT_TRANS_READ} {57};set_instance_parameter_value {router} {ST_DATA_W} {94};set_instance_parameter_value {router} {ST_CHANNEL_W} {7};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {6};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {4};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {4 0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10 01 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x10000 0x22800 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x20000 0x23000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {53};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_001} {ST_DATA_W} {94};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {4};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {53};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_002} {ST_DATA_W} {94};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {53};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_003} {ST_DATA_W} {94};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {53};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_004} {ST_DATA_W} {94};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {53};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_005} {ST_DATA_W} {94};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {53};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_006} {ST_DATA_W} {94};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {53};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {84};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {82};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {80};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {78};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {57};set_instance_parameter_value {router_007} {ST_DATA_W} {94};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_008} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {26};set_instance_parameter_value {router_008} {PKT_ADDR_L} {9};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {57};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {55};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {53};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {51};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {29};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {30};set_instance_parameter_value {router_008} {ST_DATA_W} {67};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {7};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {cpu_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_data_master_limiter} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_data_master_limiter} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_data_master_limiter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_data_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {cpu_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_data_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu_data_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_data_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_data_master_limiter} {REORDER} {0};add_instance {cpu_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_H} {80};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_DEST_ID_L} {78};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_H} {77};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_SRC_ID_L} {75};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_H} {62};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTE_CNT_L} {60};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_POSTED} {55};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_TRANS_WRITE} {56};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_H} {81};set_instance_parameter_value {cpu_instruction_master_limiter} {PKT_THREAD_ID_L} {81};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {3};set_instance_parameter_value {cpu_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_DATA_W} {94};set_instance_parameter_value {cpu_instruction_master_limiter} {ST_CHANNEL_W} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {VALID_WIDTH} {7};set_instance_parameter_value {cpu_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {cpu_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {cpu_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cpu_instruction_master_limiter} {REORDER} {0};add_instance {ram_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BEGIN_BURST} {46};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_TYPE_H} {43};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURST_TYPE_L} {42};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_BURSTWRAP_L} {36};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_TRANS_WRITE} {29};set_instance_parameter_value {ram_s1_burst_adapter} {PKT_TRANS_READ} {30};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {ram_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {ram_s1_burst_adapter} {ST_DATA_W} {67};set_instance_parameter_value {ram_s1_burst_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_BYTE_CNT_H} {33};set_instance_parameter_value {ram_s1_burst_adapter} {OUT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {ram_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {ram_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {ram_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {ram_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {ram_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {ram_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {ram_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {7};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {7};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {94};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {94};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {7};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {94};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {7};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {58};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};add_instance {ram_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_DATA_H} {7};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {29};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {38};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {36};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {63};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {62};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {32};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {43};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {42};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {64};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {66};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_ST_DATA_W} {67};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {53};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_ST_DATA_W} {94};set_instance_parameter_value {ram_s1_rsp_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {ram_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ram_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ram_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ram_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {53};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {62};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {60};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {54};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {56};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {65};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {63};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {68};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {66};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {90};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {89};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {59};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {70};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {69};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {91};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {93};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_ST_DATA_W} {94};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {26};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {9};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {7};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {8};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {8};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {35};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {33};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {27};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {41};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {39};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {63};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {62};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {32};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {43};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {42};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {64};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {66};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_ST_DATA_W} {67};set_instance_parameter_value {ram_s1_cmd_width_adapter} {ST_CHANNEL_W} {7};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {ram_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {ram_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {ram_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ram_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)};set_instance_parameter_value {ram_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {ram_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {cpu_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {cpu_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {cpu_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {cpu_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {cpu_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {cpu_data_master_translator.avalon_universal_master_0} {cpu_data_master_agent.av} {avalon};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_data_master_translator.avalon_universal_master_0/cpu_data_master_agent.av} {defaultConnection} {false};add_connection {cpu_instruction_master_translator.avalon_universal_master_0} {cpu_instruction_master_agent.av} {avalon};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {cpu_instruction_master_translator.avalon_universal_master_0/cpu_instruction_master_agent.av} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.m0} {jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_avalon_jtag_slave_agent.m0/jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_avalon_jtag_slave_agent.rf_source} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {usb_dma_control_port_slave_agent.m0} {usb_dma_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {usb_dma_control_port_slave_agent.m0/usb_dma_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {usb_dma_control_port_slave_agent.m0/usb_dma_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {usb_dma_control_port_slave_agent.m0/usb_dma_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {usb_dma_control_port_slave_agent.rf_source} {usb_dma_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {usb_dma_control_port_slave_agent_rsp_fifo.out} {usb_dma_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {usb_dma_control_port_slave_agent.rdata_fifo_src} {usb_dma_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {usb_dma_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/usb_dma_control_port_slave_agent.cp} {qsys_mm.command};add_connection {dma_control_port_slave_agent.m0} {dma_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_control_port_slave_agent.m0/dma_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_control_port_slave_agent.m0/dma_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_control_port_slave_agent.m0/dma_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_control_port_slave_agent.rf_source} {dma_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_control_port_slave_agent_rsp_fifo.out} {dma_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_control_port_slave_agent.rdata_fifo_src} {dma_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {dma_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/dma_control_port_slave_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {cpu_debug_mem_slave_agent.m0} {cpu_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {cpu_debug_mem_slave_agent.m0/cpu_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {cpu_debug_mem_slave_agent.rf_source} {cpu_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent_rsp_fifo.out} {cpu_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {cpu_debug_mem_slave_agent.rdata_fifo_src} {cpu_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {cpu_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/cpu_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {dma_ram_s1_agent.m0} {dma_ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_ram_s1_agent.m0/dma_ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_ram_s1_agent.m0/dma_ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_ram_s1_agent.m0/dma_ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_ram_s1_agent.rf_source} {dma_ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_ram_s1_agent_rsp_fifo.out} {dma_ram_s1_agent.rf_sink} {avalon_streaming};add_connection {dma_ram_s1_agent.rdata_fifo_src} {dma_ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {dma_ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/dma_ram_s1_agent.cp} {qsys_mm.command};add_connection {ram_s1_agent.m0} {ram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ram_s1_agent.m0/ram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ram_s1_agent.m0/ram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ram_s1_agent.m0/ram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ram_s1_agent.rf_source} {ram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {ram_s1_agent_rsp_fifo.out} {ram_s1_agent.rf_sink} {avalon_streaming};add_connection {ram_s1_agent.rdata_fifo_src} {ram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cpu_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {cpu_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {usb_dma_control_port_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {usb_dma_control_port_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {dma_control_port_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {dma_control_port_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {cpu_debug_mem_slave_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {cpu_debug_mem_slave_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {dma_ram_s1_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {dma_ram_s1_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {ram_s1_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {ram_s1_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router.src} {cpu_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/cpu_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {cpu_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/cpu_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_data_master_limiter.rsp_src} {cpu_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_data_master_limiter.rsp_src/cpu_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {cpu_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cpu_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {cpu_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {cpu_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/cpu_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {cpu_instruction_master_limiter.rsp_src} {cpu_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {cpu_instruction_master_limiter.rsp_src/cpu_instruction_master_agent.rp} {qsys_mm.response};add_connection {ram_s1_burst_adapter.source0} {ram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {ram_s1_burst_adapter.source0/ram_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_004.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_006.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_006.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_006.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {router_008.src} {ram_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/ram_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {ram_s1_rsp_width_adapter.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {ram_s1_rsp_width_adapter.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {cmd_mux_006.src} {ram_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/ram_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {ram_s1_cmd_width_adapter.src} {ram_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {ram_s1_cmd_width_adapter.src/ram_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cpu_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {cpu_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {usb_dma_control_port_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_control_port_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_ram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_translator.reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {usb_dma_control_port_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {usb_dma_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_control_port_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_ram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {dma_ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_agent.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_data_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cpu_instruction_master_limiter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_burst_adapter.cr0_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_rsp_width_adapter.clk_reset} {reset};add_connection {cpu_reset_reset_bridge.out_reset} {ram_s1_cmd_width_adapter.clk_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_data_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_instruction_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_control_port_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_debug_mem_slave_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_data_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_instruction_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {jtag_uart_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_control_port_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s1_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_agent_rsp_fifo.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_data_master_limiter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_instruction_master_limiter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_burst_adapter.cr0} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_rsp_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ram_s1_cmd_width_adapter.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cpu_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {cpu_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {cpu_reset_reset_bridge_in_reset} {EXPORT_OF} {cpu_reset_reset_bridge.in_reset};add_interface {cpu_data_master} {avalon} {slave};set_interface_property {cpu_data_master} {EXPORT_OF} {cpu_data_master_translator.avalon_anti_master_0};add_interface {cpu_instruction_master} {avalon} {slave};set_interface_property {cpu_instruction_master} {EXPORT_OF} {cpu_instruction_master_translator.avalon_anti_master_0};add_interface {cpu_debug_mem_slave} {avalon} {master};set_interface_property {cpu_debug_mem_slave} {EXPORT_OF} {cpu_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {dma_control_port_slave} {avalon} {master};set_interface_property {dma_control_port_slave} {EXPORT_OF} {dma_control_port_slave_translator.avalon_anti_slave_0};add_interface {dma_ram_s1} {avalon} {master};set_interface_property {dma_ram_s1} {EXPORT_OF} {dma_ram_s1_translator.avalon_anti_slave_0};add_interface {jtag_uart_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {ram_s1} {avalon} {master};set_interface_property {ram_s1} {EXPORT_OF} {ram_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {usb_dma_control_port_slave} {avalon} {master};set_interface_property {usb_dma_control_port_slave} {EXPORT_OF} {usb_dma_control_port_slave_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.cpu.data_master} {0};set_module_assignment {interconnect_id.cpu.debug_mem_slave} {0};set_module_assignment {interconnect_id.cpu.instruction_master} {1};set_module_assignment {interconnect_id.dma.control_port_slave} {1};set_module_assignment {interconnect_id.dma_ram.s1} {2};set_module_assignment {interconnect_id.jtag_uart.avalon_jtag_slave} {3};set_module_assignment {interconnect_id.ram.s1} {4};set_module_assignment {interconnect_id.sysid.control_slave} {5};set_module_assignment {interconnect_id.usb_dma.control_port_slave} {6};" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 15 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>59</b> modules, <b>199</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.040s/0.070s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.013s/0.017s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.009s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.003s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.009s/0.013s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>66</b> modules, <b>220</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_006</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_router_008</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 91 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 89 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 75 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 74 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 73 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 69 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 67 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 66 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 64 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 63 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 62 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 61 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 57 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 54 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 50 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 47 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 46 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="ram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>ram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 43 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 1 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 38 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 0 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {usb_dma_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {usb_dma_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {usb_dma_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READ} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usb_dma_read_master_translator} {SYNC_RESET} {0};add_instance {dma_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_write_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {dma_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_write_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_write_master_translator} {SYNC_RESET} {0};add_instance {ddr3_avl_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {ddr3_avl_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {ddr3_avl_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_avl_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {ddr3_avl_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_avl_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {usb_dma_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ORI_BURST_SIZE_H} {98};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ORI_BURST_SIZE_L} {96};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_RESPONSE_STATUS_H} {95};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_RESPONSE_STATUS_L} {94};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_CACHE_H} {93};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_CACHE_L} {90};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_THREAD_ID_H} {86};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_THREAD_ID_L} {86};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_PROTECTION_H} {89};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_PROTECTION_L} {87};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_SRC_ID_H} {84};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DEST_ID_H} {85};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DEST_ID_L} {85};set_instance_parameter_value {usb_dma_read_master_agent} {ST_DATA_W} {99};set_instance_parameter_value {usb_dma_read_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {usb_dma_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {usb_dma_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {usb_dma_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {usb_dma_read_master_agent} {ID} {1};set_instance_parameter_value {usb_dma_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {usb_dma_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {usb_dma_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {usb_dma_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_write_master_agent} {PKT_ORI_BURST_SIZE_H} {98};set_instance_parameter_value {dma_write_master_agent} {PKT_ORI_BURST_SIZE_L} {96};set_instance_parameter_value {dma_write_master_agent} {PKT_RESPONSE_STATUS_H} {95};set_instance_parameter_value {dma_write_master_agent} {PKT_RESPONSE_STATUS_L} {94};set_instance_parameter_value {dma_write_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {dma_write_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {dma_write_master_agent} {PKT_CACHE_H} {93};set_instance_parameter_value {dma_write_master_agent} {PKT_CACHE_L} {90};set_instance_parameter_value {dma_write_master_agent} {PKT_THREAD_ID_H} {86};set_instance_parameter_value {dma_write_master_agent} {PKT_THREAD_ID_L} {86};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_write_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {dma_write_master_agent} {PKT_PROTECTION_H} {89};set_instance_parameter_value {dma_write_master_agent} {PKT_PROTECTION_L} {87};set_instance_parameter_value {dma_write_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {dma_write_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_write_master_agent} {PKT_SRC_ID_H} {84};set_instance_parameter_value {dma_write_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {dma_write_master_agent} {PKT_DEST_ID_H} {85};set_instance_parameter_value {dma_write_master_agent} {PKT_DEST_ID_L} {85};set_instance_parameter_value {dma_write_master_agent} {ST_DATA_W} {99};set_instance_parameter_value {dma_write_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_write_master_agent} {ID} {0};set_instance_parameter_value {dma_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {ddr3_avl_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ORI_BURST_SIZE_H} {98};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ORI_BURST_SIZE_L} {96};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_RESPONSE_STATUS_H} {95};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_RESPONSE_STATUS_L} {94};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_PROTECTION_H} {89};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_PROTECTION_L} {87};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_SRC_ID_H} {84};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DEST_ID_H} {85};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DEST_ID_L} {85};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_avl_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ddr3_avl_0_agent} {ST_DATA_W} {99};set_instance_parameter_value {ddr3_avl_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_avl_0_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {ddr3_avl_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_avl_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_avl_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_avl_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_avl_0_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {ddr3_avl_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_avl_0_agent} {ID} {0};set_instance_parameter_value {ddr3_avl_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_agent} {ECC_ENABLE} {0};add_instance {ddr3_avl_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {100};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_avl_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {FIFO_DEPTH} {64};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {89};set_instance_parameter_value {router} {PKT_PROTECTION_L} {87};set_instance_parameter_value {router} {PKT_DEST_ID_H} {85};set_instance_parameter_value {router} {PKT_DEST_ID_L} {85};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {99};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {89};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {87};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {85};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {85};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {99};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {89};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {87};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {85};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {85};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {99};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {99};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {99};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {99};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {99};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {99};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {99};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {99};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {99};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {99};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {99};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {usb_dma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {usb_dma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {usb_dma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {usb_dma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {usb_dma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3_mp_cmd_reset_n_0_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3_avl_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {ddr3_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ddr3_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {333333333};set_instance_parameter_value {ddr3_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {usb_dma_read_master_translator.avalon_universal_master_0} {usb_dma_read_master_agent.av} {avalon};set_connection_parameter_value {usb_dma_read_master_translator.avalon_universal_master_0/usb_dma_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {usb_dma_read_master_translator.avalon_universal_master_0/usb_dma_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {usb_dma_read_master_translator.avalon_universal_master_0/usb_dma_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {usb_dma_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/usb_dma_read_master_agent.rp} {qsys_mm.response};add_connection {dma_write_master_translator.avalon_universal_master_0} {dma_write_master_agent.av} {avalon};set_connection_parameter_value {dma_write_master_translator.avalon_universal_master_0/dma_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_write_master_translator.avalon_universal_master_0/dma_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_write_master_translator.avalon_universal_master_0/dma_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_write_master_agent.rp} {qsys_mm.response};add_connection {ddr3_avl_0_agent.m0} {ddr3_avl_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_avl_0_agent.m0/ddr3_avl_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_avl_0_agent.m0/ddr3_avl_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_avl_0_agent.m0/ddr3_avl_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_avl_0_agent.rf_source} {ddr3_avl_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_avl_0_agent_rsp_fifo.out} {ddr3_avl_0_agent.rf_sink} {avalon_streaming};add_connection {ddr3_avl_0_agent.rdata_fifo_src} {ddr3_avl_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr3_avl_0_agent_rdata_fifo.out} {ddr3_avl_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {ddr3_avl_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ddr3_avl_0_agent.cp} {qsys_mm.command};add_connection {usb_dma_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {usb_dma_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_write_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {ddr3_avl_0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_avl_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {usb_dma_reset_reset_bridge.out_reset} {usb_dma_read_master_translator.reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {dma_write_master_translator.reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {usb_dma_read_master_agent.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {dma_write_master_agent.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_translator.reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_agent.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_read_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_write_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_reset_reset_bridge.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_translator.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_agent.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_agent_rsp_fifo.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_agent_rdata_fifo.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_mp_cmd_reset_n_0_reset_bridge.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_translator_reset_reset_bridge.clk} {clock};add_interface {ddr3_afi_clk} {clock} {slave};set_interface_property {ddr3_afi_clk} {EXPORT_OF} {ddr3_afi_clk_clock_bridge.in_clk};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {ddr3_avl_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_avl_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr3_avl_0_translator_reset_reset_bridge.in_reset};add_interface {ddr3_mp_cmd_reset_n_0_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_mp_cmd_reset_n_0_reset_bridge_in_reset} {EXPORT_OF} {ddr3_mp_cmd_reset_n_0_reset_bridge.in_reset};add_interface {usb_dma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {usb_dma_reset_reset_bridge_in_reset} {EXPORT_OF} {usb_dma_reset_reset_bridge.in_reset};add_interface {dma_write_master} {avalon} {slave};set_interface_property {dma_write_master} {EXPORT_OF} {dma_write_master_translator.avalon_anti_master_0};add_interface {usb_dma_read_master} {avalon} {slave};set_interface_property {usb_dma_read_master} {EXPORT_OF} {usb_dma_read_master_translator.avalon_anti_master_0};add_interface {ddr3_avl_0} {avalon} {master};set_interface_property {ddr3_avl_0} {EXPORT_OF} {ddr3_avl_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3.avl_0} {0};set_module_assignment {interconnect_id.dma.write_master} {0};set_module_assignment {interconnect_id.usb_dma.read_master} {1};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=333333333,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=80,PKT_ADDR_SIDEBAND_L=80,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BURST_TYPE_H=79,PKT_BURST_TYPE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=69,PKT_CACHE_H=93,PKT_CACHE_L=90,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=81,PKT_DATA_SIDEBAND_L=81,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_ORI_BURST_SIZE_H=98,PKT_ORI_BURST_SIZE_L=96,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_QOS_H=83,PKT_QOS_L=83,PKT_RESPONSE_STATUS_H=95,PKT_RESPONSE_STATUS_L=94,PKT_SRC_ID_H=84,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=86,PKT_THREAD_ID_L=86,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=99,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=80,PKT_ADDR_SIDEBAND_L=80,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BURST_TYPE_H=79,PKT_BURST_TYPE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=69,PKT_CACHE_H=93,PKT_CACHE_L=90,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=81,PKT_DATA_SIDEBAND_L=81,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_ORI_BURST_SIZE_H=98,PKT_ORI_BURST_SIZE_L=96,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_QOS_H=83,PKT_QOS_L=83,PKT_RESPONSE_STATUS_H=95,PKT_RESPONSE_STATUS_L=94,PKT_SRC_ID_H=84,PKT_SRC_ID_L=84,PKT_THREAD_ID_H=86,PKT_THREAD_ID_L=86,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=2,ST_DATA_W=99,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=82,PKT_BURSTWRAP_H=74,PKT_BURSTWRAP_L=74,PKT_BURST_SIZE_H=77,PKT_BURST_SIZE_L=75,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=73,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_ORI_BURST_SIZE_H=98,PKT_ORI_BURST_SIZE_L=96,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_RESPONSE_STATUS_H=95,PKT_RESPONSE_STATUS_L=94,PKT_SRC_ID_H=84,PKT_SRC_ID_L=84,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=2,ST_DATA_W=99,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=100,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=49,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=99,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=99,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=99,TYPE_OF_TRANSACTION=read,write)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=99,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=99,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=2,ST_DATA_W=99,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=333333333,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=99,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=2,ST_DATA_W=99,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=2,ST_DATA_W=99,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=96000000,AUTO_OUT_CLK_CLOCK_RATE=333333333,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=2,DATA_WIDTH=99,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=96000000,AUTO_OUT_CLK_CLOCK_RATE=333333333,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=2,DATA_WIDTH=99,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=333333333,AUTO_OUT_CLK_CLOCK_RATE=96000000,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=2,DATA_WIDTH=99,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=333333333,AUTO_OUT_CLK_CLOCK_RATE=96000000,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=2,DATA_WIDTH=99,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=96000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=333333333,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=333333333,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=96000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=333333333,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {usb_dma_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {usb_dma_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {usb_dma_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READ} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {usb_dma_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usb_dma_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usb_dma_read_master_translator} {SYNC_RESET} {0};add_instance {dma_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_write_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {dma_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_write_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_write_master_translator} {SYNC_RESET} {0};add_instance {ddr3_avl_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {ddr3_avl_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {ddr3_avl_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_avl_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {ddr3_avl_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_avl_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_avl_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_avl_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {usb_dma_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ORI_BURST_SIZE_H} {98};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ORI_BURST_SIZE_L} {96};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_RESPONSE_STATUS_H} {95};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_RESPONSE_STATUS_L} {94};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_CACHE_H} {93};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_CACHE_L} {90};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_THREAD_ID_H} {86};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_THREAD_ID_L} {86};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_PROTECTION_H} {89};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_PROTECTION_L} {87};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_SRC_ID_H} {84};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DEST_ID_H} {85};set_instance_parameter_value {usb_dma_read_master_agent} {PKT_DEST_ID_L} {85};set_instance_parameter_value {usb_dma_read_master_agent} {ST_DATA_W} {99};set_instance_parameter_value {usb_dma_read_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {usb_dma_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {usb_dma_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {usb_dma_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {usb_dma_read_master_agent} {ID} {1};set_instance_parameter_value {usb_dma_read_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {usb_dma_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {usb_dma_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {usb_dma_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_write_master_agent} {PKT_ORI_BURST_SIZE_H} {98};set_instance_parameter_value {dma_write_master_agent} {PKT_ORI_BURST_SIZE_L} {96};set_instance_parameter_value {dma_write_master_agent} {PKT_RESPONSE_STATUS_H} {95};set_instance_parameter_value {dma_write_master_agent} {PKT_RESPONSE_STATUS_L} {94};set_instance_parameter_value {dma_write_master_agent} {PKT_QOS_H} {83};set_instance_parameter_value {dma_write_master_agent} {PKT_QOS_L} {83};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_SIDEBAND_H} {81};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_SIDEBAND_L} {81};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_SIDEBAND_H} {80};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_SIDEBAND_L} {80};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_TYPE_H} {79};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_TYPE_L} {78};set_instance_parameter_value {dma_write_master_agent} {PKT_CACHE_H} {93};set_instance_parameter_value {dma_write_master_agent} {PKT_CACHE_L} {90};set_instance_parameter_value {dma_write_master_agent} {PKT_THREAD_ID_H} {86};set_instance_parameter_value {dma_write_master_agent} {PKT_THREAD_ID_L} {86};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {dma_write_master_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_write_master_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {dma_write_master_agent} {PKT_PROTECTION_H} {89};set_instance_parameter_value {dma_write_master_agent} {PKT_PROTECTION_L} {87};set_instance_parameter_value {dma_write_master_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {dma_write_master_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_write_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_write_master_agent} {PKT_SRC_ID_H} {84};set_instance_parameter_value {dma_write_master_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {dma_write_master_agent} {PKT_DEST_ID_H} {85};set_instance_parameter_value {dma_write_master_agent} {PKT_DEST_ID_L} {85};set_instance_parameter_value {dma_write_master_agent} {ST_DATA_W} {99};set_instance_parameter_value {dma_write_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {dma_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;ddr3_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_write_master_agent} {ID} {0};set_instance_parameter_value {dma_write_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {dma_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {ddr3_avl_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ORI_BURST_SIZE_H} {98};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ORI_BURST_SIZE_L} {96};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_RESPONSE_STATUS_H} {95};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_RESPONSE_STATUS_L} {94};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURST_SIZE_H} {77};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURST_SIZE_L} {75};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BEGIN_BURST} {82};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_PROTECTION_H} {89};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_PROTECTION_L} {87};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURSTWRAP_H} {74};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BURSTWRAP_L} {74};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTE_CNT_H} {73};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_SRC_ID_H} {84};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_SRC_ID_L} {84};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DEST_ID_H} {85};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_DEST_ID_L} {85};set_instance_parameter_value {ddr3_avl_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_avl_0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {ddr3_avl_0_agent} {ST_DATA_W} {99};set_instance_parameter_value {ddr3_avl_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_avl_0_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {ddr3_avl_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_avl_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_avl_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_avl_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_avl_0_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {ddr3_avl_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_avl_0_agent} {ID} {0};set_instance_parameter_value {ddr3_avl_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_avl_0_agent} {ECC_ENABLE} {0};add_instance {ddr3_avl_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {100};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_avl_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_avl_0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {FIFO_DEPTH} {64};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_avl_0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {89};set_instance_parameter_value {router} {PKT_PROTECTION_L} {87};set_instance_parameter_value {router} {PKT_DEST_ID_H} {85};set_instance_parameter_value {router} {PKT_DEST_ID_L} {85};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {99};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {89};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {87};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {85};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {85};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {99};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {read write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {89};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {87};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {85};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {85};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {99};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {99};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {99};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {99};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {99};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {99};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {99};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {99};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {99};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {99};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {99};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {99};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {2};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {usb_dma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {usb_dma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {usb_dma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {usb_dma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {usb_dma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3_mp_cmd_reset_n_0_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_mp_cmd_reset_n_0_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3_avl_0_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_avl_0_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {ddr3_afi_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {ddr3_afi_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {333333333};set_instance_parameter_value {ddr3_afi_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {usb_dma_read_master_translator.avalon_universal_master_0} {usb_dma_read_master_agent.av} {avalon};set_connection_parameter_value {usb_dma_read_master_translator.avalon_universal_master_0/usb_dma_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {usb_dma_read_master_translator.avalon_universal_master_0/usb_dma_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {usb_dma_read_master_translator.avalon_universal_master_0/usb_dma_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {usb_dma_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/usb_dma_read_master_agent.rp} {qsys_mm.response};add_connection {dma_write_master_translator.avalon_universal_master_0} {dma_write_master_agent.av} {avalon};set_connection_parameter_value {dma_write_master_translator.avalon_universal_master_0/dma_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_write_master_translator.avalon_universal_master_0/dma_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_write_master_translator.avalon_universal_master_0/dma_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_001.src} {dma_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/dma_write_master_agent.rp} {qsys_mm.response};add_connection {ddr3_avl_0_agent.m0} {ddr3_avl_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_avl_0_agent.m0/ddr3_avl_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_avl_0_agent.m0/ddr3_avl_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_avl_0_agent.m0/ddr3_avl_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_avl_0_agent.rf_source} {ddr3_avl_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_avl_0_agent_rsp_fifo.out} {ddr3_avl_0_agent.rf_sink} {avalon_streaming};add_connection {ddr3_avl_0_agent.rdata_fifo_src} {ddr3_avl_0_agent_rdata_fifo.in} {avalon_streaming};add_connection {ddr3_avl_0_agent_rdata_fifo.out} {ddr3_avl_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {ddr3_avl_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ddr3_avl_0_agent.cp} {qsys_mm.command};add_connection {usb_dma_read_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {usb_dma_read_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {dma_write_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {dma_write_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {ddr3_avl_0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_avl_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux.sink1} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src1/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {usb_dma_reset_reset_bridge.out_reset} {usb_dma_read_master_translator.reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {dma_write_master_translator.reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {usb_dma_read_master_agent.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {dma_write_master_agent.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_translator.reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_agent.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {ddr3_avl_0_agent_rdata_fifo.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {ddr3_avl_0_translator_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_read_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_write_master_agent.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_reset_reset_bridge.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_translator.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_agent.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_agent_rsp_fifo.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_agent_rdata_fifo.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_mp_cmd_reset_n_0_reset_bridge.clk} {clock};add_connection {ddr3_afi_clk_clock_bridge.out_clk} {ddr3_avl_0_translator_reset_reset_bridge.clk} {clock};add_interface {ddr3_afi_clk} {clock} {slave};set_interface_property {ddr3_afi_clk} {EXPORT_OF} {ddr3_afi_clk_clock_bridge.in_clk};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {ddr3_avl_0_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_avl_0_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {ddr3_avl_0_translator_reset_reset_bridge.in_reset};add_interface {ddr3_mp_cmd_reset_n_0_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_mp_cmd_reset_n_0_reset_bridge_in_reset} {EXPORT_OF} {ddr3_mp_cmd_reset_n_0_reset_bridge.in_reset};add_interface {usb_dma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {usb_dma_reset_reset_bridge_in_reset} {EXPORT_OF} {usb_dma_reset_reset_bridge.in_reset};add_interface {dma_write_master} {avalon} {slave};set_interface_property {dma_write_master} {EXPORT_OF} {dma_write_master_translator.avalon_anti_master_0};add_interface {usb_dma_read_master} {avalon} {slave};set_interface_property {usb_dma_read_master} {EXPORT_OF} {usb_dma_read_master_translator.avalon_anti_master_0};add_interface {ddr3_avl_0} {avalon} {master};set_interface_property {ddr3_avl_0} {EXPORT_OF} {ddr3_avl_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ddr3.avl_0} {0};set_module_assignment {interconnect_id.dma.write_master} {0};set_module_assignment {interconnect_id.usb_dma.read_master} {1};" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 78 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>77</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>27</b> modules, <b>80</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 91 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 89 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 30 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 28 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 27 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 25 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 24 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 23 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 21 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 43 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 1 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_read_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dma_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_read_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_read_master_translator} {SYNC_RESET} {0};add_instance {dma_ram_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ram_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {dma_ram_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ram_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_ram_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ram_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s2_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_ram_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ram_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_ram_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_READ} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ram_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_ram_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ram_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ram_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_read_master_translator.avalon_universal_master_0} {dma_ram_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_read_master_translator.avalon_universal_master_0/dma_ram_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_read_master_translator.avalon_universal_master_0/dma_ram_s2_translator.avalon_universal_slave_0} {baseAddress} {0x00020000};set_connection_parameter_value {dma_read_master_translator.avalon_universal_master_0/dma_ram_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_reset_reset_bridge.out_reset} {dma_read_master_translator.reset} {reset};add_connection {dma_reset_reset_bridge.out_reset} {dma_ram_s2_translator.reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s2_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {dma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_reset_reset_bridge.in_reset};add_interface {dma_read_master} {avalon} {slave};set_interface_property {dma_read_master} {EXPORT_OF} {dma_read_master_translator.avalon_anti_master_0};add_interface {dma_ram_s2} {avalon} {master};set_interface_property {dma_ram_s2} {EXPORT_OF} {dma_ram_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma.read_master} {0};set_module_assignment {interconnect_id.dma_ram.s2} {0};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=11,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=96000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=96000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x00020000,defaultConnection=false)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_read_master_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {dma_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_read_master_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_read_master_translator} {SYNC_RESET} {0};add_instance {dma_ram_s2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_ram_s2_translator} {AV_ADDRESS_W} {11};set_instance_parameter_value {dma_ram_s2_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_ram_s2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_ram_s2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_ram_s2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_ram_s2_translator} {UAV_ADDRESS_W} {18};set_instance_parameter_value {dma_ram_s2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_ram_s2_translator} {AV_READLATENCY} {1};set_instance_parameter_value {dma_ram_s2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_READ} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {dma_ram_s2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_ram_s2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_ram_s2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_ram_s2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_ram_s2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_ram_s2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_ram_s2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_read_master_translator.avalon_universal_master_0} {dma_ram_s2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_read_master_translator.avalon_universal_master_0/dma_ram_s2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_read_master_translator.avalon_universal_master_0/dma_ram_s2_translator.avalon_universal_slave_0} {baseAddress} {0x00020000};set_connection_parameter_value {dma_read_master_translator.avalon_universal_master_0/dma_ram_s2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_reset_reset_bridge.out_reset} {dma_read_master_translator.reset} {reset};add_connection {dma_reset_reset_bridge.out_reset} {dma_ram_s2_translator.reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_read_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_ram_s2_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {dma_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {dma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_reset_reset_bridge.in_reset};add_interface {dma_read_master} {avalon} {slave};set_interface_property {dma_read_master} {EXPORT_OF} {dma_read_master_translator.avalon_anti_master_0};add_interface {dma_ram_s2} {avalon} {master};set_interface_property {dma_ram_s2} {EXPORT_OF} {dma_ram_s2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma.read_master} {0};set_module_assignment {interconnect_id.dma_ram.s2} {0};" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 99 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {usb_dma_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {usb_dma_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {usb_dma_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READ} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usb_dma_write_master_translator} {SYNC_RESET} {0};add_instance {ft232_avalon_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ft232_avalon_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {ft232_avalon_translator} {AV_DATA_W} {32};set_instance_parameter_value {ft232_avalon_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ft232_avalon_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ft232_avalon_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ft232_avalon_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ft232_avalon_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {ft232_avalon_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ft232_avalon_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ft232_avalon_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_READDATA} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_READ} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITE} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_LOCK} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ft232_avalon_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ft232_avalon_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ft232_avalon_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ft232_avalon_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ft232_avalon_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ft232_avalon_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {usb_dma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {usb_dma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {usb_dma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {usb_dma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {usb_dma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {usb_dma_write_master_translator.avalon_universal_master_0} {ft232_avalon_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {usb_dma_write_master_translator.avalon_universal_master_0/ft232_avalon_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {usb_dma_write_master_translator.avalon_universal_master_0/ft232_avalon_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {usb_dma_write_master_translator.avalon_universal_master_0/ft232_avalon_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {usb_dma_reset_reset_bridge.out_reset} {usb_dma_write_master_translator.reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {ft232_avalon_translator.reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ft232_avalon_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {usb_dma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {usb_dma_reset_reset_bridge_in_reset} {EXPORT_OF} {usb_dma_reset_reset_bridge.in_reset};add_interface {usb_dma_write_master} {avalon} {slave};set_interface_property {usb_dma_write_master} {EXPORT_OF} {usb_dma_write_master_translator.avalon_anti_master_0};add_interface {ft232_avalon} {avalon} {master};set_interface_property {ft232_avalon} {EXPORT_OF} {ft232_avalon_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ft232.avalon} {0};set_module_assignment {interconnect_id.usb_dma.write_master} {0};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=10,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=96000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=96000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_3"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_3">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {usb_dma_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {usb_dma_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {usb_dma_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {usb_dma_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READ} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {usb_dma_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {usb_dma_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {usb_dma_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {usb_dma_write_master_translator} {SYNC_RESET} {0};add_instance {ft232_avalon_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ft232_avalon_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {ft232_avalon_translator} {AV_DATA_W} {32};set_instance_parameter_value {ft232_avalon_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ft232_avalon_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ft232_avalon_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ft232_avalon_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ft232_avalon_translator} {UAV_ADDRESS_W} {10};set_instance_parameter_value {ft232_avalon_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ft232_avalon_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ft232_avalon_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_READDATA} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_READ} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITE} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_LOCK} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ft232_avalon_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ft232_avalon_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ft232_avalon_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ft232_avalon_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ft232_avalon_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ft232_avalon_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ft232_avalon_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ft232_avalon_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {usb_dma_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {usb_dma_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {usb_dma_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {usb_dma_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {usb_dma_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {pll_outclk0_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {pll_outclk0_clock_bridge} {EXPLICIT_CLOCK_RATE} {96000000};set_instance_parameter_value {pll_outclk0_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {usb_dma_write_master_translator.avalon_universal_master_0} {ft232_avalon_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {usb_dma_write_master_translator.avalon_universal_master_0/ft232_avalon_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {usb_dma_write_master_translator.avalon_universal_master_0/ft232_avalon_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {usb_dma_write_master_translator.avalon_universal_master_0/ft232_avalon_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {usb_dma_reset_reset_bridge.out_reset} {usb_dma_write_master_translator.reset} {reset};add_connection {usb_dma_reset_reset_bridge.out_reset} {ft232_avalon_translator.reset} {reset};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_write_master_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {ft232_avalon_translator.clk} {clock};add_connection {pll_outclk0_clock_bridge.out_clk} {usb_dma_reset_reset_bridge.clk} {clock};add_interface {pll_outclk0} {clock} {slave};set_interface_property {pll_outclk0} {EXPORT_OF} {pll_outclk0_clock_bridge.in_clk};add_interface {usb_dma_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {usb_dma_reset_reset_bridge_in_reset} {EXPORT_OF} {usb_dma_reset_reset_bridge.in_reset};add_interface {usb_dma_write_master} {avalon} {slave};set_interface_property {usb_dma_write_master} {EXPORT_OF} {usb_dma_write_master_translator.avalon_anti_master_0};add_interface {ft232_avalon} {avalon} {master};set_interface_property {ft232_avalon} {EXPORT_OF} {ft232_avalon_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.ft232.avalon} {0};set_module_assignment {interconnect_id.usb_dma.write_master} {0};" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys" as="mm_interconnect_3" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:15.1:AUTO_DEVICE_FAMILY=Cyclone V,IRQ_MAP=0:0,1:1,2:4,3:2,4:3,NUM_RCVRS=5,SENDER_IRQ_WIDTH=32"
   instancePathKey="ft232h_avalon_sys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="15.1"
   name="ft232h_avalon_sys_irq_mapper">
  <parameter name="NUM_RCVRS" value="5" />
  <parameter name="IRQ_MAP" value="0:0,1:1,2:4,3:2,4:3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_irq_mapper.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 101 starting:altera_irq_mapper "submodules/ft232h_avalon_sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:15.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=141344,breakOffset=32,breakSlave=None,breakSlave_derived=cpu.debug_mem_slave,cdx_enabled=false,clockFrequency=96000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=Cyclone V,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=ram.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=31,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=ram.s1,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=Internal,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="ft232h_avalon_sys:.:cpu:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="15.1"
   name="ft232h_avalon_sys_cpu_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 1 HARDCOPY 0 HAS_18_BIT_MULTS 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 1 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 1 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 1 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 1 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 1 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 1 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 1 IFP_USE_LEGACY_IO_CHECKER 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_LOW_POWER_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M10K_MEMORY 1 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 0 MLAB_MEMORY 1 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 1 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 1 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 1 TRANSCEIVER_6G_BLOCK 1 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="141344" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="65536" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="31" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="65568" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;dma_ram.s1&apos; start=&apos;0x20000&apos; end=&apos;0x22000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;dma.control_port_slave&apos; start=&apos;0x23000&apos; end=&apos;0x23020&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;usb_dma.control_port_slave&apos; start=&apos;0x23020&apos; end=&apos;0x23040&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;jtag_uart.avalon_jtag_slave&apos; start=&apos;0x23040&apos; end=&apos;0x23048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x23048&apos; end=&apos;0x23050&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="ram.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="96000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="ram.s1" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="Cyclone V" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;ram.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;cpu.debug_mem_slave&apos; start=&apos;0x22800&apos; end=&apos;0x23000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="cpu.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_cpu_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_cpu" as="cpu" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_nios2_gen2_unit "submodules/ft232h_avalon_sys_cpu_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'ft232h_avalon_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec D:/software/altera/15.1/quartus/bin64//eperlcmd.exe -I D:/software/altera/15.1/quartus/bin64//perl/lib -I D:/software/altera/15.1/quartus/sopc_builder/bin/europa -I D:/software/altera/15.1/quartus/sopc_builder/bin/perl_lib -I D:/software/altera/15.1/quartus/sopc_builder/bin -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/software/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=ft232h_avalon_sys_cpu_cpu --dir=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0064_cpu_gen/ --quartus_bindir=D:/software/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/xd/AppData/Local/Temp/alt7140_5826688747751065710.dir/0064_cpu_gen//ft232h_avalon_sys_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:14 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:14 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:16 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:16 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:19 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:20 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:21 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:25 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:29 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2016.12.05 22:46:30 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'ft232h_avalon_sys_cpu_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>cpu</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_pll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=333.333333,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=6666666,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2250,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=333.333333,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=6666666,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=166.666666,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6008 ps,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=6666666,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=333.333333,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=6666666,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=22.222222,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45060 ps,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=6666666,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=333.333333,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=6666666,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=66.666666,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15020 ps,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=6666666,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=375,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=417 ps,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=333.333333,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=6666666,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=2250,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PERIOD_PS=20000,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:pll0"
   kind="altera_mem_if_ddr3_pll"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="375 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="333.333333" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="166500" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.666666 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="375" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15020 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2252 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6666666" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="375" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.222222" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="17" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.003" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="6666666" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6008 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="6666666" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6666666" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45060 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="417 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6666666" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2250" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="375" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6666666" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="37" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6666666" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="417" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="15020 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6008 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6666666" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2252 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="6666666" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2598" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="333.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2250" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="MEM_CLK_FREQ" value="333.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="333.333333" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.666666" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6666666" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="166.666666" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="20000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="6666666" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6666666" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="375" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45060 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="333.333333" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="6666666" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="22.222222" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="166.666666" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="333.333333" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6666666" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="66.666666" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="12" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.222222" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.666666" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6008 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6666666" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="166.666666" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6666666" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="45060 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="417 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3003.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="333.333333" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6666666" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.222222 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="417 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15020 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="166.666666 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="pll0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 97 starting:altera_mem_if_ddr3_pll "submodules/ft232h_avalon_sys_ddr3_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_hard_phy_core:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=50.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:p0"
   kind="altera_mem_if_ddr3_hard_phy_core"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="375 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="333.333333" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="166500" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.666666 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="375" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15020 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6666666" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="375" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.222222" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="17" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.003" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="6666666" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6666666" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45060 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6666666" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="375" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6666666" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="37" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6666666" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="417" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6008 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6666666" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2598" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TB_MEM_CLK_FREQ" value="333.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="MEM_CLK_FREQ" value="333.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="333.333333" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.666666" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6666666" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6666666" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45060 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="50.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="333.333333" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="166.666666" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="333.333333" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6666666" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="12" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.222222" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.666666" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6008 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6666666" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="333.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="166.666666" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6666666" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="417 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3003.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="333.333333" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6666666" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="8" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.222222 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="417 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15020 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="166.666666 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="p0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 96 starting:altera_mem_if_ddr3_hard_phy_core "submodules/ft232h_avalon_sys_ddr3_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating ft232h_avalon_sys_ddr3_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the ft232h_avalon_sys_ddr3_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_qseq:15.1:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=375,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.003,MEM_CLK_PS=3003.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=151,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=333.333333,PLL_ADDR_CMD_CLK_FREQ_CACHE=333.333333,PLL_ADDR_CMD_CLK_FREQ_PARAM=333.333333,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_ADDR_CMD_CLK_FREQ_STR=333.333333 MHz,PLL_ADDR_CMD_CLK_MULT=6666666,PLL_ADDR_CMD_CLK_MULT_CACHE=6666666,PLL_ADDR_CMD_CLK_MULT_PARAM=6666666,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2250,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2250,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2250,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2252,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2250 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=333.333333,PLL_AFI_CLK_FREQ_CACHE=333.333333,PLL_AFI_CLK_FREQ_PARAM=333.333333,PLL_AFI_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_CLK_MULT=6666666,PLL_AFI_CLK_MULT_CACHE=6666666,PLL_AFI_CLK_MULT_PARAM=6666666,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=166.666666,PLL_AFI_HALF_CLK_FREQ_CACHE=166.666666,PLL_AFI_HALF_CLK_FREQ_PARAM=166.666666,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6008 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6008 ps,PLL_AFI_HALF_CLK_FREQ_STR=166.666666 MHz,PLL_AFI_HALF_CLK_MULT=6666666,PLL_AFI_HALF_CLK_MULT_CACHE=6666666,PLL_AFI_HALF_CLK_MULT_PARAM=6666666,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=333.333333,PLL_AFI_PHY_CLK_FREQ_CACHE=333.333333,PLL_AFI_PHY_CLK_FREQ_PARAM=333.333333,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_AFI_PHY_CLK_FREQ_STR=333.333333 MHz,PLL_AFI_PHY_CLK_MULT=6666666,PLL_AFI_PHY_CLK_MULT_CACHE=6666666,PLL_AFI_PHY_CLK_MULT_PARAM=6666666,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=22.222222,PLL_CONFIG_CLK_FREQ_CACHE=22.222222,PLL_CONFIG_CLK_FREQ_PARAM=22.222222,PLL_CONFIG_CLK_FREQ_SIM_STR=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=45060 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=45060 ps,PLL_CONFIG_CLK_FREQ_STR=22.222222 MHz,PLL_CONFIG_CLK_MULT=6666666,PLL_CONFIG_CLK_MULT_CACHE=6666666,PLL_CONFIG_CLK_MULT_PARAM=6666666,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=333.333333,PLL_MEM_CLK_FREQ_CACHE=333.333333,PLL_MEM_CLK_FREQ_PARAM=333.333333,PLL_MEM_CLK_FREQ_SIM_STR=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_MEM_CLK_FREQ_STR=333.333333 MHz,PLL_MEM_CLK_MULT=6666666,PLL_MEM_CLK_MULT_CACHE=6666666,PLL_MEM_CLK_MULT_PARAM=6666666,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=66.666666,PLL_NIOS_CLK_FREQ_CACHE=66.666666,PLL_NIOS_CLK_FREQ_PARAM=66.666666,PLL_NIOS_CLK_FREQ_SIM_STR=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=15020 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=15020 ps,PLL_NIOS_CLK_FREQ_STR=66.666666 MHz,PLL_NIOS_CLK_MULT=6666666,PLL_NIOS_CLK_MULT_CACHE=6666666,PLL_NIOS_CLK_MULT_PARAM=6666666,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=375,PLL_NIOS_CLK_PHASE_PS_CACHE=375,PLL_NIOS_CLK_PHASE_PS_PARAM=375,PLL_NIOS_CLK_PHASE_PS_SIM=417,PLL_NIOS_CLK_PHASE_PS_SIM_STR=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=417 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=417 ps,PLL_NIOS_CLK_PHASE_PS_STR=375 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=333.333333,PLL_WRITE_CLK_FREQ_CACHE=333.333333,PLL_WRITE_CLK_FREQ_PARAM=333.333333,PLL_WRITE_CLK_FREQ_SIM_STR=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3004 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3004 ps,PLL_WRITE_CLK_FREQ_STR=333.333333 MHz,PLL_WRITE_CLK_MULT=6666666,PLL_WRITE_CLK_MULT_CACHE=6666666,PLL_WRITE_CLK_MULT_PARAM=6666666,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2250,PLL_WRITE_CLK_PHASE_PS_CACHE=2250,PLL_WRITE_CLK_PHASE_PS_PARAM=2250,PLL_WRITE_CLK_PHASE_PS_SIM=2252,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2252 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2252 ps,PLL_WRITE_CLK_PHASE_PS_STR=2250 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=50.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=50.0 MHz,REF_CLK_NS=20.0,REF_CLK_PS=20000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=333.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:s0"
   kind="altera_mem_if_ddr3_qseq"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="375 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="333.333333" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="166500" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="66.666666 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="375" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="15020 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2252 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="6666666" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="375" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="22.222222" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="17" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.003" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="6666666" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6008 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="6666666" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="6666666" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="45060 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="417 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="6666666" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2250" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="375" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="6666666" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="37" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="6666666" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="417" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="15020 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6008 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="6666666" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2252 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="6666666" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2598" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="333.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2250" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="MEM_CLK_FREQ" value="333.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2252 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="333.333333" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="66.666666" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="20000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="6666666" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="166.666666" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="50.0" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="6666666" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="6666666" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="6666666" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="375" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="45060 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="50.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="333.333333" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="6666666" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="22.222222" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="166.666666" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="333.333333" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="20.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3004 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="6666666" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="66.666666" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="12" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="22.222222" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="66.666666" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2250" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6008 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="151" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="6666666" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="166.666666" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="6666666" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="45060 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="417 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3003.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="333.333333" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="6666666" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="333.333333" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="333.333333 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3004 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3004 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2252 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="22.222222 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="333.333333" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="417 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2250" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2250 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="6666666" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="15020 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="166.666666 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2252" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="s0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 95 starting:altera_mem_if_ddr3_qseq "submodules/ft232h_avalon_sys_ddr3_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:100.99.98.97:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster"
   kind="altera_jtag_avalon_master"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_dmaster">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="dmaster" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 94 starting:altera_jtag_avalon_master "submodules/ft232h_avalon_sys_ddr3_dmaster"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>timing_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>channel_adapter</b> "<b>submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="dmaster"><![CDATA["<b>dmaster</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="dmaster"><![CDATA["<b>ddr3</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>dmaster</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 12 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 11 starting:timing_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 9 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 8 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 7 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 6 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 5 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 18 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="reset"><![CDATA["<b>ft232h_avalon_sys</b>" instantiated <b>altera_reset_controller</b> "<b>reset</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_hard_memory_controller:15.1:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,None,None,None,None,None,ALLOCATED_WFIFO_PORT=F0,None,None,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=1,AVL_ADDR_WIDTH_PORT_2=1,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=1,AVL_DATA_WIDTH_PORT_2=1,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=1,AVL_NUM_SYMBOLS_PORT_2=1,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=0,CPORT_TYPE_PORT_2=0,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=1,CV_AVL_ADDR_WIDTH_PORT_2=1,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=1,CV_AVL_DATA_WIDTH_PORT_2=1,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=1,CV_AVL_NUM_SYMBOLS_PORT_2=1,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=0,CV_CPORT_TYPE_PORT_2=0,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=FALSE,CV_ENUM_CMD_PORT_IN_USE_2=FALSE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_TYPE=DISABLE,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT2_TYPE=DISABLE,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_0,CV_ENUM_RD_DWIDTH_2=DWIDTH_0,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_NO,CV_ENUM_RD_PORT_INFO_2=USE_NO,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_0,CV_ENUM_WR_DWIDTH_2=DWIDTH_0,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_NO,CV_ENUM_WR_PORT_INFO_2=USE_NO,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=5,CV_LSB_RFIFO_PORT_2=5,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=5,CV_LSB_WFIFO_PORT_2=5,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=5,CV_MSB_RFIFO_PORT_2=5,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=5,CV_MSB_WFIFO_PORT_2=5,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=FALSE,ENUM_CMD_PORT_IN_USE_2=FALSE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_0,ENUM_CPORT1_TYPE=DISABLE,ENUM_CPORT1_WFIFO_MAP=FIFO_0,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_0,ENUM_CPORT2_TYPE=DISABLE,ENUM_CPORT2_WFIFO_MAP=FIFO_0,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_15,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_12,ENUM_MEM_IF_TRC=TRC_17,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_0,ENUM_RD_DWIDTH_2=DWIDTH_0,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=FALSE,ENUM_RD_FIFO_IN_USE_2=FALSE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_NO,ENUM_RD_PORT_INFO_2=USE_NO,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_0,ENUM_WR_DWIDTH_2=DWIDTH_0,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=FALSE,ENUM_WR_FIFO_IN_USE_2=FALSE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_NO,ENUM_WR_PORT_INFO_2=USE_NO,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2598,INTG_MEM_IF_TRFC=37,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=5,LSB_RFIFO_PORT_2=5,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=5,LSB_WFIFO_PORT_2=5,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=333.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=15,MEM_TFAW_NS=45.0,MEM_TINIT_CK=166500,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=12,MEM_TRAS_NS=36.0,MEM_TRC=17,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2598,MEM_TREFI_US=7.8,MEM_TRFC=37,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=5,MSB_RFIFO_PORT_2=5,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=5,MSB_WFIFO_PORT_2=5,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=0,TG_TEMP_PORT_2=0,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:c0"
   kind="altera_mem_if_ddr3_hard_memory_controller"
   version="15.1"
   name="altera_mem_if_hard_memory_controller_top_cyclonev">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_3" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="2" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="37" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="2" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_13" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="17" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="5" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="0" />
  <parameter name="TG_TEMP_PORT_2" value="0" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_6" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_3" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_15" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="48" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="4" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="Port 0" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,None,None,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="2" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="5" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2598" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_CPORT1_TYPE" value="DISABLE" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="1" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="MEM_TRAS" value="12" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_5" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="16" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_16" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_512" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="5" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="2598" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="166500" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Full" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="5" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="37" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_4" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="333.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_12" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_5" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="AVL_BE_WIDTH" value="4" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_0" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_16" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1600_8_8_8" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_5" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_17" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="5" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="5" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="5" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_2" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="DISABLE" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="5" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="5" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="PRIORITY_PORT_0" value="1" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="1" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="CPORT_TYPE_PORT_2" value="0" />
  <parameter name="CPORT_TYPE_PORT_1" value="0" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="FALSE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="1" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="15" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="5" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="c0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 102 starting:altera_mem_if_ddr3_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>c0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:15.1:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:oct0"
   kind="altera_mem_if_oct"
   version="15.1"
   name="altera_mem_if_oct_cyclonev">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="oct0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 101 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:15.1:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3003 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=333.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dll0"
   kind="altera_mem_if_dll"
   version="15.1"
   name="altera_mem_if_dll_cyclonev">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="3003 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="333.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="D:/software/altera/15.1/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="dll0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dmaster_master_translator} {SYNC_RESET} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {66666666};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=66666666,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=66666666,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=66666666,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=66666666,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dmaster_master_translator} {SYNC_RESET} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {66666666};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="ft232h_avalon_sys_ddr3" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 99 starting:altera_mm_interconnect "submodules/ft232h_avalon_sys_ddr3_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>ddr3</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cpu_data_master_translator"
   kind="altera_merlin_master_translator"
   version="15.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="cpu_data_master_translator,cpu_instruction_master_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="usb_dma_read_master_translator,dma_write_master_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_2"
     as="dma_read_master_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_3"
     as="usb_dma_write_master_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_ddr3_mm_interconnect_1"
     as="dmaster_master_translator" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 100 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu_data_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu_data_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=96000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="15.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_translator,usb_dma_control_port_slave_translator,dma_control_port_slave_translator,sysid_control_slave_translator,cpu_debug_mem_slave_translator,dma_ram_s1_translator,ram_s1_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="ddr3_avl_0_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_2"
     as="dma_ram_s2_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_3"
     as="ft232_avalon_translator" />
  <instantiator
     instantiator="ft232h_avalon_sys_ddr3_mm_interconnect_1"
     as="s0_seq_debug_translator" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 98 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;jtag_uart_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023040&quot;
   end=&quot;0x00000000000023048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;usb_dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023020&quot;
   end=&quot;0x00000000000023040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;dma_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023000&quot;
   end=&quot;0x00000000000023020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000023048&quot;
   end=&quot;0x00000000000023050&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000022800&quot;
   end=&quot;0x00000000000023000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;dma_ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000020000&quot;
   end=&quot;0x00000000000022000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;ram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=7,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=71,PKT_ADDR_SIDEBAND_L=71,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_CACHE_H=88,PKT_CACHE_L=85,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=72,PKT_DATA_SIDEBAND_L=72,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_QOS_H=74,PKT_QOS_L=74,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_EXCLUSIVE=59,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cpu_data_master_agent"
   kind="altera_merlin_master_agent"
   version="15.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="cpu_data_master_agent,cpu_instruction_master_agent" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="usb_dma_read_master_agent,dma_write_master_agent" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 91 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="cpu_data_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu_data_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_ORI_BURST_SIZE_H=93,PKT_ORI_BURST_SIZE_L=91,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_RESPONSE_STATUS_H=90,PKT_RESPONSE_STATUS_L=89,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="15.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent,usb_dma_control_port_slave_agent,dma_control_port_slave_agent,sysid_control_slave_agent,cpu_debug_mem_slave_agent,dma_ram_s1_agent,ram_s1_agent" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="ddr3_avl_0_agent" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 89 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=95,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="jtag_uart_avalon_jtag_slave_agent_rsp_fifo,usb_dma_control_port_slave_agent_rsp_fifo,dma_control_port_slave_agent_rsp_fifo,sysid_control_slave_agent_rsp_fifo,cpu_debug_mem_slave_agent_rsp_fifo,dma_ram_s1_agent_rsp_fifo,ram_s1_agent_rsp_fifo" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="ddr3_avl_0_agent_rsp_fifo,ddr3_avl_0_agent_rdata_fifo" />
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="fifo" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 88 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1000000,0100000,0010000,0000100,0000010,0000001,0001000,DECODER_TYPE=0,DEFAULT_CHANNEL=6,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,2,0,1,6,3,5,END_ADDRESS=0x20000,0x22000,0x23000,0x23020,0x23040,0x23048,0x23050,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,SLAVES_INFO=4:1000000:0x10000:0x20000:both:1:0:0:1,2:0100000:0x20000:0x22000:both:1:0:0:1,0:0010000:0x22800:0x23000:both:1:0:0:1,1:0000100:0x23000:0x23020:both:1:0:0:1,6:0000010:0x23020:0x23040:both:1:0:0:1,3:0000001:0x23040:0x23048:both:1:0:0:1,5:0001000:0x23048:0x23050:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10000,0x20000,0x22800,0x23000,0x23020,0x23040,0x23048,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both,both,both,both,both,read"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="57" />
  <parameter
     name="START_ADDRESS"
     value="0x10000,0x20000,0x22800,0x23000,0x23020,0x23040,0x23048" />
  <parameter name="DEFAULT_CHANNEL" value="6" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:1000000:0x10000:0x20000:both:1:0:0:1,2:0100000:0x20000:0x22000:both:1:0:0:1,0:0010000:0x22800:0x23000:both:1:0:0:1,1:0000100:0x23000:0x23020:both:1:0:0:1,6:0000010:0x23020:0x23040:both:1:0:0:1,3:0000001:0x23040:0x23048:both:1:0:0:1,5:0001000:0x23048:0x23050:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="53" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="78" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="1000000,0100000,0010000,0000100,0000010,0000001,0001000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter
     name="END_ADDRESS"
     value="0x20000,0x22000,0x23000,0x23020,0x23040,0x23048,0x23050" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="56" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,2,0,1,6,3,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 75 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=10,01,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=4,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=4,0,END_ADDRESS=0x20000,0x23000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=4:10:0x10000:0x20000:both:1:0:0:1,0:01:0x22800:0x23000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x10000,0x22800,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="57" />
  <parameter name="START_ADDRESS" value="0x10000,0x22800" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="4:10:0x10000:0x20000:both:1:0:0:1,0:01:0x22800:0x23000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="53" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="78" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10,01" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x20000,0x23000" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="56" />
  <parameter name="DEFAULT_DESTID" value="4" />
  <parameter name="DESTINATION_ID" value="4,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 74 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="57" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="53" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="78" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="56" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="router_002,router_003,router_004,router_005,router_007" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 73 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_PROTECTION_H=84,PKT_PROTECTION_L=82,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=94,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:router_006"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_router_006">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="57" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="53" />
  <parameter name="PKT_DEST_ID_H" value="80" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="78" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="84" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="82" />
  <parameter name="PKT_TRANS_WRITE" value="56" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="router_006" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 69 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_006"</message>
   <message level="Info" culprit="router_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=26,PKT_ADDR_L=9,PKT_DEST_ID_H=53,PKT_DEST_ID_L=51,PKT_PROTECTION_H=57,PKT_PROTECTION_L=55,PKT_TRANS_READ=30,PKT_TRANS_WRITE=29,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=7,ST_DATA_W=67,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:router_008"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_router_008">
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="30" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="26" />
  <parameter name="PKT_DEST_ID_H" value="53" />
  <parameter name="PKT_ADDR_L" value="9" />
  <parameter name="PKT_DEST_ID_L" value="51" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="67" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="57" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="55" />
  <parameter name="PKT_TRANS_WRITE" value="29" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="router_008" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 67 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_0_router_008"</message>
   <message level="Info" culprit="router_008"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=3,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DEST_ID_H=80,PKT_DEST_ID_L=78,PKT_SRC_ID_H=77,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=81,PKT_THREAD_ID_L=81,PKT_TRANS_POSTED=55,PKT_TRANS_WRITE=56,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=7,ST_DATA_W=94,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=7"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cpu_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="cpu_data_master_limiter,cpu_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 66 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="cpu_data_master_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>cpu_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:15.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=38,OUT_BYTE_CNT_H=33,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=26,PKT_ADDR_L=9,PKT_BEGIN_BURST=46,PKT_BURSTWRAP_H=38,PKT_BURSTWRAP_L=36,PKT_BURST_SIZE_H=41,PKT_BURST_SIZE_L=39,PKT_BURST_TYPE_H=43,PKT_BURST_TYPE_L=42,PKT_BYTEEN_H=8,PKT_BYTEEN_L=8,PKT_BYTE_CNT_H=35,PKT_BYTE_CNT_L=33,PKT_TRANS_COMPRESSED_READ=27,PKT_TRANS_READ=30,PKT_TRANS_WRITE=29,ST_CHANNEL_W=7,ST_DATA_W=67"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:ram_s1_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="15.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="27" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="ram_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 64 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message level="Info" culprit="ram_s1_burst_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>ram_s1_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=7,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=7"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="96000000" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="7" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 63 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=7"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="96000000" />
  <parameter name="VALID_WIDTH" value="7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 62 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_002,cmd_mux_003,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 61 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:cmd_mux_004"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="cmd_mux_004,cmd_mux_006" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 57 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_cmd_mux_004"</message>
   <message level="Info" culprit="cmd_mux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="96000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_002,rsp_demux_003,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 54 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=7,ST_DATA_W=94,VALID_WIDTH=1"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:rsp_demux_004"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="96000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="rsp_demux_004,rsp_demux_006" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 50 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_demux_004"</message>
   <message level="Info" culprit="rsp_demux_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=7,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="7" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 47 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=7,ST_DATA_W=94,USE_EXTERNAL_ARB=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="7" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="94" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 46 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0),IN_PKT_ADDR_H=26,IN_PKT_ADDR_L=9,IN_PKT_BURSTWRAP_H=38,IN_PKT_BURSTWRAP_L=36,IN_PKT_BURST_SIZE_H=41,IN_PKT_BURST_SIZE_L=39,IN_PKT_BURST_TYPE_H=43,IN_PKT_BURST_TYPE_L=42,IN_PKT_BYTEEN_H=8,IN_PKT_BYTEEN_L=8,IN_PKT_BYTE_CNT_H=35,IN_PKT_BYTE_CNT_L=33,IN_PKT_DATA_H=7,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=66,IN_PKT_ORI_BURST_SIZE_L=64,IN_PKT_RESPONSE_STATUS_H=63,IN_PKT_RESPONSE_STATUS_L=62,IN_PKT_TRANS_COMPRESSED_READ=27,IN_PKT_TRANS_EXCLUSIVE=32,IN_PKT_TRANS_WRITE=29,IN_ST_DATA_W=67,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=53,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=68,OUT_PKT_BURST_SIZE_L=66,OUT_PKT_BURST_TYPE_H=70,OUT_PKT_BURST_TYPE_L=69,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=62,OUT_PKT_BYTE_CNT_L=60,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=93,OUT_PKT_ORI_BURST_SIZE_L=91,OUT_PKT_RESPONSE_STATUS_H=90,OUT_PKT_RESPONSE_STATUS_L=89,OUT_PKT_TRANS_COMPRESSED_READ=54,OUT_PKT_TRANS_EXCLUSIVE=59,OUT_ST_DATA_W=94,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=7"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:ram_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="93" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="91" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="66" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(93:91) response_status(90:89) cache(88:85) protection(84:82) thread_id(81) dest_id(80:78) src_id(77:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(66:64) response_status(63:62) cache(61:58) protection(57:55) thread_id(54) dest_id(53:51) src_id(50:48) qos(47) begin_burst(46) data_sideband(45) addr_sideband(44) burst_type(43:42) burst_size(41:39) burstwrap(38:36) byte_cnt(35:33) trans_exclusive(32) trans_lock(31) trans_read(30) trans_write(29) trans_posted(28) trans_compressed_read(27) addr(26:9) byteen(8) data(7:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="64" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="ram_s1_rsp_width_adapter,ram_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="ram_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>ram_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005" />
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 43 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 1 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=10,inChannelWidth=0,inDataWidth=10,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=10,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:avalon_st_adapter_006"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="inDataWidth" value="10" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0"
     as="avalon_st_adapter_006" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 38 starting:altera_avalon_st_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_006"><![CDATA["<b>avalon_st_adapter_006</b>" reuses <b>error_adapter</b> "<b>submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_006"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_006</b>"]]></message>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 0 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=2,ST_DATA_W=99,TYPE_OF_TRANSACTION=both"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="85" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="85" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="89" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="87" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="router,router_001" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 30 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,0,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=85,PKT_DEST_ID_L=85,PKT_PROTECTION_H=89,PKT_PROTECTION_L=87,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=2,ST_DATA_W=99,TYPE_OF_TRANSACTION=read,write"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:router_002"
   kind="altera_merlin_router"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1_router_002">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="85" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="85" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="89" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="87" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_1" as="router_002" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 28 starting:altera_merlin_router "submodules/ft232h_avalon_sys_mm_interconnect_1_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=96000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=2,ST_DATA_W=99,VALID_WIDTH=1"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="96000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="cmd_demux,cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 27 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=2,ST_DATA_W=99,USE_EXTERNAL_ARB=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 25 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=333333333,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=99,VALID_WIDTH=1"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="333333333" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 24 starting:altera_merlin_demultiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=2,ST_DATA_W=99,USE_EXTERNAL_ARB=0"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_1_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(98:96) response_status(95:94) cache(93:90) protection(89:87) thread_id(86) dest_id(85) src_id(84) qos(83) begin_burst(82) data_sideband(81) addr_sideband(80) burst_type(79:78) burst_size(77:75) burstwrap(74) byte_cnt(73:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="99" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="rsp_mux,rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 23 starting:altera_merlin_multiplexer "submodules/ft232h_avalon_sys_mm_interconnect_1_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone V,AUTO_IN_CLK_CLOCK_RATE=96000000,AUTO_OUT_CLK_CLOCK_RATE=333333333,BITS_PER_SYMBOL=99,CHANNEL_WIDTH=2,DATA_WIDTH=99,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_1:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="333333333" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="99" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="96000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="2" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_1"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 21 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="100.99.98.97"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_ddr3_dmaster"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 12 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>dmaster</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_std_synchronizer_nocut.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:timing_adt"
   kind="timing_adapter"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_dmaster_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 11 starting:timing_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>dmaster</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="100.99.98.97"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="b2p" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 9 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:100.99.98.97:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="100.99.98.97"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="p2b" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 8 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:100.99.98.97:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="100.99.98.97"
   name="altera_avalon_packets_to_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="D:/software/altera/15.1/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="transacto" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 7 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>dmaster</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:b2p_adapter"
   kind="channel_adapter"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_dmaster_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 6 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="ft232h_avalon_sys:.:ddr3:.:dmaster:.:p2b_adapter"
   kind="channel_adapter"
   version="15.1"
   name="ft232h_avalon_sys_ddr3_dmaster_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="ft232h_avalon_sys_ddr3_dmaster" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 5 starting:channel_adapter "submodules/ft232h_avalon_sys_ddr3_dmaster_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>dmaster</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 1 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=10,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="ft232h_avalon_sys:.:mm_interconnect_0:.:avalon_st_adapter_006:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="10" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="D:/project/ft232h-core/ft232h_avalon/ft232h_avalon_sys/synthesis/submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/software/altera/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="ft232h_avalon_sys">queue size: 0 starting:error_adapter "submodules/ft232h_avalon_sys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_006</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
