Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: I:/envirnment/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto e8d93131724a4dd89b92a0269d107853 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Control_unit_tb_behav xil_defaultlib.Control_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port PCSrc [D:/code/CPU_multi_cycle/src/Control_unit/Control_unit_tb.v:42]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port ALUOp [D:/code/CPU_multi_cycle/src/Control_unit/Control_unit_tb.v:43]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/code/CPU_multi_cycle/src/Control_unit/Get_output.v:194]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/code/CPU_multi_cycle/src/Control_unit/Get_output.v:207]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Next_state
Compiling module xil_defaultlib.Get_output
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.Control_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Control_unit_tb_behav
