$date
	Sat Oct 22 21:00:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#272540
b101 !
1"
#272542
b101 &
b101 %
1$
#272543
0"
#272546
b10000 &
b10000 %
#272550
b1000 &
b1000 %
#272554
b100 &
b100 %
#272558
b10 &
b10 %
#272562
b1 &
b1 %
1#
#272566
b0 &
0#
b0 %
0$
#1253728
b1 !
1"
#1253730
b1 &
b1 %
1$
#1253731
0"
#1253734
1#
#1253738
b0 &
b0 %
0#
0$
#2251808
b1001 !
1"
#2251810
b1001 &
b1001 %
1$
#2251811
0"
#2251814
b11100 &
b11100 %
#2251818
b1110 &
b1110 %
#2251822
b111 &
b111 %
#2251826
b10110 &
b10110 %
#2251830
b1011 &
b1011 %
#2251834
b100010 &
b100010 %
#2251838
b10001 &
b10001 %
#2251842
b110100 &
b110100 %
#2251846
b11010 &
b11010 %
#2251850
b1101 &
b1101 %
#2251854
b101000 &
b101000 %
#2251858
b10100 &
b10100 %
#2251862
b1010 &
b1010 %
#2251866
b101 &
b101 %
#2251870
b10000 &
b10000 %
#2251874
b1000 &
b1000 %
#2251878
b100 &
b100 %
#2251882
b10 &
b10 %
#2251886
b1 &
1#
b1 %
#2251890
b0 &
b0 %
0#
0$
#4500012
