<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - File</title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/file.css">

<!--script type="text/javascript" src=".js/.stickyheader.js"></script-->  

</head>


<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = fileHTMLlayout>

<div class='fileSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> File Summary of /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='fileSummaryTable'>
<tr>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='50px'> File ID </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='60px'> Modules Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='100px'> Total Instances Count </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Lines</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Total Statements</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Statement Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Statement Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Branch Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Branch Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Condition Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Condition Coverage </td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='80px'> Toggle Coverage Score</td>
<td class='fileSummaryTable' bgcolor='#BCC7CC' width='70px'> Show Toggle Coverage </td>
</tr>
<tr>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>1</td>
<td class='fileSummaryTable'>5</td>
<td class='fileSummaryTable'>38</td>
<td class='fileSummaryTable'>71</td>
<td class='fileSummaryTable'>69.0141</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileLineCovContainer'>
<input type='checkbox' id='checkbox_file_linecov' onclick="checkdisplay('checkbox_file_linecov', 'file_linecov');
openFileContent('button_file_linecov');">
<span class='fileLineCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>56.5217</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileBranchCovContainer'>
<input type='checkbox' id='checkbox_file_branchcov' onclick="checkdisplay('checkbox_file_branchcov', 'file_branchcov');
openFileContent('button_file_branchcov');">
<span class='fileBranchCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>0</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileCondCovContainer'>
<input type='checkbox' id='checkbox_file_condcov' onclick="checkdisplay('checkbox_file_condcov', 'file_condcov');
openFileContent('button_file_condcov');">
<span class='fileCondCovCheckmark'> </span> </label>
</td>
<td class='fileSummaryTable'>10.23</td>
<td class='fileSummaryTable' bgcolor='#FFFFFF' align='center'>
<label class = 'fileToggleCovContainer'>
<input type='checkbox' id='checkbox_file_togglecov' onclick="checkdisplay('checkbox_file_togglecov', 'file_togglecov');
openFileContent('button_file_togglecov');">
<span class='fileToggleCovCheckmark'> </span> </label>
</td>
</tr>
</table>
</font>
</div>
<hr>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_linecov'>
<button class='fileCollapsible' id='button_file_linecov'> <font size='4' color=#009933> &#9776; </font>
 Statement Coverage of File 1 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv</button> 
<div class='fileContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'> Statement Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Statements </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Statement Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>71</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>49</td>
<td class='fileScoreTable' bgcolor='#FFD2D2'>22</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>69.0141</td>
</tr>
</table>
<br clear=all>
<div class='lineCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#ccffff; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> LineContent </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='140px'> Execution Count </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> Num Of Statements </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_ahb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_ahb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   AHB-Lite Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Adapts AHB-Lite protocol (Address Phase, Data Phase, HREADY) to the core</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   matrix logic. Handles HREADYOUT generation and stalling during arbitration.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute (if HPROT not used/overridden).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard AHB-Lite interfaces (HADDR, HTRANS, HWRITE, HWDATA, HRDATA, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   for Master Ports and Slave Ports.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   Special attention to HREADY (Input) vs HREADYOUT (Output) muxing.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_ahb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input logic HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input logic HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    // Check bus_matrix_pkg for definitions</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces (Slave Ports on Matrix)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  HSEL_i,      // From Master (actually generated by interconnect usually, but here inputs)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    // Actually, normally specific masters drive Address, Trans, etc. HSEL is derived.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // For a matrix, masters drive transfers. The matrix IS the HSEL generator.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    // So Masters allow:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       HADDR_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*2-1:0]                HTRANS_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  HWRITE_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                HSIZE_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                HBURST_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*4-1:0]                HPROT_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       HWDATA_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Return path to Masters</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  HREADYOUT_o, // To Master</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*2-1:0]                HRESP_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       HRDATA_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces (Master Ports on Matrix)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    // To Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   HSEL_o,      // To Slave</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        HADDR_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*2-1:0]                 HTRANS_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   HWRITE_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 HSIZE_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 HBURST_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*4-1:0]                 HPROT_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        HWDATA_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // From Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   HREADY_i,    // From Slave</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*2-1:0]                 HRESP_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        HRDATA_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. Decoder Stage (Address Phase)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_decode_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>            logic [ADDR_WIDTH-1:0] m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>            logic [1:0]            m_trans;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            assign m_adr   = HADDR_i[m*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>            assign m_trans = HTRANS_i[m*2 +: 2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>            logic [M_SLAVES-1:0] slave_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            logic internal_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_trans[1]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(HPROT_i[m*4 + 1]), // HPROT[1] is 'Non-Secure' usually, so secure = !HPROT[1] ? Or typical 1=Privileged. </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                                             // Standard AHB5: HPROT[1] = Non-Secure. 0=Secure, 1=Non-Secure.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                                             // Decoder expects secure_i=1 for Secure. So secure_i = !HPROT[1].</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(slave_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(internal_err), // Combined decode error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o() // We can OR this with dec_error for now or handle distinct HRESP</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                 assign master_req_matrix[m][s] = slave_sel[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_decode_err[m] = internal_err; // Simplified error handling</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. Arbiter Stage (Address Phase)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector_addr; // Grant for Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>            // Need to hold grant if HREADY is low (stall) or for burst lock (omitted for simplicity here)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>            // Just handling HREADY stall: Update grant only when HREADY is high?</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>            // Actually, arbiter runs combinatorially. We register the result.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                .N_REQ(N_MASTERS),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .SCHEME(0) </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(HCLK),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .rst_n(HRESETn),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(!HREADY_i[s]), // Hold arbitration if slave is not ready</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector_addr[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. Pipeline Register (Address -&gt Data Phase Grant)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector_data;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegreen'>        if (!HRESETn) begin</pre> </td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegreen'>            slave_gnt_vector_data &lt= '0;</pre> </td>
<td class='lineTable'>13</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegreen'>            for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegreen'>                if (HREADY_i[i]) begin</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegreen'>                     slave_gnt_vector_data[i] &lt= slave_gnt_vector_addr[i];</pre> </td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>1</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>    // Transposed Grant Vectors for Master-centric logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>    // [N_MASTERS][M_SLAVES]</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_gnt_vector_addr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_gnt_vector_data;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>            for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>                assign master_gnt_vector_addr[m][s] = slave_gnt_vector_addr[s][m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>                assign master_gnt_vector_data[m][s] = slave_gnt_vector_data[s][m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    // 4. Muxing: Address Phase (Master -&gt Slave)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_SLAVE_ADDR_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegreen'>                HSEL_o[s]   = 1'b0;</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegreen'>                HADDR_o[s*ADDR_WIDTH +: ADDR_WIDTH] = '0;</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegreen'>                HTRANS_o[s*2 +: 2] = 2'b00; // IDLE</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegreen'>                HWRITE_o[s] = 1'b0;</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegreen'>                HSIZE_o[s*3 +: 3] = 3'b000;</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegreen'>                HBURST_o[s*3 +: 3] = 3'b000;</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegreen'>                HPROT_o[s*4 +: 4] = 4'b0000;</pre> </td>
<td class='lineTable'>326</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>100</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector_addr[s][i]) begin</pre> </td>
<td class='lineTable'>100</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codered'>                        HSEL_o[s]   = 1'b1; // Select the slave</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codered'>                        HADDR_o[s*ADDR_WIDTH +: ADDR_WIDTH] = HADDR_i[i*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codered'>                        HTRANS_o[s*2 +: 2] = HTRANS_i[i*2 +: 2];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codered'>                        HWRITE_o[s] = HWRITE_i[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codered'>                        HSIZE_o[s*3 +: 3] = HSIZE_i[i*3 +: 3];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codered'>                        HBURST_o[s*3 +: 3] = HBURST_i[i*3 +: 3];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codered'>                        HPROT_o[s*4 +: 4] = HPROT_i[i*4 +: 4];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>    // 5. Muxing: Data Phase (Master -&gt Slave : HWDATA)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_SLAVE_DATA_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegreen'>                HWDATA_o[s*DATA_WIDTH +: DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>36</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegreen'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'>72</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                    // Data steering based on Data Phase Grant</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector_data[s][i]) begin</pre> </td>
<td class='lineTable'>72</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codered'>                        HWDATA_o[s*DATA_WIDTH +: DATA_WIDTH] = HWDATA_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>    // 6. Return Path Muxing (Slave -&gt Master : HRDATA, HRESP, HREADY)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_MASTER_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegreen'>                HRDATA_o[m*DATA_WIDTH +: DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'>114</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegreen'>                HRESP_o[m*2 +: 2] = 2'b00; // OKAY</pre> </td>
<td class='lineTable'>114</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegreen'>                HREADYOUT_o[m] = 1'b1;</pre> </td>
<td class='lineTable'>114</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_decode_err[m]) begin</pre> </td>
<td class='lineTable'>42</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegrey'>                     // Error response logic for unmapped address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegreen'>                     HRESP_o[m*2 +: 2] = 2'b01; // ERROR</pre> </td>
<td class='lineTable'>1</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                    // Mux based on which slave this master was communicating with in the data phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                    // Using transposed vector: master_gnt_vector_data[m] is [M_SLAVES-1:0]</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegrey'>                    // We iterate over slaves 'i'.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegreen'>                    for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'>82</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegreen'>                        if (master_gnt_vector_data[m][i]) begin</pre> </td>
<td class='lineTable'>82</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codered'>                             HRDATA_o[m*DATA_WIDTH +: DATA_WIDTH] = HRDATA_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codered'>                             HRESP_o[m*2 +: 2] = HRESP_i[i*2 +: 2];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codered'>                             HREADYOUT_o[m] = HREADY_i[i];</pre> </td>
<td class='lineTable'> 0 </td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>                    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'>                    // Address Phase Stalling (Arbitration Latency)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegreen'>                    if (HTRANS_i[m*2 + 1]) begin </pre> </td>
<td class='lineTable'>41</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>253</td>
<td class='lineTable'> <pre class='codegrey'>                        // Check if any slave granted address phase for this master</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>254</td>
<td class='lineTable'> <pre class='codegreen'>                        if (|master_gnt_vector_addr[m]) begin</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>255</td>
<td class='lineTable'> <pre class='codegrey'>                             // Grant active, do not stall based on arb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>256</td>
<td class='lineTable'> <pre class='codegrey'>                        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>257</td>
<td class='lineTable'> <pre class='codegrey'>                             // No grant yet (Arbitration pending or just lost), must stall</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>258</td>
<td class='lineTable'> <pre class='codegrey'>                             // But only if we really requested?</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>259</td>
<td class='lineTable'> <pre class='codegrey'>                             // Logic: If requesting (TRANS) and NO GRANT, stall. </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>260</td>
<td class='lineTable'> <pre class='codegreen'>                             HREADYOUT_o[m] = 1'b0;</pre> </td>
<td class='lineTable'>3</td>
<td class='lineTable'>2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>261</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>262</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>263</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>264</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>265</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>266</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>267</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>268</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_branchcov'>
<button class='fileBranchCollapsible' id='button_file_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of File 1 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv</button> 
<div class='fileBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>23</td>
<td class='fileScoreTable'>13</td>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>56.5217</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>import bus_matrix_pkg::*;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// File: bus_matrix_ahb.sv</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>// Module: bus_matrix_ahb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//   AHB-Lite Wrapper for the Bus Matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'>//   Adapts AHB-Lite protocol (Address Phase, Data Phase, HREADY) to the core</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>//   matrix logic. Handles HREADYOUT generation and stalling during arbitration.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>// Parameters:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'>//   - N_MASTERS, M_SLAVES: Dimensions of the matrix.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>//   - DATA_WIDTH, ADDR_WIDTH: Bus widths.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>//   - REGION_MAP_FLAT: Memory map configuration.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>//   - MASTER_SECURE_MASK: Static security attribute (if HPROT not used/overridden).</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>// Signals:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>//   Standard AHB-Lite interfaces (HADDR, HTRANS, HWRITE, HWDATA, HRDATA, etc.)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'>//   for Master Ports and Slave Ports.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>//   Special attention to HREADY (Input) vs HREADYOUT (Output) muxing.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>// -----------------------------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>module bus_matrix_ahb #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int N_MASTERS = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int M_SLAVES = 2,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DATA_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int ADDR_WIDTH = 32,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    parameter logic [M_SLAVES*66-1:0] REGION_MAP_FLAT = '0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit USE_DEFAULT_SLAVE = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    parameter int DEFAULT_SLAVE_INDEX = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit INPUT_PIPE_STAGES = 0,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    parameter bit OUTPUT_PIPE_STAGES = 0</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>)(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input logic HCLK,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input logic HRESETn,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'>    // Check bus_matrix_pkg for definitions</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    // Master Interfaces (Slave Ports on Matrix)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  HSEL_i,      // From Master (actually generated by interconnect usually, but here inputs)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'>    // Actually, normally specific masters drive Address, Trans, etc. HSEL is derived.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // For a matrix, masters drive transfers. The matrix IS the HSEL generator.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    // So Masters allow:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*ADDR_WIDTH-1:0]       HADDR_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*2-1:0]                HTRANS_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS-1:0]                  HWRITE_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                HSIZE_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*3-1:0]                HBURST_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*4-1:0]                HPROT_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [N_MASTERS*DATA_WIDTH-1:0]       HWDATA_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'>    // Return path to Masters</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS-1:0]                  HREADYOUT_o, // To Master</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*2-1:0]                HRESP_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [N_MASTERS*DATA_WIDTH-1:0]       HRDATA_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    // Slave Interfaces (Master Ports on Matrix)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    // To Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   HSEL_o,      // To Slave</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*ADDR_WIDTH-1:0]        HADDR_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*2-1:0]                 HTRANS_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES-1:0]                   HWRITE_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 HSIZE_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*3-1:0]                 HBURST_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*4-1:0]                 HPROT_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [M_SLAVES*DATA_WIDTH-1:0]        HWDATA_o,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    // From Slaves</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES-1:0]                   HREADY_i,    // From Slave</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*2-1:0]                 HRESP_i,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [M_SLAVES*DATA_WIDTH-1:0]        HRDATA_i</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    // 1. Decoder Stage (Address Phase)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_req_matrix;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0]               master_decode_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    genvar m, s;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_DECODERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>            logic [ADDR_WIDTH-1:0] m_adr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>            logic [1:0]            m_trans;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>            assign m_adr   = HADDR_i[m*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>            assign m_trans = HTRANS_i[m*2 +: 2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegrey'>            logic [M_SLAVES-1:0] slave_sel;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegrey'>            logic internal_err;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_decoder #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegrey'>                .M_SLAVES(M_SLAVES),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegrey'>                .ADDR_WIDTH(ADDR_WIDTH),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegrey'>                .REGION_MAP_FLAT(REGION_MAP_FLAT),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codegrey'>                .USE_DEFAULT_SLAVE(USE_DEFAULT_SLAVE),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codegrey'>                .DEFAULT_SLAVE_INDEX(DEFAULT_SLAVE_INDEX)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_dec (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>                .addr_i(m_adr),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>                .valid_i(m_trans[1]), </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'>                .secure_i(HPROT_i[m*4 + 1]), // HPROT[1] is 'Non-Secure' usually, so secure = !HPROT[1] ? Or typical 1=Privileged. </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>                                             // Standard AHB5: HPROT[1] = Non-Secure. 0=Secure, 1=Non-Secure.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>                                             // Decoder expects secure_i=1 for Secure. So secure_i = !HPROT[1].</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegrey'>                .slave_sel_o(slave_sel),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>                .dec_error_o(internal_err), // Combined decode error</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>                .sec_error_o() // We can OR this with dec_error for now or handle distinct HRESP</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>                 assign master_req_matrix[m][s] = slave_sel[s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>            assign master_decode_err[m] = internal_err; // Simplified error handling</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>    // 2. Arbiter Stage (Address Phase)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_req_vector;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector_addr; // Grant for Address Phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                assign slave_req_vector[s][m] = master_req_matrix[m][s];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_ARBITERS</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>            // Need to hold grant if HREADY is low (stall) or for burst lock (omitted for simplicity here)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegrey'>            // Just handling HREADY stall: Update grant only when HREADY is high?</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegrey'>            // Actually, arbiter runs combinatorially. We register the result.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>            </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codegrey'>            bus_matrix_arbiter #(</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                .N_REQ(N_MASTERS),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>                .SCHEME(0) </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>            ) u_arb (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>                .clk(HCLK),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'>                .rst_n(HRESETn),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>                .req_i(slave_req_vector[s]),</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>141</td>
<td class='lineTable'> <pre class='codegrey'>                .hold_i(!HREADY_i[s]), // Hold arbitration if slave is not ready</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>142</td>
<td class='lineTable'> <pre class='codegrey'>                .gnt_o(slave_gnt_vector_addr[s])</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>143</td>
<td class='lineTable'> <pre class='codegrey'>            );</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>144</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>145</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>146</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>147</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>148</td>
<td class='lineTable'> <pre class='codegrey'>    // 3. Pipeline Register (Address -&gt Data Phase Grant)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>149</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>150</td>
<td class='lineTable'> <pre class='codegrey'>    logic [M_SLAVES-1:0][N_MASTERS-1:0] slave_gnt_vector_data;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>151</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>152</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge HCLK or negedge HRESETn) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>153</td>
<td class='lineTable'> <pre class='codegreen'>        if (!HRESETn) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>10000035</td>
<td class='lineTable'>13T 10000022F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>154</td>
<td class='lineTable'> <pre class='codegrey'>            slave_gnt_vector_data &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>155</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>156</td>
<td class='lineTable'> <pre class='codegrey'>            for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>157</td>
<td class='lineTable'> <pre class='codegreen'>                if (HREADY_i[i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'>20000044</td>
<td class='lineTable'>20000044T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>158</td>
<td class='lineTable'> <pre class='codegrey'>                     slave_gnt_vector_data[i] &lt= slave_gnt_vector_addr[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>159</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>160</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>161</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>162</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>163</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>164</td>
<td class='lineTable'> <pre class='codegrey'>    // Transposed Grant Vectors for Master-centric logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>165</td>
<td class='lineTable'> <pre class='codegrey'>    // [N_MASTERS][M_SLAVES]</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>166</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_gnt_vector_addr;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>167</td>
<td class='lineTable'> <pre class='codegrey'>    logic [N_MASTERS-1:0][M_SLAVES-1:0] master_gnt_vector_data;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>168</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>169</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>170</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>171</td>
<td class='lineTable'> <pre class='codegrey'>            for (s = 0; s &lt M_SLAVES; s++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>172</td>
<td class='lineTable'> <pre class='codegrey'>                assign master_gnt_vector_addr[m][s] = slave_gnt_vector_addr[s][m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>173</td>
<td class='lineTable'> <pre class='codegrey'>                assign master_gnt_vector_data[m][s] = slave_gnt_vector_data[s][m];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>174</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>175</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>176</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>177</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>178</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>179</td>
<td class='lineTable'> <pre class='codegrey'>    // 4. Muxing: Address Phase (Master -&gt Slave)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>180</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>181</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>182</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_SLAVE_ADDR_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>183</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>184</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>185</td>
<td class='lineTable'> <pre class='codegrey'>                HSEL_o[s]   = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>186</td>
<td class='lineTable'> <pre class='codegrey'>                HADDR_o[s*ADDR_WIDTH +: ADDR_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>187</td>
<td class='lineTable'> <pre class='codegrey'>                HTRANS_o[s*2 +: 2] = 2'b00; // IDLE</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>188</td>
<td class='lineTable'> <pre class='codegrey'>                HWRITE_o[s] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>189</td>
<td class='lineTable'> <pre class='codegrey'>                HSIZE_o[s*3 +: 3] = 3'b000;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>190</td>
<td class='lineTable'> <pre class='codegrey'>                HBURST_o[s*3 +: 3] = 3'b000;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>191</td>
<td class='lineTable'> <pre class='codegrey'>                HPROT_o[s*4 +: 4] = 4'b0000;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>192</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>193</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>194</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector_addr[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'>50</td>
<td class='lineTable'>0T 50F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 50</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'>50</td>
<td class='lineTable'>0T 50F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 50</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>195</td>
<td class='lineTable'> <pre class='codegrey'>                        HSEL_o[s]   = 1'b1; // Select the slave</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>196</td>
<td class='lineTable'> <pre class='codegrey'>                        HADDR_o[s*ADDR_WIDTH +: ADDR_WIDTH] = HADDR_i[i*ADDR_WIDTH +: ADDR_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>197</td>
<td class='lineTable'> <pre class='codegrey'>                        HTRANS_o[s*2 +: 2] = HTRANS_i[i*2 +: 2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>198</td>
<td class='lineTable'> <pre class='codegrey'>                        HWRITE_o[s] = HWRITE_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>199</td>
<td class='lineTable'> <pre class='codegrey'>                        HSIZE_o[s*3 +: 3] = HSIZE_i[i*3 +: 3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>200</td>
<td class='lineTable'> <pre class='codegrey'>                        HBURST_o[s*3 +: 3] = HBURST_i[i*3 +: 3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>201</td>
<td class='lineTable'> <pre class='codegrey'>                        HPROT_o[s*4 +: 4] = HPROT_i[i*4 +: 4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>202</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>203</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>204</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>205</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>206</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>207</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>208</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>209</td>
<td class='lineTable'> <pre class='codegrey'>    // 5. Muxing: Data Phase (Master -&gt Slave : HWDATA)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>210</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>211</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>212</td>
<td class='lineTable'> <pre class='codegrey'>        for (s = 0; s &lt M_SLAVES; s++) begin : GEN_SLAVE_DATA_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>213</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>214</td>
<td class='lineTable'> <pre class='codegrey'>                HWDATA_o[s*DATA_WIDTH +: DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>215</td>
<td class='lineTable'> <pre class='codegrey'>                for (int i = 0; i &lt N_MASTERS; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>216</td>
<td class='lineTable'> <pre class='codegrey'>                    // Data steering based on Data Phase Grant</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>217</td>
<td class='lineTable'> <pre class='codegreen'>                    if (slave_gnt_vector_data[s][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'>36</td>
<td class='lineTable'>0T 36F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 36</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'>36</td>
<td class='lineTable'>0T 36F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 36</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>218</td>
<td class='lineTable'> <pre class='codegrey'>                        HWDATA_o[s*DATA_WIDTH +: DATA_WIDTH] = HWDATA_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>219</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>220</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>221</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>222</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>223</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>224</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>225</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>226</td>
<td class='lineTable'> <pre class='codegrey'>    // 6. Return Path Muxing (Slave -&gt Master : HRDATA, HRESP, HREADY)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>227</td>
<td class='lineTable'> <pre class='codegrey'>    // ---------------------------------------------------------</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>228</td>
<td class='lineTable'> <pre class='codegrey'>    generate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>229</td>
<td class='lineTable'> <pre class='codegrey'>        for (m = 0; m &lt N_MASTERS; m++) begin : GEN_MASTER_MUX</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>230</td>
<td class='lineTable'> <pre class='codegrey'>            always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>231</td>
<td class='lineTable'> <pre class='codegrey'>                // Defaults</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>232</td>
<td class='lineTable'> <pre class='codegrey'>                HRDATA_o[m*DATA_WIDTH +: DATA_WIDTH] = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>233</td>
<td class='lineTable'> <pre class='codegrey'>                HRESP_o[m*2 +: 2] = 2'b00; // OKAY</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>234</td>
<td class='lineTable'> <pre class='codegrey'>                HREADYOUT_o[m] = 1'b1;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>235</td>
<td class='lineTable'> <pre class='codegrey'>                </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>236</td>
<td class='lineTable'> <pre class='codegreen'>                if (master_decode_err[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'>22</td>
<td class='lineTable'>1T 21F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>20</td>
<td class='lineTable'>0T 20F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>237</td>
<td class='lineTable'> <pre class='codegrey'>                     // Error response logic for unmapped address</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>238</td>
<td class='lineTable'> <pre class='codegrey'>                     HRESP_o[m*2 +: 2] = 2'b01; // ERROR</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>239</td>
<td class='lineTable'> <pre class='codegrey'>                end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>240</td>
<td class='lineTable'> <pre class='codegrey'>                    // Mux based on which slave this master was communicating with in the data phase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>241</td>
<td class='lineTable'> <pre class='codegrey'>                    // Using transposed vector: master_gnt_vector_data[m] is [M_SLAVES-1:0]</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>242</td>
<td class='lineTable'> <pre class='codegrey'>                    // We iterate over slaves 'i'.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>243</td>
<td class='lineTable'> <pre class='codegrey'>                    for (int i = 0; i &lt M_SLAVES; i++) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>244</td>
<td class='lineTable'> <pre class='codegreen'>                        if (master_gnt_vector_data[m][i]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>42</td>
<td class='lineTable'>0T 42F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 42</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>40</td>
<td class='lineTable'>0T 40F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 40</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>245</td>
<td class='lineTable'> <pre class='codegrey'>                             HRDATA_o[m*DATA_WIDTH +: DATA_WIDTH] = HRDATA_i[i*DATA_WIDTH +: DATA_WIDTH];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>246</td>
<td class='lineTable'> <pre class='codegrey'>                             HRESP_o[m*2 +: 2] = HRESP_i[i*2 +: 2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>247</td>
<td class='lineTable'> <pre class='codegrey'>                             HREADYOUT_o[m] = HREADY_i[i];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>248</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>249</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>250</td>
<td class='lineTable'> <pre class='codegrey'>                    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>251</td>
<td class='lineTable'> <pre class='codegrey'>                    // Address Phase Stalling (Arbitration Latency)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>252</td>
<td class='lineTable'> <pre class='codegrey'>                    if (HTRANS_i[m*2 + 1]) begin </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 19</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 19</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>253</td>
<td class='lineTable'> <pre class='codegrey'>                        // Check if any slave granted address phase for this master</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>254</td>
<td class='lineTable'> <pre class='codegreen'>                        if (|master_gnt_vector_addr[m]) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>0T 2F </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'>1</td>
<td class='lineTable'>0T 1F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>255</td>
<td class='lineTable'> <pre class='codegrey'>                             // Grant active, do not stall based on arb</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>256</td>
<td class='lineTable'> <pre class='codegreen'>                        end else begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'>1</td>
<td class='lineTable'>1T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>257</td>
<td class='lineTable'> <pre class='codegrey'>                             // No grant yet (Arbitration pending or just lost), must stall</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>258</td>
<td class='lineTable'> <pre class='codegrey'>                             // But only if we really requested?</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>259</td>
<td class='lineTable'> <pre class='codegrey'>                             // Logic: If requesting (TRANS) and NO GRANT, stall. </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>260</td>
<td class='lineTable'> <pre class='codegrey'>                             HREADYOUT_o[m] = 1'b0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>261</td>
<td class='lineTable'> <pre class='codegrey'>                        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>262</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>263</td>
<td class='lineTable'> <pre class='codegrey'>                end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>264</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>265</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>266</td>
<td class='lineTable'> <pre class='codegrey'>    endgenerate</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>267</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>268</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_condcov'>
<button class='fileCondCollapsible' id='button_file_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of File 1 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv</button> 
<div class='fileCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 No Conditions in File 
<br clear=all>
</font>
</div>
<br clear=all>
</div>
</div>
<div class ='linesSection' style='padding-left:20px; padding-right:20px;'>
<font face='arial' color=black style='font-size: 14px'>
<div style='display:none' id='file_togglecov'>
<button class='fileToggleCollapsible' id='button_file_togglecov'> <font size='4' color=#9999bb> &#8376; </font>
 Toggle Coverage of File 1 : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv</button> 
<div class='fileToggleContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Toggle Coverage Summary for File : /home/ptracton/src/Gemini_IP/IP/common/bus_matrix/rtl/verilog/bus_matrix_ahb.sv
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Toggles Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Variables </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Score </th>
</tr>
<tr>
<td class='fileScoreTable'>35</td>
<td class='fileScoreTable'>3</td>
<td class='fileScoreTable'>32</td>
<td class='fileScoreTable' bgcolor='#FF0000'>8.57</td>
</tr>
</table>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Toggle Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Total Bits </font> </td>
<td class='fileScoreTable'> <font size='2'>1104</font> </td>
<td class='fileScoreTable'> <font size='2'>113</font> </td>
<td class='fileScoreTable' bgcolor='#FFD2D2'> <font size='2'>10.23</td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 0->1 </font> </td>
<td class='fileScoreTable'> <font size='2'>552</font> </td>
<td class='fileScoreTable'> <font size='2'>67 </font> </td>
<td class='fileScoreTable' bgcolor='#FFD2D2'> <font size='2'>12.13</font> </td>
</tr>
<tr>
<td class='fileScoreTable'> <font size='2'> Bits 1->0 </font> </td>
<td class='fileScoreTable'> <font size='2'>552</font> </td>
<td class='fileScoreTable'> <font size='2'>46</font> </td>
<td class='fileScoreTable' bgcolor='#FF0000'> <font size='2'>8.33</font> </td>
</tr>
</table>
<br clear=all>
<div class='toggleCoverageTable'>
<table class='lineTable' id='sortable1'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,0)'> LineNumber <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFDD99; line-height:1;' width='80px' onclick='sortTable(1,1)'> Variable Type <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;' onclick='sortTable(1,2)'> Variable <button class='sortbutton1'> &#8645; </button></th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 0->1 </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Toggle 1->0 </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>33</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codegreen'> All bits of HCLK</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>34</td>
<td class='lineTable'>input wire</td>
<td class='lineTable'> <pre class='codered'>HRESETn</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>53</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HRDATA_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>51</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>HREADYOUT_o [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>51</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'>HREADYOUT_o [1]</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>52</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codegreen'>HRESP_o [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>52</td>
<td class='lineTable' style='color:white;opacity:0'>output reg</td>
<td class='lineTable'> <pre class='codered'> All Other bits of HRESP_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>57</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HSEL_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>58</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HADDR_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>59</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HTRANS_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>60</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HWRITE_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>64</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HWDATA_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>61</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HSIZE_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>62</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HBURST_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>63</td>
<td class='lineTable'>output reg</td>
<td class='lineTable'> <pre class='codered'> All bits of HPROT_o</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of master_req_matrix</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>77</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'>master_decode_err [0]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>77</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of master_decode_err</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>82</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_DECODERS[0].m_adr</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>83</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[0].m_trans [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>83</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of GEN_DECODERS[0].m_trans</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of GEN_DECODERS[0].slave_sel</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>88</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codegreen'> All bits of GEN_DECODERS[0].internal_err</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>82</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_adr [0:8]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>82</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_adr [10:12]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>82</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_adr [14]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>82</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_adr [16:17]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>82</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_adr [23]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>82</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_adr [26:28]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>82</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of GEN_DECODERS[1].m_adr</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>83</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'>GEN_DECODERS[1].m_trans [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>83</td>
<td class='lineTable' style='color:white;opacity:0'>logic</td>
<td class='lineTable'> <pre class='codered'> All Other bits of GEN_DECODERS[1].m_trans</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of GEN_DECODERS[1].slave_sel</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of GEN_DECODERS[1].internal_err</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of slave_req_vector</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>118</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of slave_gnt_vector_addr</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>150</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of slave_gnt_vector_data</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>166</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of master_gnt_vector_addr</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>167</td>
<td class='lineTable'>logic</td>
<td class='lineTable'> <pre class='codered'> All bits of master_gnt_vector_data</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>156</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [0:1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>156</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>193</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>193</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>193</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>193</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>215</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>215</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>215</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>215</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>243</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>243</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>243</td>
<td class='lineTable'>int</td>
<td class='lineTable'> <pre class='codegreen'>i [1]</pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
<td class='lineTable'> <pre class='codegreen'> 1 </pre> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable' style='color:white;opacity:0'>243</td>
<td class='lineTable' style='color:white;opacity:0'>int</td>
<td class='lineTable'> <pre class='codered'> All Other bits of i</pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
<td class='lineTable'> <pre class='codered'> 0 </pre> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</font>
</div>
</div>
</div>

<script type='text/javascript' src='jsCodeCov/fileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
<script> sortTable(1,0) </script>
</body>
</html>
