WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 250113 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 06 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 250113 cumulative IPC: 3.998 (Simulation time: 00 hr 00 min 06 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 14820378 cumulative IPC: 0.06747 (Simulation time: 00 hr 01 min 57 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 14820378 cumulative IPC: 0.06747 (Simulation time: 00 hr 01 min 57 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06747 instructions: 1000000 cycles: 14820378
CPU 0 Branch Prediction Accuracy: 93.34% MPKI: 13.89 Average ROB Occupancy at Mispredict: 26.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.014
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.8
BRANCH_DIRECT_CALL: 0.008
BRANCH_INDIRECT_CALL: 0.012
BRANCH_RETURN: 0.008

LLC TOTAL        ACCESS:     182269 HIT:      79640 MISS:     102629
LLC LOAD         ACCESS:      24811 HIT:        925 MISS:      23886
LLC RFO          ACCESS:      67064 HIT:       2827 MISS:      64237
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      73931 HIT:      73883 MISS:         48
LLC TRANSLATION  ACCESS:      16463 HIT:       2005 MISS:      14458
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1498 cycles
cpu0_DTLB TOTAL        ACCESS:     312965 HIT:     233388 MISS:      79577
cpu0_DTLB LOAD         ACCESS:     312965 HIT:     233388 MISS:      79577
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 606.7 cycles
cpu0_ITLB TOTAL        ACCESS:         87 HIT:         69 MISS:         18
cpu0_ITLB LOAD         ACCESS:         87 HIT:         69 MISS:         18
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 232.8 cycles
cpu0_L1D TOTAL        ACCESS:     424872 HIT:     276089 MISS:     148783
cpu0_L1D LOAD         ACCESS:     251810 HIT:     194959 MISS:      56851
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     127590 HIT:      59756 MISS:      67834
cpu0_L1D TRANSLATION  ACCESS:      45472 HIT:      21374 MISS:      24098
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1054 cycles
cpu0_L1I TOTAL        ACCESS:        105 HIT:         32 MISS:         73
cpu0_L1I LOAD         ACCESS:        105 HIT:         32 MISS:         73
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 185.7 cycles
cpu0_L2C TOTAL        ACCESS:     202306 HIT:      93962 MISS:     108344
cpu0_L2C LOAD         ACCESS:      35867 HIT:      11055 MISS:      24812
cpu0_L2C RFO          ACCESS:      67800 HIT:        736 MISS:      67064
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      74652 HIT:      74648 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:      23987 HIT:       7523 MISS:      16464
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1440 cycles
cpu0_STLB TOTAL        ACCESS:      59501 HIT:      17508 MISS:      41993
cpu0_STLB LOAD         ACCESS:      59501 HIT:      17508 MISS:      41993
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1208 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11669
  ROW_BUFFER_MISS:      90875
 AVG DBUS CONGESTED CYCLE: 3.969
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1077
  FULL:      58410
Heartbeat CPU 0 instructions: 180000000 cycles: 859623228 heartbeat IPC: 0.1017 cumulative IPC: 0.09612 (Simulation time: 02 hr 09 min 34 sec)
Heartbeat CPU 0 instructions: 190000001 cycles: 970835634 heartbeat IPC: 0.08992 cumulative IPC: 0.09539 (Simulation time: 02 hr 20 min 54 sec)
Heartbeat CPU 0 instructions: 200000001 cycles: 1069986130 heartbeat IPC: 0.1009 cumulative IPC: 0.09591 (Simulation time: 02 hr 30 min 17 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 1042660205 cumulative IPC: 0.09591 (Simulation time: 02 hr 30 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 1042660205 cumulative IPC: 0.09591 (Simulation time: 02 hr 30 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.09591 instructions: 100000000 cycles: 1042660205
CPU 0 Branch Prediction Accuracy: 91.36% MPKI: 18.2 Average ROB Occupancy at Mispredict: 27.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 18.2
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 9e-05
BRANCH_RETURN: 0.00033

LLC TOTAL        ACCESS:    8999362 HIT:    3437568 MISS:    5561794
LLC LOAD         ACCESS:    2458356 HIT:     112333 MISS:    2346023
LLC RFO          ACCESS:    2216118 HIT:      77240 MISS:    2138878
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:    3124873 HIT:    3122461 MISS:       2412
LLC TRANSLATION  ACCESS:    1200015 HIT:     125534 MISS:    1074481
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1068 cycles
cpu0_DTLB TOTAL        ACCESS:   35220285 HIT:   29539605 MISS:    5680680
cpu0_DTLB LOAD         ACCESS:   35220285 HIT:   29539605 MISS:    5680680
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 287.2 cycles
cpu0_ITLB TOTAL        ACCESS:        209 HIT:        209 MISS:          0
cpu0_ITLB LOAD         ACCESS:        209 HIT:        209 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:   45204176 HIT:   34267270 MISS:   10936906
cpu0_L1D LOAD         ACCESS:   32462302 HIT:   25453482 MISS:    7008820
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10346927 HIT:    8022928 MISS:    2323999
cpu0_L1D TRANSLATION  ACCESS:    2394947 HIT:     790860 MISS:    1604087
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 560.1 cycles
cpu0_L1I TOTAL        ACCESS:        213 HIT:        213 MISS:          0
cpu0_L1I LOAD         ACCESS:        213 HIT:        213 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:   11237103 HIT:    5362482 MISS:    5874621
cpu0_L2C LOAD         ACCESS:    4077867 HIT:    1619511 MISS:    2458356
cpu0_L2C RFO          ACCESS:    2322897 HIT:     106779 MISS:    2216118
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    3236591 HIT:    3236458 MISS:        133
cpu0_L2C TRANSLATION  ACCESS:    1599748 HIT:     399734 MISS:    1200014
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1033 cycles
cpu0_STLB TOTAL        ACCESS:    4015614 HIT:    1891653 MISS:    2123961
cpu0_STLB LOAD         ACCESS:    4015614 HIT:    1891653 MISS:    2123961
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 804.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     308745
  ROW_BUFFER_MISS:    5249667
 AVG DBUS CONGESTED CYCLE: 3.964
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3811
  FULL:    3023197
