##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Airmar_IntClock
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_SBD_IntClock
		4.4::Critical Path Report for clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clock:R vs. clock:R)
		5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
		5.3::Critical Path Report for (Airmar_IntClock:R vs. Airmar_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Airmar_IntClock    | Frequency: 42.62 MHz  | Target: 0.04 MHz   | 
Clock: CyBUS_CLK          | Frequency: 52.90 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_SBD_IntClock  | Frequency: 41.62 MHz  | Target: 0.46 MHz   | 
Clock: clock              | Frequency: 50.58 MHz  | Target: 3.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Airmar_IntClock    Airmar_IntClock    2.60417e+007     26018203    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_SBD_IntClock  41666.7          22763       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          clock              41666.7          28049       N/A              N/A         N/A              N/A         N/A              N/A         
UART_SBD_IntClock  UART_SBD_IntClock  2.16667e+006     2142642     N/A              N/A         N/A              N/A         N/A              N/A         
clock              clock              333333           313564      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase     
----------------  ------------  -------------------  
A_in(0)_PAD       26579         Airmar_IntClock:R    
B_in(0)_PAD       32087         Airmar_IntClock:R    
Pin_1(0)_PAD      34151         Airmar_IntClock:R    
SBD_Tx(0)_PAD     31672         UART_SBD_IntClock:R  
clockPin(0)_PAD   22824         clock:R              
selectPin(0)_PAD  24355         clock:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Airmar_IntClock
*********************************************
Clock: Airmar_IntClock
Frequency: 42.62 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Airmar:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Airmar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26018203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17174
-------------------------------------   ----- 
End-of-path arrival time (ps)           17174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  26018203  RISE       1
\Airmar:BUART:tx_bitclk_enable_pre\/main_0      macrocell23     2888   8568  26018203  RISE       1
\Airmar:BUART:tx_bitclk_enable_pre\/q           macrocell23     3350  11918  26018203  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   5256  17174  26018203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 52.90 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22763p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13693
-------------------------------------   ----- 
End-of-path arrival time (ps)           13693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell7         1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell37     6218   8053  22763  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell37     3350  11403  22763  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2291  13693  22763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_SBD_IntClock
***********************************************
Clock: UART_SBD_IntClock
Frequency: 41.62 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2142642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     4336  10016  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  13366  2142642  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   4369  17735  2142642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for clock
***********************************
Clock: clock
Frequency: 50.58 MHz | Target: 3.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 313564p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17919
-------------------------------------   ----- 
End-of-path arrival time (ps)           17919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell      2110   2110  313564  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56     5237   7347  313564  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350  10697  313564  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   7223  17919  313564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clock:R vs. clock:R)
***************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 313564p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17919
-------------------------------------   ----- 
End-of-path arrival time (ps)           17919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell      2110   2110  313564  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56     5237   7347  313564  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350  10697  313564  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   7223  17919  313564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (UART_SBD_IntClock:R vs. UART_SBD_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2142642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     4336  10016  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  13366  2142642  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   4369  17735  2142642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1


5.3::Critical Path Report for (Airmar_IntClock:R vs. Airmar_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Airmar:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Airmar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26018203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17174
-------------------------------------   ----- 
End-of-path arrival time (ps)           17174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  26018203  RISE       1
\Airmar:BUART:tx_bitclk_enable_pre\/main_0      macrocell23     2888   8568  26018203  RISE       1
\Airmar:BUART:tx_bitclk_enable_pre\/q           macrocell23     3350  11918  26018203  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   5256  17174  26018203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. clock:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 28049p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#8 vs. clock:R#2)   41667
- Setup time                                   -6780
--------------------------------------------   ----- 
End-of-path required time (ps)                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell10        1788   1788  28049  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5049   6837  28049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. UART_SBD_IntClock:R)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22763p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13693
-------------------------------------   ----- 
End-of-path arrival time (ps)           13693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell7         1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell37     6218   8053  22763  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell37     3350  11403  22763  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2291  13693  22763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22763p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -5210
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13693
-------------------------------------   ----- 
End-of-path arrival time (ps)           13693
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                                iocell7         1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_postpoll\/main_1         macrocell37     6218   8053  22763  RISE       1
\UART_SBD:BUART:rx_postpoll\/q              macrocell37     3350  11403  22763  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2291  13693  22763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : dataPin(0)/fb
Path End       : \master:BSPIM:sR16:Dp:u0\/route_si
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 28049p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyBUS_CLK:R#8 vs. clock:R#2)   41667
- Setup time                                   -6780
--------------------------------------------   ----- 
End-of-path required time (ps)                 34887

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
dataPin(0)/in_clock                                         iocell10            0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
dataPin(0)/fb                       iocell10        1788   1788  28049  RISE       1
\master:BSPIM:sR16:Dp:u0\/route_si  datapathcell7   5049   6837  28049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_0\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 28768p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9388
-------------------------------------   ---- 
End-of-path arrival time (ps)           9388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell7       1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_state_0\/main_9  macrocell38   7553   9388  28768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_state_2\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 29463p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8694
-------------------------------------   ---- 
End-of-path arrival time (ps)           8694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                        iocell7       1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_state_2\/main_8  macrocell39   6859   8694  29463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_status_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 29463p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8694
-------------------------------------   ---- 
End-of-path arrival time (ps)           8694
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell7       1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_status_3\/main_6  macrocell42   6859   8694  29463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_0\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 30104p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell7       1835   1835  22763  RISE       1
\UART_SBD:BUART:pollcount_0\/main_2  macrocell30   6218   8053  30104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:pollcount_1\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 30104p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8053
-------------------------------------   ---- 
End-of-path arrival time (ps)           8053
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                         iocell7       1835   1835  22763  RISE       1
\UART_SBD:BUART:pollcount_1\/main_3  macrocell31   6218   8053  30104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SBD_Rx(0)/fb
Path End       : \UART_SBD:BUART:rx_last\/main_0
Capture Clock  : \UART_SBD:BUART:rx_last\/clock_0
Path slack     : 31647p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_SBD_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6510
-------------------------------------   ---- 
End-of-path arrival time (ps)           6510
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SBD_Rx(0)/in_clock                                          iocell7             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
SBD_Rx(0)/fb                     iocell7       1835   1835  22763  RISE       1
\UART_SBD:BUART:rx_last\/main_0  macrocell35   4675   6510  31647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:sR16:Dp:u0\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 313564p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17919
-------------------------------------   ----- 
End-of-path arrival time (ps)           17919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell      2110   2110  313564  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56     5237   7347  313564  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350  10697  313564  RISE       1
\master:BSPIM:sR16:Dp:u0\/f1_load   datapathcell7   7223  17919  313564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:TxStsReg\/status_3
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 313852p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17911
-------------------------------------   ----- 
End-of-path arrival time (ps)           17911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT   slack  edge  Fanout
----------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell     2110   2110  313564  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56    5237   7347  313564  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56    3350  10697  313564  RISE       1
\master:BSPIM:TxStsReg\/status_3    statusicell6   7215  17911  313852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 314963p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12070
-------------------------------------   ----- 
End-of-path arrival time (ps)           12070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  314963  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_0  datapathcell8  10820  12070  314963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:sR16:Dp:u1\/f1_load
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 315441p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1850
----------------------------------------   ------ 
End-of-path required time (ps)             331483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16042
-------------------------------------   ----- 
End-of-path arrival time (ps)           16042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4   count7cell      2110   2110  313564  RISE       1
\master:BSPIM:load_rx_data\/main_0  macrocell56     5237   7347  313564  RISE       1
\master:BSPIM:load_rx_data\/q       macrocell56     3350  10697  313564  RISE       1
\master:BSPIM:sR16:Dp:u1\/f1_load   datapathcell8   5346  16042  315441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb
Path End       : \master:BSPIM:RxStsReg\/status_6
Capture Clock  : \master:BSPIM:RxStsReg\/clock
Path slack     : 315696p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16067
-------------------------------------   ----- 
End-of-path arrival time (ps)           16067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f1_blk_stat_comb  datapathcell7   5280   5280  315696  RISE       1
\master:BSPIM:rx_status_6\/main_5           macrocell58     2947   8227  315696  RISE       1
\master:BSPIM:rx_status_6\/q                macrocell58     3350  11577  315696  RISE       1
\master:BSPIM:RxStsReg\/status_6            statusicell5    4491  16067  315696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:RxStsReg\/clock                              statusicell5        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_0
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 316738p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10296
-------------------------------------   ----- 
End-of-path arrival time (ps)           10296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q             macrocell59     1250   1250  314963  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_0  datapathcell7   9046  10296  316738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:TxStsReg\/status_0
Capture Clock  : \master:BSPIM:TxStsReg\/clock
Path slack     : 317658p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -1570
----------------------------------------   ------ 
End-of-path required time (ps)             331763

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14106
-------------------------------------   ----- 
End-of-path arrival time (ps)           14106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q           macrocell59    1250   1250  314963  RISE       1
\master:BSPIM:tx_status_0\/main_2  macrocell62    7180   8430  317658  RISE       1
\master:BSPIM:tx_status_0\/q       macrocell62    3350  11780  317658  RISE       1
\master:BSPIM:TxStsReg\/status_0   statusicell6   2326  14106  317658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:TxStsReg\/clock                              statusicell6        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:cnt_enable\/main_2
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 317737p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12086
-------------------------------------   ----- 
End-of-path arrival time (ps)           12086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q          macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:cnt_enable\/main_2  macrocell53  10836  12086  317737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 318459p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  318459  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_2  datapathcell7   7324   8574  318459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_2
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 318463p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q             macrocell61     1250   1250  318459  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_2  datapathcell8   7320   8570  318463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_0\/main_3
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 318792p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11031
-------------------------------------   ----- 
End-of-path arrival time (ps)           11031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  318792  RISE       1
\master:BSPIM:state_0\/main_3               macrocell59     5751  11031  318792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u1\/so_comb
Path End       : \master:BSPIM:mosi_reg\/main_4
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 319212p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10611
-------------------------------------   ----- 
End-of-path arrival time (ps)           10611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u1\/so_comb  datapathcell8   8300   8300  319212  RISE       1
\master:BSPIM:mosi_reg\/main_4     macrocell57     2311  10611  319212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:ld_ident\/main_2
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 319569p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:ld_ident\/main_2  macrocell54   9005  10255  319569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_1\/main_2
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 319569p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:state_1\/main_2  macrocell60   9005  10255  319569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_2\/main_2
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 319569p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10255
-------------------------------------   ----- 
End-of-path arrival time (ps)           10255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:state_2\/main_2  macrocell61   9005  10255  319569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_1\/main_8
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 319787p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  318792  RISE       1
\master:BSPIM:state_1\/main_8               macrocell60     4757  10037  319787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb
Path End       : \master:BSPIM:state_2\/main_8
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 319787p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10037
-------------------------------------   ----- 
End-of-path arrival time (ps)           10037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/f0_blk_stat_comb  datapathcell7   5280   5280  318792  RISE       1
\master:BSPIM:state_2\/main_8               macrocell61     4757  10037  319787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:mosi_reg\/main_3
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 321393p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q        macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:mosi_reg\/main_3  macrocell57   7180   8430  321393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_104/main_0
Capture Clock  : Net_104/clock_0
Path slack     : 321978p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  318459  RISE       1
Net_104/main_0            macrocell3    6596   7846  321978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:load_cond\/main_0
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 321978p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7846
-------------------------------------   ---- 
End-of-path arrival time (ps)           7846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q         macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:load_cond\/main_0  macrocell55   6596   7846  321978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : Net_105/main_0
Capture Clock  : Net_105/clock_0
Path slack     : 321987p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q  macrocell61   1250   1250  318459  RISE       1
Net_105/main_0            macrocell4    6587   7837  321987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_0\/main_0
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 321987p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7837
-------------------------------------   ---- 
End-of-path arrival time (ps)           7837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:state_0\/main_0  macrocell59   6587   7837  321987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u1\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 322007p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  321086  RISE       1
\master:BSPIM:sR16:Dp:u1\/cs_addr_1  datapathcell8   3776   5026  322007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:sR16:Dp:u0\/cs_addr_1
Capture Clock  : \master:BSPIM:sR16:Dp:u0\/clock
Path slack     : 322022p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6300
----------------------------------------   ------ 
End-of-path required time (ps)             327033

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q             macrocell60     1250   1250  321086  RISE       1
\master:BSPIM:sR16:Dp:u0\/cs_addr_1  datapathcell7   3762   5012  322022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:ld_ident\/main_3
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 322467p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  313564  RISE       1
\master:BSPIM:ld_ident\/main_3     macrocell54   5247   7357  322467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_1\/main_3
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 322467p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  313564  RISE       1
\master:BSPIM:state_1\/main_3      macrocell60   5247   7357  322467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:state_2\/main_3
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 322467p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7357
-------------------------------------   ---- 
End-of-path arrival time (ps)           7357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  313564  RISE       1
\master:BSPIM:state_2\/main_3      macrocell61   5247   7357  322467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:mosi_reg\/main_5
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 322477p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7347
-------------------------------------   ---- 
End-of-path arrival time (ps)           7347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  313564  RISE       1
\master:BSPIM:mosi_reg\/main_5     macrocell57   5237   7347  322477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:ld_ident\/main_0
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 323053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:ld_ident\/main_0  macrocell54   5521   6771  323053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_1\/main_0
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 323053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:state_1\/main_0  macrocell60   5521   6771  323053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:state_2\/main_0
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 323053p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q       macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:state_2\/main_0  macrocell61   5521   6771  323053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:ld_ident\/main_5
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 323055p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  314700  RISE       1
\master:BSPIM:ld_ident\/main_5     macrocell54   4658   6768  323055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_1\/main_5
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 323055p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  314700  RISE       1
\master:BSPIM:state_1\/main_5      macrocell60   4658   6768  323055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:state_2\/main_5
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 323055p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6768
-------------------------------------   ---- 
End-of-path arrival time (ps)           6768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  314700  RISE       1
\master:BSPIM:state_2\/main_5      macrocell61   4658   6768  323055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:ld_ident\/main_4
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 323071p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  314730  RISE       1
\master:BSPIM:ld_ident\/main_4     macrocell54   4642   6752  323071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_1\/main_4
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 323071p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  314730  RISE       1
\master:BSPIM:state_1\/main_4      macrocell60   4642   6752  323071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:state_2\/main_4
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 323071p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  314730  RISE       1
\master:BSPIM:state_2\/main_4      macrocell61   4642   6752  323071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:mosi_reg\/main_1
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 323076p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6747
-------------------------------------   ---- 
End-of-path arrival time (ps)           6747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q        macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:mosi_reg\/main_1  macrocell57   5497   6747  323076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_4
Path End       : \master:BSPIM:load_cond\/main_3
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 323505p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6319
-------------------------------------   ---- 
End-of-path arrival time (ps)           6319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_4  count7cell    2110   2110  313564  RISE       1
\master:BSPIM:load_cond\/main_3    macrocell55   4209   6319  323505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:mosi_reg\/main_7
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 323612p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  314700  RISE       1
\master:BSPIM:mosi_reg\/main_7     macrocell57   4101   6211  323612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:mosi_reg\/main_6
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 323643p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6181
-------------------------------------   ---- 
End-of-path arrival time (ps)           6181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  314730  RISE       1
\master:BSPIM:mosi_reg\/main_6     macrocell57   4071   6181  323643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_104/main_1
Capture Clock  : Net_104/clock_0
Path slack     : 323841p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  321086  RISE       1
Net_104/main_1            macrocell3    4733   5983  323841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:load_cond\/main_1
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 323841p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q         macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:load_cond\/main_1  macrocell55   4733   5983  323841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : Net_105/main_1
Capture Clock  : Net_105/clock_0
Path slack     : 323854p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q  macrocell60   1250   1250  321086  RISE       1
Net_105/main_1            macrocell4    4720   5970  323854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_0\/main_1
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 323854p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5970
-------------------------------------   ---- 
End-of-path arrival time (ps)           5970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:state_0\/main_1  macrocell59   4720   5970  323854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:ld_ident\/main_6
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324203p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:ld_ident\/main_6     macrocell54   3511   5621  324203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_1\/main_6
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324203p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:state_1\/main_6      macrocell60   3511   5621  324203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:state_2\/main_6
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324203p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5621
-------------------------------------   ---- 
End-of-path arrival time (ps)           5621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:state_2\/main_6      macrocell61   3511   5621  324203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_2\/q
Path End       : \master:BSPIM:cnt_enable\/main_0
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 324292p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_2\/q          macrocell61   1250   1250  318459  RISE       1
\master:BSPIM:cnt_enable\/main_0  macrocell53   4281   5531  324292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:ld_ident\/main_7
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324346p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:ld_ident\/main_7     macrocell54   3367   5477  324346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_1\/main_7
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324346p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:state_1\/main_7      macrocell60   3367   5477  324346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:state_2\/main_7
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324346p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:state_2\/main_7      macrocell61   3367   5477  324346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:mosi_reg\/main_9
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324359p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:mosi_reg\/main_9     macrocell57   3354   5464  324359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:mosi_reg\/main_8
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324360p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:mosi_reg\/main_8     macrocell57   3354   5464  324360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:ld_ident\/main_8
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324399p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q       macrocell54   1250   1250  324399  RISE       1
\master:BSPIM:ld_ident\/main_8  macrocell54   4174   5424  324399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_1\/main_9
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324399p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  324399  RISE       1
\master:BSPIM:state_1\/main_9  macrocell60   4174   5424  324399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:state_2\/main_9
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324399p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5424
-------------------------------------   ---- 
End-of-path arrival time (ps)           5424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q      macrocell54   1250   1250  324399  RISE       1
\master:BSPIM:state_2\/main_9  macrocell61   4174   5424  324399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_105/q
Path End       : Net_105/main_3
Capture Clock  : Net_105/clock_0
Path slack     : 324763p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell4          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_105/q       macrocell4    1250   1250  324763  RISE       1
Net_105/main_3  macrocell4    3810   5060  324763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:cnt_enable\/main_1
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 324804p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q          macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:cnt_enable\/main_1  macrocell53   3769   5019  324804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:mosi_reg\/main_2
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324821p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:mosi_reg\/main_2  macrocell57   3752   5002  324821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:ld_ident\/main_1
Capture Clock  : \master:BSPIM:ld_ident\/clock_0
Path slack     : 324933p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q        macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:ld_ident\/main_1  macrocell54   3640   4890  324933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_1\/main_1
Capture Clock  : \master:BSPIM:state_1\/clock_0
Path slack     : 324933p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:state_1\/main_1  macrocell60   3640   4890  324933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_1\/q
Path End       : \master:BSPIM:state_2\/main_1
Capture Clock  : \master:BSPIM:state_2\/clock_0
Path slack     : 324933p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_1\/clock_0                             macrocell60         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_1\/q       macrocell60   1250   1250  321086  RISE       1
\master:BSPIM:state_2\/main_1  macrocell61   3640   4890  324933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_2\/clock_0                             macrocell61         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:ld_ident\/q
Path End       : \master:BSPIM:mosi_reg\/main_10
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 324976p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:ld_ident\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:ld_ident\/q        macrocell54   1250   1250  324399  RISE       1
\master:BSPIM:mosi_reg\/main_10  macrocell57   3597   4847  324976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_104/q
Path End       : Net_104/main_3
Capture Clock  : Net_104/clock_0
Path slack     : 325070p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name        model name   delay     AT   slack  edge  Fanout
--------------  -----------  -----  -----  ------  ----  ------
Net_104/q       macrocell3    1250   1250  325070  RISE       1
Net_104/main_3  macrocell3    3504   4754  325070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_1
Path End       : \master:BSPIM:load_cond\/main_6
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325082p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_1  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:load_cond\/main_6    macrocell55   2632   4742  325082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:sR16:Dp:u0\/sol_msb
Path End       : \master:BSPIM:sR16:Dp:u1\/sir
Capture Clock  : \master:BSPIM:sR16:Dp:u1\/clock
Path slack     : 325143p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -6540
----------------------------------------   ------ 
End-of-path required time (ps)             326793

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       1650
-------------------------------------   ---- 
End-of-path arrival time (ps)           1650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u0\/clock                            datapathcell7       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\master:BSPIM:sR16:Dp:u0\/sol_msb  datapathcell7   1650   1650  325143  RISE       1
\master:BSPIM:sR16:Dp:u1\/sir      datapathcell8      0   1650  325143  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:sR16:Dp:u1\/clock                            datapathcell8       0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:BitCounter\/enable
Capture Clock  : \master:BSPIM:BitCounter\/clock
Path slack     : 325356p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3340
----------------------------------------   ------ 
End-of-path required time (ps)             329993

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  325356  RISE       1
\master:BSPIM:BitCounter\/enable  count7cell    3387   4637  325356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_2
Path End       : \master:BSPIM:load_cond\/main_5
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325383p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4440
-------------------------------------   ---- 
End-of-path arrival time (ps)           4440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_2  count7cell    2110   2110  314700  RISE       1
\master:BSPIM:load_cond\/main_5    macrocell55   2330   4440  325383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_0
Path End       : \master:BSPIM:load_cond\/main_7
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325392p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_0  count7cell    2110   2110  315447  RISE       1
\master:BSPIM:load_cond\/main_7    macrocell55   2321   4431  325392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:BitCounter\/count_3
Path End       : \master:BSPIM:load_cond\/main_4
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325394p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:BitCounter\/count_3  count7cell    2110   2110  314730  RISE       1
\master:BSPIM:load_cond\/main_4    macrocell55   2319   4429  325394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_105/main_2
Capture Clock  : Net_105/clock_0
Path slack     : 325670p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  314963  RISE       1
Net_105/main_2            macrocell4    2903   4153  325670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_105/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:state_0\/main_2
Capture Clock  : \master:BSPIM:state_0\/clock_0
Path slack     : 325670p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4153
-------------------------------------   ---- 
End-of-path arrival time (ps)           4153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q       macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:state_0\/main_2  macrocell59   2903   4153  325670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : Net_104/main_2
Capture Clock  : Net_104/clock_0
Path slack     : 325672p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q  macrocell59   1250   1250  314963  RISE       1
Net_104/main_2            macrocell3    2901   4151  325672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_104/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:state_0\/q
Path End       : \master:BSPIM:load_cond\/main_2
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 325672p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4151
-------------------------------------   ---- 
End-of-path arrival time (ps)           4151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:state_0\/clock_0                             macrocell59         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:state_0\/q         macrocell59   1250   1250  314963  RISE       1
\master:BSPIM:load_cond\/main_2  macrocell55   2901   4151  325672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:cnt_enable\/q
Path End       : \master:BSPIM:cnt_enable\/main_3
Capture Clock  : \master:BSPIM:cnt_enable\/clock_0
Path slack     : 325957p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:cnt_enable\/q       macrocell53   1250   1250  325356  RISE       1
\master:BSPIM:cnt_enable\/main_3  macrocell53   2617   3867  325957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:cnt_enable\/clock_0                          macrocell53         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:load_cond\/q
Path End       : \master:BSPIM:load_cond\/main_8
Capture Clock  : \master:BSPIM:load_cond\/clock_0
Path slack     : 326273p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:load_cond\/q       macrocell55   1250   1250  326273  RISE       1
\master:BSPIM:load_cond\/main_8  macrocell55   2300   3550  326273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:load_cond\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \master:BSPIM:mosi_reg\/q
Path End       : \master:BSPIM:mosi_reg\/main_0
Capture Clock  : \master:BSPIM:mosi_reg\/clock_0
Path slack     : 326286p

Capture Clock Arrival Time                      0
+ Clock path delay                              0
+ Cycle adjust (clock:R#1 vs. clock:R#2)   333333
- Setup time                                -3510
----------------------------------------   ------ 
End-of-path required time (ps)             329823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\master:BSPIM:mosi_reg\/q       macrocell57   1250   1250  326286  RISE       1
\master:BSPIM:mosi_reg\/main_0  macrocell57   2288   3538  326286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\master:BSPIM:mosi_reg\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2142642p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17735
-------------------------------------   ----- 
End-of-path arrival time (ps)           17735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/main_0      macrocell46     4336  10016  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk_enable_pre\/q           macrocell46     3350  13366  2142642  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   4369  17735  2142642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2143277p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                        -11520
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2155147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11870
-------------------------------------   ----- 
End-of-path arrival time (ps)           11870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q                       macrocell45     1250   1250  2143277  RISE       1
\UART_SBD:BUART:counter_load_not\/main_3           macrocell29     5028   6278  2143277  RISE       1
\UART_SBD:BUART:counter_load_not\/q                macrocell29     3350   9628  2143277  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2242  11870  2143277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2150602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14495
-------------------------------------   ----- 
End-of-path arrival time (ps)           14495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  2150602  RISE       1
\UART_SBD:BUART:rx_status_4\/main_1                 macrocell43     2931   8211  2150602  RISE       1
\UART_SBD:BUART:rx_status_4\/q                      macrocell43     3350  11561  2150602  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_4                 statusicell3    2934  14495  2150602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_SBD:BUART:sTX:TxSts\/clock
Path slack     : 2151973p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13123
-------------------------------------   ----- 
End-of-path arrival time (ps)           13123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  2151973  RISE       1
\UART_SBD:BUART:tx_status_0\/main_2                 macrocell50     2241   7521  2151973  RISE       1
\UART_SBD:BUART:tx_status_0\/q                      macrocell50     3350  10871  2151973  RISE       1
\UART_SBD:BUART:sTX:TxSts\/status_0                 statusicell4    2252  13123  2151973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_SBD:BUART:sRX:RxBitCounter\/clock
Path slack     : 2152056p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2162447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10390
-------------------------------------   ----- 
End-of-path arrival time (ps)           10390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q   macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_counter_load\/main_0  macrocell34   3477   4727  2152056  RISE       1
\UART_SBD:BUART:rx_counter_load\/q       macrocell34   3350   8077  2152056  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/load   count7cell    2313  10390  2152056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_SBD:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_SBD:BUART:tx_bitclk\/clock_0
Path slack     : 2153141p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10016
-------------------------------------   ----- 
End-of-path arrival time (ps)           10016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  2142642  RISE       1
\UART_SBD:BUART:tx_bitclk\/main_0                 macrocell45     4336  10016  2153141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell45         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_SBD:BUART:txn\/main_3
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2153615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9541
-------------------------------------   ---- 
End-of-path arrival time (ps)           9541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  2153615  RISE       1
\UART_SBD:BUART:txn\/main_3                macrocell52     2261   9541  2153615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154237p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q                macrocell47     1250   1250  2144090  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4890   6140  2154237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154297p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q       macrocell32     1250   1250  2152056  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4819   6069  2154297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155596p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q                macrocell38     1250   1250  2152935  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   3521   4771  2155596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_SBD:BUART:tx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2155635p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7521
-------------------------------------   ---- 
End-of-path arrival time (ps)           7521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  2151973  RISE       1
\UART_SBD:BUART:tx_state_0\/main_2                  macrocell47     2241   7521  2155635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_10
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2155911p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7246
-------------------------------------   ---- 
End-of-path arrival time (ps)           7246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell30   1250   1250  2152262  RISE       1
\UART_SBD:BUART:rx_state_0\/main_10  macrocell38   5996   7246  2155911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2155920p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7237
-------------------------------------   ---- 
End-of-path arrival time (ps)           7237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell30   1250   1250  2152262  RISE       1
\UART_SBD:BUART:rx_status_3\/main_7  macrocell42   5987   7237  2155920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:txn\/main_5
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2155946p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7211
-------------------------------------   ---- 
End-of-path arrival time (ps)           7211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q  macrocell45   1250   1250  2143277  RISE       1
\UART_SBD:BUART:txn\/main_5   macrocell52   5961   7211  2155946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_SBD:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155972p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6290
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q                macrocell48     1250   1250  2145157  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3155   4405  2155972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2156470p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell45   1250   1250  2143277  RISE       1
\UART_SBD:BUART:tx_state_0\/main_4  macrocell47   5437   6687  2156470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2156470p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6687
-------------------------------------   ---- 
End-of-path arrival time (ps)           6687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell45   1250   1250  2143277  RISE       1
\UART_SBD:BUART:tx_state_1\/main_3  macrocell48   5437   6687  2156470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156807p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  2156807  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2310   3560  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_bitclk\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2156879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6278
-------------------------------------   ---- 
End-of-path arrival time (ps)           6278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_bitclk\/clock_0                         macrocell45         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_bitclk\/q        macrocell45   1250   1250  2143277  RISE       1
\UART_SBD:BUART:tx_state_2\/main_3  macrocell49   5028   6278  2156879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:txn\/main_2
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2157009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q  macrocell47   1250   1250  2144090  RISE       1
\UART_SBD:BUART:txn\/main_2    macrocell52   4898   6148  2157009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2157692p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell47   1250   1250  2144090  RISE       1
\UART_SBD:BUART:tx_state_2\/main_1  macrocell49   4214   5464  2157692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_0\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158159  RISE       1
\UART_SBD:BUART:pollcount_0\/main_0        macrocell30   2888   4998  2158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:pollcount_1\/main_0
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158159  RISE       1
\UART_SBD:BUART:pollcount_1\/main_0        macrocell31   2888   4998  2158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158159p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4998
-------------------------------------   ---- 
End-of-path arrival time (ps)           4998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  2158159  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_0   macrocell33   2888   4998  2158159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_0\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158172  RISE       1
\UART_SBD:BUART:pollcount_0\/main_1        macrocell30   2875   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:pollcount_1\/main_1
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158172  RISE       1
\UART_SBD:BUART:pollcount_1\/main_1        macrocell31   2875   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158172p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  2158172  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_1   macrocell33   2875   4985  2158172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_SBD:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_SBD:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158174p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  2158174  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/main_2   macrocell33   2872   4982  2158174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell47   1250   1250  2144090  RISE       1
\UART_SBD:BUART:tx_state_0\/main_1  macrocell47   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_0\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_1
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2158224p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_0\/q       macrocell47   1250   1250  2144090  RISE       1
\UART_SBD:BUART:tx_state_1\/main_1  macrocell48   3682   4932  2158224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158244  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_7       macrocell36   2802   4912  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_0\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158244  RISE       1
\UART_SBD:BUART:rx_state_0\/main_7         macrocell38   2802   4912  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_3\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4912
-------------------------------------   ---- 
End-of-path arrival time (ps)           4912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158244  RISE       1
\UART_SBD:BUART:rx_state_3\/main_7         macrocell40   2802   4912  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_last\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_9
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158246p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_last\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_last\/q          macrocell35   1250   1250  2158246  RISE       1
\UART_SBD:BUART:rx_state_2\/main_9  macrocell39   3660   4910  2158246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_SBD:BUART:rx_state_2\/main_7
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158247p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  2158244  RISE       1
\UART_SBD:BUART:rx_state_2\/main_7         macrocell39   2800   4910  2158247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158248  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_6       macrocell36   2798   4908  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_0\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158248  RISE       1
\UART_SBD:BUART:rx_state_0\/main_6         macrocell38   2798   4908  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_3\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158248  RISE       1
\UART_SBD:BUART:rx_state_3\/main_6         macrocell40   2798   4908  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158252  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_5       macrocell36   2795   4905  2158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_0\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158252  RISE       1
\UART_SBD:BUART:rx_state_0\/main_5         macrocell38   2795   4905  2158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158252p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158252  RISE       1
\UART_SBD:BUART:rx_state_3\/main_5         macrocell40   2795   4905  2158252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_SBD:BUART:rx_state_2\/main_6
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  2158248  RISE       1
\UART_SBD:BUART:rx_state_2\/main_6         macrocell39   2786   4896  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_SBD:BUART:rx_state_2\/main_5
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158264p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  2158252  RISE       1
\UART_SBD:BUART:rx_state_2\/main_5         macrocell39   2782   4892  2158264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_0    macrocell36   3477   4727  2158430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_state_0\/main_0      macrocell38   3477   4727  2158430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_state_3\/main_0      macrocell40   3477   4727  2158430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_8
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158498p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q      macrocell31   1250   1250  2152258  RISE       1
\UART_SBD:BUART:rx_state_0\/main_8  macrocell38   3408   4658  2158498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_5
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell31   1250   1250  2152258  RISE       1
\UART_SBD:BUART:rx_status_3\/main_5  macrocell42   3398   4648  2158509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  2156807  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_2  macrocell36   3397   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2156807  RISE       1
\UART_SBD:BUART:rx_state_0\/main_2   macrocell38   3397   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2158510p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2156807  RISE       1
\UART_SBD:BUART:rx_state_3\/main_2   macrocell40   3397   4647  2158510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2156807  RISE       1
\UART_SBD:BUART:rx_state_2\/main_2   macrocell39   3387   4637  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_bitclk_enable\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_2
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158519p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4637
-------------------------------------   ---- 
End-of-path arrival time (ps)           4637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2156807  RISE       1
\UART_SBD:BUART:rx_status_3\/main_2  macrocell42   3387   4637  2158519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_state_2\/main_0      macrocell39   3196   4446  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q      macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_0  macrocell41   3196   4446  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_address_detected\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_0
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2158710p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4446
-------------------------------------   ---- 
End-of-path arrival time (ps)           4446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_address_detected\/clock_0               macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_address_detected\/q  macrocell32   1250   1250  2152056  RISE       1
\UART_SBD:BUART:rx_status_3\/main_0     macrocell42   3196   4446  2158710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2158759p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4398
-------------------------------------   ---- 
End-of-path arrival time (ps)           4398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell48   1250   1250  2145157  RISE       1
\UART_SBD:BUART:tx_state_2\/main_0  macrocell49   3148   4398  2158759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2158766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell48   1250   1250  2145157  RISE       1
\UART_SBD:BUART:tx_state_0\/main_0  macrocell47   3141   4391  2158766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_0
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2158766p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q       macrocell48   1250   1250  2145157  RISE       1
\UART_SBD:BUART:tx_state_1\/main_0  macrocell48   3141   4391  2158766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_1\/q
Path End       : \UART_SBD:BUART:txn\/main_1
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2158767p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4390
-------------------------------------   ---- 
End-of-path arrival time (ps)           4390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_1\/q  macrocell48   1250   1250  2145157  RISE       1
\UART_SBD:BUART:txn\/main_1    macrocell52   3140   4390  2158767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:txn\/main_4
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2158924p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4233
-------------------------------------   ---- 
End-of-path arrival time (ps)           4233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q  macrocell49   1250   1250  2145323  RISE       1
\UART_SBD:BUART:txn\/main_4    macrocell52   2983   4233  2158924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_2\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_2\/clock_0
Path slack     : 2158925p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell49   1250   1250  2145323  RISE       1
\UART_SBD:BUART:tx_state_2\/main_2  macrocell49   2982   4232  2158925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:tx_state_0\/clock_0
Path slack     : 2159060p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell49   1250   1250  2145323  RISE       1
\UART_SBD:BUART:tx_state_0\/main_3  macrocell47   2847   4097  2159060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_0\/clock_0                        macrocell47         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:tx_state_2\/q
Path End       : \UART_SBD:BUART:tx_state_1\/main_2
Capture Clock  : \UART_SBD:BUART:tx_state_1\/clock_0
Path slack     : 2159060p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4097
-------------------------------------   ---- 
End-of-path arrival time (ps)           4097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_2\/clock_0                        macrocell49         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:tx_state_2\/q       macrocell49   1250   1250  2145323  RISE       1
\UART_SBD:BUART:tx_state_1\/main_2  macrocell48   2847   4097  2159060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:tx_state_1\/clock_0                        macrocell48         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_status_3\/q
Path End       : \UART_SBD:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_SBD:BUART:sRX:RxSts\/clock
Path slack     : 2159299p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2165097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5797
-------------------------------------   ---- 
End-of-path arrival time (ps)           5797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_status_3\/q       macrocell42    1250   1250  2159299  RISE       1
\UART_SBD:BUART:sRX:RxSts\/status_3  statusicell3   4547   5797  2159299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159309p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q         macrocell38   1250   1250  2152935  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_1  macrocell36   2598   3848  2159309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159309p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell38   1250   1250  2152935  RISE       1
\UART_SBD:BUART:rx_state_0\/main_1  macrocell38   2598   3848  2159309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159309p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell38   1250   1250  2152935  RISE       1
\UART_SBD:BUART:rx_state_3\/main_1  macrocell40   2598   3848  2159309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q       macrocell38   1250   1250  2152935  RISE       1
\UART_SBD:BUART:rx_state_2\/main_1  macrocell39   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q               macrocell38   1250   1250  2152935  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_1  macrocell41   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_0\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_1
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_0\/q        macrocell38   1250   1250  2152935  RISE       1
\UART_SBD:BUART:rx_status_3\/main_1  macrocell42   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q         macrocell39   1250   1250  2152940  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_4  macrocell36   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell39   1250   1250  2152940  RISE       1
\UART_SBD:BUART:rx_state_0\/main_4  macrocell38   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159313p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell39   1250   1250  2152940  RISE       1
\UART_SBD:BUART:rx_state_3\/main_4  macrocell40   2593   3843  2159313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_4
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q       macrocell39   1250   1250  2152940  RISE       1
\UART_SBD:BUART:rx_state_2\/main_4  macrocell39   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q               macrocell39   1250   1250  2152940  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_3  macrocell41   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_2\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_4
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_2\/q        macrocell39   1250   1250  2152940  RISE       1
\UART_SBD:BUART:rx_status_3\/main_4  macrocell42   2593   3843  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_2\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_2\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell40   1250   1250  2152944  RISE       1
\UART_SBD:BUART:rx_state_2\/main_3  macrocell39   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_2\/clock_0                        macrocell39         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_SBD:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q               macrocell40   1250   1250  2152944  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/main_2  macrocell41   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_stop1_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_status_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_status_3\/clock_0
Path slack     : 2159314p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q        macrocell40   1250   1250  2152944  RISE       1
\UART_SBD:BUART:rx_status_3\/main_3  macrocell42   2592   3842  2159314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_status_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_SBD:BUART:rx_load_fifo\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q         macrocell40   1250   1250  2152944  RISE       1
\UART_SBD:BUART:rx_load_fifo\/main_3  macrocell36   2589   3839  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_0\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_0\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell40   1250   1250  2152944  RISE       1
\UART_SBD:BUART:rx_state_0\/main_3  macrocell38   2589   3839  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_0\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_state_3\/q
Path End       : \UART_SBD:BUART:rx_state_3\/main_3
Capture Clock  : \UART_SBD:BUART:rx_state_3\/clock_0
Path slack     : 2159318p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_state_3\/q       macrocell40   1250   1250  2152944  RISE       1
\UART_SBD:BUART:rx_state_3\/main_3  macrocell40   2589   3839  2159318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_state_3\/clock_0                        macrocell40         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:txn\/q
Path End       : \UART_SBD:BUART:txn\/main_0
Capture Clock  : \UART_SBD:BUART:txn\/clock_0
Path slack     : 2159381p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3776
-------------------------------------   ---- 
End-of-path arrival time (ps)           3776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:txn\/q       macrocell52   1250   1250  2159381  RISE       1
\UART_SBD:BUART:txn\/main_0  macrocell52   2526   3776  2159381  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:txn\/clock_0                               macrocell52         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_1\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_2
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159599p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_1\/q       macrocell31   1250   1250  2152258  RISE       1
\UART_SBD:BUART:pollcount_1\/main_2  macrocell31   2308   3558  2159599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_0\/main_3
Capture Clock  : \UART_SBD:BUART:pollcount_0\/clock_0
Path slack     : 2159602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell30   1250   1250  2152262  RISE       1
\UART_SBD:BUART:pollcount_0\/main_3  macrocell30   2304   3554  2159602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:pollcount_0\/q
Path End       : \UART_SBD:BUART:pollcount_1\/main_4
Capture Clock  : \UART_SBD:BUART:pollcount_1\/clock_0
Path slack     : 2159602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_0\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_SBD:BUART:pollcount_0\/q       macrocell30   1250   1250  2152262  RISE       1
\UART_SBD:BUART:pollcount_1\/main_4  macrocell31   2304   3554  2159602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:pollcount_1\/clock_0                       macrocell31         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_SBD:BUART:rx_load_fifo\/q
Path End       : \UART_SBD:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_SBD:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2160051p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_SBD_IntClock:R#1 vs. UART_SBD_IntClock:R#2)   2166667
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2164737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:rx_load_fifo\/clock_0                      macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_SBD:BUART:rx_load_fifo\/q            macrocell36     1250   1250  2154920  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   3435   4685  2160051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_SBD:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Airmar:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Airmar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26018203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17174
-------------------------------------   ----- 
End-of-path arrival time (ps)           17174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  26018203  RISE       1
\Airmar:BUART:tx_bitclk_enable_pre\/main_0      macrocell23     2888   8568  26018203  RISE       1
\Airmar:BUART:tx_bitclk_enable_pre\/q           macrocell23     3350  11918  26018203  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   5256  17174  26018203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_1\/q
Path End       : \Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 26018505p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                     -11520
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11642
-------------------------------------   ----- 
End-of-path arrival time (ps)           11642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_1\/q                      macrocell25     1250   1250  26018505  RISE       1
\Airmar:BUART:counter_load_not\/main_0           macrocell8      4113   5363  26018505  RISE       1
\Airmar:BUART:counter_load_not\/q                macrocell8      3350   8713  26018505  RISE       1
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2930  11642  26018505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Airmar:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Airmar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26021441p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -5210
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26036457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15016
-------------------------------------   ----- 
End-of-path arrival time (ps)           15016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN1_1/q                                macrocell2      1250   1250  26021441  RISE       1
\Airmar:BUART:rx_postpoll\/main_1         macrocell14     3116   4366  26021441  RISE       1
\Airmar:BUART:rx_postpoll\/q              macrocell14     3350   7716  26021441  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   7300  15016  26021441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Airmar:BUART:sRX:RxSts\/status_4
Capture Clock  : \Airmar:BUART:sRX:RxSts\/clock
Path slack     : 26023589p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16508
-------------------------------------   ----- 
End-of-path arrival time (ps)           16508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  26023589  RISE       1
\Airmar:BUART:rx_status_4\/main_1                 macrocell20     2292   7572  26023589  RISE       1
\Airmar:BUART:rx_status_4\/q                      macrocell20     3350  10922  26023589  RISE       1
\Airmar:BUART:sRX:RxSts\/status_4                 statusicell1    5585  16508  26023589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Airmar:BUART:sTX:TxSts\/status_0
Capture Clock  : \Airmar:BUART:sTX:TxSts\/clock
Path slack     : 26025673p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14423
-------------------------------------   ----- 
End-of-path arrival time (ps)           14423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  26025673  RISE       1
\Airmar:BUART:tx_status_0\/main_2                 macrocell27     3486   8766  26025673  RISE       1
\Airmar:BUART:tx_status_0\/q                      macrocell27     3350  12116  26025673  RISE       1
\Airmar:BUART:sTX:TxSts\/status_0                 statusicell2    2308  14423  26025673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxSts\/clock                             statusicell2        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Airmar:BUART:sRX:RxBitCounter\/clock
Path slack     : 26026885p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -4220
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10561
-------------------------------------   ----- 
End-of-path arrival time (ps)           10561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q   macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_counter_load\/main_0  macrocell11   3650   4900  26026885  RISE       1
\Airmar:BUART:rx_counter_load\/q       macrocell11   3350   8250  26026885  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/load   count7cell    2311  10561  26026885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:TxShifter:u0\/so_comb
Path End       : Net_99/main_2
Capture Clock  : Net_99/clock_0
Path slack     : 26027958p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10199
-------------------------------------   ----- 
End-of-path arrival time (ps)           10199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  26027958  RISE       1
Net_99/main_2                            macrocell7      2919  10199  26027958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Airmar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029101p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6300
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6266
-------------------------------------   ---- 
End-of-path arrival time (ps)           6266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q       macrocell9      1250   1250  26026885  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5016   6266  26029101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Airmar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029292p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6300
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q                macrocell15     1250   1250  26027062  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4825   6075  26029292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Airmar:BUART:tx_state_0\/main_2
Capture Clock  : \Airmar:BUART:tx_state_0\/clock_0
Path slack     : 26029391p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8766
-------------------------------------   ---- 
End-of-path arrival time (ps)           8766
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  26025673  RISE       1
\Airmar:BUART:tx_state_0\/main_2                  macrocell24     3486   8766  26029391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_1\/q
Path End       : \Airmar:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Airmar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26029446p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_1\/q                macrocell25     1250   1250  26018505  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4681   5931  26029446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Airmar:BUART:tx_bitclk\/main_0
Capture Clock  : \Airmar:BUART:tx_bitclk\/clock_0
Path slack     : 26029551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8606
-------------------------------------   ---- 
End-of-path arrival time (ps)           8606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  26018203  RISE       1
\Airmar:BUART:tx_bitclk\/main_0                 macrocell22     2926   8606  26029551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_bitclk\/clock_0                           macrocell22         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Airmar:BUART:rx_status_3\/main_6
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26030566p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7591
-------------------------------------   ---- 
End-of-path arrival time (ps)           7591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                         macrocell2    1250   1250  26021441  RISE       1
\Airmar:BUART:rx_status_3\/main_6  macrocell19   6341   7591  26030566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \Airmar:BUART:rx_state_0\/main_6
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26030576p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7581
-------------------------------------   ---- 
End-of-path arrival time (ps)           7581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                        macrocell2    1250   1250  26021441  RISE       1
\Airmar:BUART:rx_state_0\/main_6  macrocell15   6331   7581  26030576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Airmar:BUART:rx_state_0\/main_7
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26030622p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7535
-------------------------------------   ---- 
End-of-path arrival time (ps)           7535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                        macrocell1    1250   1250  26022024  RISE       1
\Airmar:BUART:rx_state_0\/main_7  macrocell15   6285   7535  26030622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \Airmar:BUART:rx_status_3\/main_7
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26031178p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6979
-------------------------------------   ---- 
End-of-path arrival time (ps)           6979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                         macrocell1    1250   1250  26022024  RISE       1
\Airmar:BUART:rx_status_3\/main_7  macrocell19   5729   6979  26031178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_0\/q
Path End       : \Airmar:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Airmar:BUART:sTX:TxShifter:u0\/clock
Path slack     : 26031240p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6290
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_0\/q                macrocell24     1250   1250  26019742  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2886   4136  26031240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sTX:TxShifter:u0\/clock                      datapathcell2       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26031336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  26031336  RISE       1
MODIN1_0/main_0                          macrocell1    4711   6821  26031336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26031336p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6821
-------------------------------------   ---- 
End-of-path arrival time (ps)           6821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  26031336  RISE       1
MODIN1_1/main_0                          macrocell2    4711   6821  26031336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_bitclk_enable\/q
Path End       : \Airmar:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Airmar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26031468p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -6300
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_bitclk_enable\/q          macrocell10     1250   1250  26031468  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2648   3898  26031468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26031657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  26031657  RISE       1
MODIN1_0/main_1                          macrocell1    4389   6499  26031657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26031657p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  26031657  RISE       1
MODIN1_1/main_1                          macrocell2    4389   6499  26031657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_bitclk_enable\/q
Path End       : \Airmar:BUART:rx_state_2\/main_2
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26031951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  26031468  RISE       1
\Airmar:BUART:rx_state_2\/main_2   macrocell16   4956   6206  26031951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_bitclk_enable\/q
Path End       : \Airmar:BUART:rx_status_3\/main_2
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26031951p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6206
-------------------------------------   ---- 
End-of-path arrival time (ps)           6206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  26031468  RISE       1
\Airmar:BUART:rx_status_3\/main_2  macrocell19   4956   6206  26031951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_bitclk_enable\/q
Path End       : \Airmar:BUART:rx_load_fifo\/main_2
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26032512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_bitclk_enable\/q   macrocell10   1250   1250  26031468  RISE       1
\Airmar:BUART:rx_load_fifo\/main_2  macrocell13   4395   5645  26032512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_bitclk_enable\/q
Path End       : \Airmar:BUART:rx_state_0\/main_2
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26032512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  26031468  RISE       1
\Airmar:BUART:rx_state_0\/main_2   macrocell15   4395   5645  26032512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_bitclk_enable\/q
Path End       : \Airmar:BUART:rx_state_3\/main_2
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26032512p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5645
-------------------------------------   ---- 
End-of-path arrival time (ps)           5645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  26031468  RISE       1
\Airmar:BUART:rx_state_3\/main_2   macrocell17   4395   5645  26032512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_2\/q
Path End       : \Airmar:BUART:rx_state_2\/main_4
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26032716p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_2\/q       macrocell16   1250   1250  26026923  RISE       1
\Airmar:BUART:rx_state_2\/main_4  macrocell16   4190   5440  26032716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_2\/q
Path End       : \Airmar:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Airmar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032716p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_2\/q               macrocell16   1250   1250  26026923  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/main_3  macrocell18   4190   5440  26032716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_2\/q
Path End       : \Airmar:BUART:rx_status_3\/main_4
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26032716p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_2\/q        macrocell16   1250   1250  26026923  RISE       1
\Airmar:BUART:rx_status_3\/main_4  macrocell19   4190   5440  26032716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_1\/q
Path End       : Net_99/main_0
Capture Clock  : Net_99/clock_0
Path slack     : 26032750p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_1\/q  macrocell25   1250   1250  26018505  RISE       1
Net_99/main_0                macrocell7    4157   5407  26032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_1\/q
Path End       : \Airmar:BUART:tx_state_2\/main_0
Capture Clock  : \Airmar:BUART:tx_state_2\/clock_0
Path slack     : 26032750p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_1\/q       macrocell25   1250   1250  26018505  RISE       1
\Airmar:BUART:tx_state_2\/main_0  macrocell26   4157   5407  26032750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_99/q
Path End       : Net_99/main_6
Capture Clock  : Net_99/clock_0
Path slack     : 26032763p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5394
-------------------------------------   ---- 
End-of-path arrival time (ps)           5394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1

Data path
pin name       model name   delay     AT     slack  edge  Fanout
-------------  -----------  -----  -----  --------  ----  ------
Net_99/q       macrocell7    1250   1250  26032763  RISE       1
Net_99/main_6  macrocell7    4144   5394  26032763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_1\/q
Path End       : \Airmar:BUART:tx_state_1\/main_0
Capture Clock  : \Airmar:BUART:tx_state_1\/clock_0
Path slack     : 26032794p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5363
-------------------------------------   ---- 
End-of-path arrival time (ps)           5363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_1\/q       macrocell25   1250   1250  26018505  RISE       1
\Airmar:BUART:tx_state_1\/main_0  macrocell25   4113   5363  26032794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_2
Path End       : \Airmar:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Airmar:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26032834p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5323
-------------------------------------   ---- 
End-of-path arrival time (ps)           5323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  26031336  RISE       1
\Airmar:BUART:rx_bitclk_enable\/main_0   macrocell10   3213   5323  26032834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_load_fifo\/q
Path End       : \Airmar:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Airmar:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26032866p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -1930
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6870
-------------------------------------   ---- 
End-of-path arrival time (ps)           6870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_load_fifo\/q            macrocell13     1250   1250  26025784  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   5620   6870  26032866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_0\/q
Path End       : Net_99/main_1
Capture Clock  : Net_99/clock_0
Path slack     : 26033116p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_0\/q  macrocell24   1250   1250  26019742  RISE       1
Net_99/main_1                macrocell7    3791   5041  26033116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_0\/q
Path End       : \Airmar:BUART:tx_state_2\/main_1
Capture Clock  : \Airmar:BUART:tx_state_2\/clock_0
Path slack     : 26033116p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5041
-------------------------------------   ---- 
End-of-path arrival time (ps)           5041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_0\/q       macrocell24   1250   1250  26019742  RISE       1
\Airmar:BUART:tx_state_2\/main_1  macrocell26   3791   5041  26033116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_1
Path End       : \Airmar:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Airmar:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033140p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5017
-------------------------------------   ---- 
End-of-path arrival time (ps)           5017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  26031657  RISE       1
\Airmar:BUART:rx_bitclk_enable\/main_1   macrocell10   2907   5017  26033140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_0
Path End       : \Airmar:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Airmar:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5005
-------------------------------------   ---- 
End-of-path arrival time (ps)           5005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  26033152  RISE       1
\Airmar:BUART:rx_bitclk_enable\/main_2   macrocell10   2895   5005  26033152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_bitclk_enable\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Airmar:BUART:rx_load_fifo\/main_7
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26033231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  26033231  RISE       1
\Airmar:BUART:rx_load_fifo\/main_7       macrocell13   2816   4926  26033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Airmar:BUART:rx_state_0\/main_10
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26033231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  26033231  RISE       1
\Airmar:BUART:rx_state_0\/main_10        macrocell15   2816   4926  26033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Airmar:BUART:rx_state_3\/main_7
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26033231p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  26033231  RISE       1
\Airmar:BUART:rx_state_3\/main_7         macrocell17   2816   4926  26033231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_4
Path End       : \Airmar:BUART:rx_state_2\/main_9
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26033244p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  26033231  RISE       1
\Airmar:BUART:rx_state_2\/main_9         macrocell16   2803   4913  26033244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Airmar:BUART:rx_load_fifo\/main_6
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26033250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  26033250  RISE       1
\Airmar:BUART:rx_load_fifo\/main_6       macrocell13   2797   4907  26033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Airmar:BUART:rx_state_0\/main_9
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26033250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  26033250  RISE       1
\Airmar:BUART:rx_state_0\/main_9         macrocell15   2797   4907  26033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Airmar:BUART:rx_state_3\/main_6
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26033250p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4907
-------------------------------------   ---- 
End-of-path arrival time (ps)           4907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  26033250  RISE       1
\Airmar:BUART:rx_state_3\/main_6         macrocell17   2797   4907  26033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_5
Path End       : \Airmar:BUART:rx_state_2\/main_8
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26033253p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4904
-------------------------------------   ---- 
End-of-path arrival time (ps)           4904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  26033250  RISE       1
\Airmar:BUART:rx_state_2\/main_8         macrocell16   2794   4904  26033253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:rx_load_fifo\/main_0
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26033256p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q  macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_load_fifo\/main_0    macrocell13   3650   4900  26033256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:rx_state_0\/main_0
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26033256p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q  macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_state_0\/main_0      macrocell15   3650   4900  26033256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:rx_state_3\/main_0
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26033256p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4900
-------------------------------------   ---- 
End-of-path arrival time (ps)           4900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q  macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_state_3\/main_0      macrocell17   3650   4900  26033256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_2\/q
Path End       : \Airmar:BUART:rx_load_fifo\/main_4
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26033294p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_2\/q         macrocell16   1250   1250  26026923  RISE       1
\Airmar:BUART:rx_load_fifo\/main_4  macrocell13   3612   4862  26033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_2\/q
Path End       : \Airmar:BUART:rx_state_0\/main_4
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26033294p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_2\/q       macrocell16   1250   1250  26026923  RISE       1
\Airmar:BUART:rx_state_0\/main_4  macrocell15   3612   4862  26033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_2\/q
Path End       : \Airmar:BUART:rx_state_3\/main_4
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26033294p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_2\/q       macrocell16   1250   1250  26026923  RISE       1
\Airmar:BUART:rx_state_3\/main_4  macrocell17   3612   4862  26033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_bitclk\/q
Path End       : Net_99/main_4
Capture Clock  : Net_99/clock_0
Path slack     : 26033383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_bitclk\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_bitclk\/q  macrocell22   1250   1250  26020008  RISE       1
Net_99/main_4               macrocell7    3523   4773  26033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_bitclk\/q
Path End       : \Airmar:BUART:tx_state_2\/main_3
Capture Clock  : \Airmar:BUART:tx_state_2\/clock_0
Path slack     : 26033383p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_bitclk\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_bitclk\/q        macrocell22   1250   1250  26020008  RISE       1
\Airmar:BUART:tx_state_2\/main_3  macrocell26   3523   4773  26033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Airmar:BUART:rx_load_fifo\/main_5
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26033428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  26033428  RISE       1
\Airmar:BUART:rx_load_fifo\/main_5       macrocell13   2619   4729  26033428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Airmar:BUART:rx_state_0\/main_8
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26033428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  26033428  RISE       1
\Airmar:BUART:rx_state_0\/main_8         macrocell15   2619   4729  26033428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Airmar:BUART:rx_state_3\/main_5
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26033428p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  26033428  RISE       1
\Airmar:BUART:rx_state_3\/main_5         macrocell17   2619   4729  26033428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:rx_load_fifo\/main_1
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26033433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q         macrocell15   1250   1250  26027062  RISE       1
\Airmar:BUART:rx_load_fifo\/main_1  macrocell13   3474   4724  26033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:rx_state_0\/main_1
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26033433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q       macrocell15   1250   1250  26027062  RISE       1
\Airmar:BUART:rx_state_0\/main_1  macrocell15   3474   4724  26033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:rx_state_3\/main_1
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26033433p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q       macrocell15   1250   1250  26027062  RISE       1
\Airmar:BUART:rx_state_3\/main_1  macrocell17   3474   4724  26033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:sRX:RxBitCounter\/count_6
Path End       : \Airmar:BUART:rx_state_2\/main_7
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26033436p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  26033428  RISE       1
\Airmar:BUART:rx_state_2\/main_7         macrocell16   2610   4720  26033436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_2\/q
Path End       : \Airmar:BUART:tx_state_0\/main_3
Capture Clock  : \Airmar:BUART:tx_state_0\/clock_0
Path slack     : 26033540p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_2\/q       macrocell26   1250   1250  26019263  RISE       1
\Airmar:BUART:tx_state_0\/main_3  macrocell24   3366   4616  26033540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_2\/q
Path End       : \Airmar:BUART:tx_state_1\/main_2
Capture Clock  : \Airmar:BUART:tx_state_1\/clock_0
Path slack     : 26033552p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_2\/q       macrocell26   1250   1250  26019263  RISE       1
\Airmar:BUART:tx_state_1\/main_2  macrocell25   3354   4604  26033552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_1\/q
Path End       : \Airmar:BUART:tx_state_0\/main_0
Capture Clock  : \Airmar:BUART:tx_state_0\/clock_0
Path slack     : 26033662p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_1\/q       macrocell25   1250   1250  26018505  RISE       1
\Airmar:BUART:tx_state_0\/main_0  macrocell24   3244   4494  26033662  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:rx_state_2\/main_1
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26033709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q       macrocell15   1250   1250  26027062  RISE       1
\Airmar:BUART:rx_state_2\/main_1  macrocell16   3197   4447  26033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Airmar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q               macrocell15   1250   1250  26027062  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/main_1  macrocell18   3197   4447  26033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_0\/q
Path End       : \Airmar:BUART:rx_status_3\/main_1
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26033709p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4447
-------------------------------------   ---- 
End-of-path arrival time (ps)           4447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_0\/q        macrocell15   1250   1250  26027062  RISE       1
\Airmar:BUART:rx_status_3\/main_1  macrocell19   3197   4447  26033709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:rx_state_2\/main_0
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26033788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q  macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_state_2\/main_0      macrocell16   3119   4369  26033788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Airmar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q      macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/main_0  macrocell18   3119   4369  26033788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_address_detected\/q
Path End       : \Airmar:BUART:rx_status_3\/main_0
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26033788p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4369
-------------------------------------   ---- 
End-of-path arrival time (ps)           4369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_address_detected\/clock_0                 macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_address_detected\/q  macrocell9    1250   1250  26026885  RISE       1
\Airmar:BUART:rx_status_3\/main_0     macrocell19   3119   4369  26033788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26033791p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  26021441  RISE       1
MODIN1_1/main_3  macrocell2    3116   4366  26033791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_last\/q
Path End       : \Airmar:BUART:rx_state_2\/main_6
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26033998p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_last\/clock_0                             macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_last\/q          macrocell12   1250   1250  26033998  RISE       1
\Airmar:BUART:rx_state_2\/main_6  macrocell16   2909   4159  26033998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_0\/q
Path End       : \Airmar:BUART:tx_state_0\/main_1
Capture Clock  : \Airmar:BUART:tx_state_0\/clock_0
Path slack     : 26034026p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_0\/q       macrocell24   1250   1250  26019742  RISE       1
\Airmar:BUART:tx_state_0\/main_1  macrocell24   2881   4131  26034026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_0\/q
Path End       : \Airmar:BUART:tx_state_1\/main_1
Capture Clock  : \Airmar:BUART:tx_state_1\/clock_0
Path slack     : 26034032p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4125
-------------------------------------   ---- 
End-of-path arrival time (ps)           4125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_0\/q       macrocell24   1250   1250  26019742  RISE       1
\Airmar:BUART:tx_state_1\/main_1  macrocell25   2875   4125  26034032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_bitclk\/q
Path End       : \Airmar:BUART:tx_state_0\/main_4
Capture Clock  : \Airmar:BUART:tx_state_0\/clock_0
Path slack     : 26034291p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_bitclk\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_bitclk\/q        macrocell22   1250   1250  26020008  RISE       1
\Airmar:BUART:tx_state_0\/main_4  macrocell24   2615   3865  26034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_0\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_bitclk\/q
Path End       : \Airmar:BUART:tx_state_1\/main_3
Capture Clock  : \Airmar:BUART:tx_state_1\/clock_0
Path slack     : 26034297p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_bitclk\/clock_0                           macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_bitclk\/q        macrocell22   1250   1250  26020008  RISE       1
\Airmar:BUART:tx_state_1\/main_3  macrocell25   2609   3859  26034297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_1\/clock_0                          macrocell25         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_3\/q
Path End       : \Airmar:BUART:rx_state_2\/main_3
Capture Clock  : \Airmar:BUART:rx_state_2\/clock_0
Path slack     : 26034307p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_3\/q       macrocell17   1250   1250  26027939  RISE       1
\Airmar:BUART:rx_state_2\/main_3  macrocell16   2599   3849  26034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_2\/clock_0                          macrocell16         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_3\/q
Path End       : \Airmar:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Airmar:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26034307p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_3\/q               macrocell17   1250   1250  26027939  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/main_2  macrocell18   2599   3849  26034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_stop1_reg\/clock_0                  macrocell18         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_3\/q
Path End       : \Airmar:BUART:rx_status_3\/main_3
Capture Clock  : \Airmar:BUART:rx_status_3\/clock_0
Path slack     : 26034307p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_3\/q        macrocell17   1250   1250  26027939  RISE       1
\Airmar:BUART:rx_status_3\/main_3  macrocell19   2599   3849  26034307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_3\/q
Path End       : \Airmar:BUART:rx_load_fifo\/main_3
Capture Clock  : \Airmar:BUART:rx_load_fifo\/clock_0
Path slack     : 26034310p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_3\/q         macrocell17   1250   1250  26027939  RISE       1
\Airmar:BUART:rx_load_fifo\/main_3  macrocell13   2597   3847  26034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_load_fifo\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_3\/q
Path End       : \Airmar:BUART:rx_state_0\/main_3
Capture Clock  : \Airmar:BUART:rx_state_0\/clock_0
Path slack     : 26034310p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_3\/q       macrocell17   1250   1250  26027939  RISE       1
\Airmar:BUART:rx_state_0\/main_3  macrocell15   2597   3847  26034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_0\/clock_0                          macrocell15         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_state_3\/q
Path End       : \Airmar:BUART:rx_state_3\/main_3
Capture Clock  : \Airmar:BUART:rx_state_3\/clock_0
Path slack     : 26034310p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_state_3\/q       macrocell17   1250   1250  26027939  RISE       1
\Airmar:BUART:rx_state_3\/main_3  macrocell17   2597   3847  26034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_state_3\/clock_0                          macrocell17         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  26022024  RISE       1
MODIN1_0/main_3  macrocell1    2533   3783  26034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26034374p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3783
-------------------------------------   ---- 
End-of-path arrival time (ps)           3783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  26022024  RISE       1
MODIN1_1/main_4  macrocell2    2533   3783  26034374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_2\/q
Path End       : Net_99/main_3
Capture Clock  : Net_99/clock_0
Path slack     : 26034619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_2\/q  macrocell26   1250   1250  26019263  RISE       1
Net_99/main_3                macrocell7    2287   3537  26034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_99/clock_0                                             macrocell7          0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:tx_state_2\/q
Path End       : \Airmar:BUART:tx_state_2\/main_2
Capture Clock  : \Airmar:BUART:tx_state_2\/clock_0
Path slack     : 26034619p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Airmar:BUART:tx_state_2\/q       macrocell26   1250   1250  26019263  RISE       1
\Airmar:BUART:tx_state_2\/main_2  macrocell26   2287   3537  26034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:tx_state_2\/clock_0                          macrocell26         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Airmar:BUART:rx_status_3\/q
Path End       : \Airmar:BUART:sRX:RxSts\/status_3
Capture Clock  : \Airmar:BUART:sRX:RxSts\/clock
Path slack     : 26035922p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (Airmar_IntClock:R#1 vs. Airmar_IntClock:R#2)   26041667
- Setup time                                                      -1570
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 26040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:rx_status_3\/clock_0                         macrocell19         0      0  RISE       1

Data path
pin name                           model name    delay     AT     slack  edge  Fanout
---------------------------------  ------------  -----  -----  --------  ----  ------
\Airmar:BUART:rx_status_3\/q       macrocell19    1250   1250  26035922  RISE       1
\Airmar:BUART:sRX:RxSts\/status_3  statusicell1   2924   4174  26035922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\Airmar:BUART:sRX:RxSts\/clock                             statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

