#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr  2 23:11:25 2024
# Process ID: 18504
# Current directory: D:/Sem 02/Computer Organization and Degital Design/Nano-processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9900 D:\Sem 02\Computer Organization and Degital Design\Nano-processor\Nano-processor.xpr
# Log file: D:/Sem 02/Computer Organization and Degital Design/Nano-processor/vivado.log
# Journal file: D:/Sem 02/Computer Organization and Degital Design/Nano-processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Nano-processor' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.ip_user_files', nor could it be found using path 'D:/Nano-processor/Nano-processor.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 766.801 ; gain = 94.695
update_compile_order -fileset sources_1
close [ open {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/RCA_3.vhd} w ]
add_files {{D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/RCA_3.vhd}}
update_compile_order -fileset sources_1
close [ open {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd} w ]
add_files {{D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd}}
file delete -force {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/LUT_8_12.vhd}
close [ open {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/ALU.vhd} w ]
add_files {{D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/ALU.vhd}}
update_compile_order -fileset sources_1
file mkdir D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new
file mkdir D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new
file mkdir D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new
file mkdir D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new
file mkdir D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new
file mkdir {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new}
close [ open {D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/Program_Counter_sim.vhd} w ]
add_files -fileset sim_1 {{D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/Program_Counter_sim.vhd}}
update_compile_order -fileset sim_1
set_property top Program_Counter_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Program_Counter_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Program_Counter_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.srcs/sim_1/new/Program_Counter_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 4acc6d3bac18492e91b7eb4f9bb0b3a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Program_Counter_sim_behav xil_defaultlib.Program_Counter_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.program_counter_sim
Built simulation snapshot Program_Counter_sim_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Sem -notrace
couldn't read file "D:/Sem": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Apr  3 00:21:27 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 916.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Sem 02/Computer Organization and Degital Design/Nano-processor/Nano-processor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Program_Counter_sim_behav -key {Behavioral:sim_1:Functional:Program_Counter_sim} -tclbatch {Program_Counter_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source Program_Counter_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Program_Counter_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 947.324 ; gain = 30.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 00:24:45 2024...
