-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
-- Date        : Wed Mar 16 18:20:03 2022
-- Host        : DESKTOP-S44E3SR running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_spam_detection_infer_0_0_sim_netlist.vhdl
-- Design      : design_1_spam_detection_infer_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except is
  port (
    out_reg0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qnan_reg_0 : out STD_LOGIC;
    opa_nan : out STD_LOGIC;
    opb_nan : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    expa_ff_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \out_reg[31]\ : in STD_LOGIC;
    \out_reg[31]_0\ : in STD_LOGIC;
    out_d : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_1\ : in STD_LOGIC;
    \out_reg[31]_2\ : in STD_LOGIC;
    \out[31]_i_3_0\ : in STD_LOGIC;
    \out[31]_i_3_1\ : in STD_LOGIC;
    \out[31]_i_3_2\ : in STD_LOGIC;
    \out[31]_i_3_3\ : in STD_LOGIC;
    \out_reg[0]\ : in STD_LOGIC;
    \out_reg[0]_0\ : in STD_LOGIC;
    \out_reg[0]_1\ : in STD_LOGIC;
    \out_reg[22]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign : in STD_LOGIC;
    result_zero_sign : in STD_LOGIC;
    nan_sign : in STD_LOGIC;
    fasu_op_r2 : in STD_LOGIC;
    clock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except is
  signal expa_ff : STD_LOGIC;
  signal expa_ff0 : STD_LOGIC;
  signal expa_ff_i_2_n_0 : STD_LOGIC;
  signal expb_ff : STD_LOGIC;
  signal expb_ff0 : STD_LOGIC;
  signal expb_ff_i_2_n_0 : STD_LOGIC;
  signal ind0 : STD_LOGIC;
  signal ind_d : STD_LOGIC;
  signal inf0 : STD_LOGIC;
  signal inf_d : STD_LOGIC;
  signal infa_f_r : STD_LOGIC;
  signal infa_f_r_i_1_n_0 : STD_LOGIC;
  signal infa_f_r_i_2_n_0 : STD_LOGIC;
  signal infa_f_r_i_3_n_0 : STD_LOGIC;
  signal infa_f_r_i_4_n_0 : STD_LOGIC;
  signal infa_f_r_i_5_n_0 : STD_LOGIC;
  signal infa_f_r_i_6_n_0 : STD_LOGIC;
  signal infb_f_r : STD_LOGIC;
  signal infb_f_r_i_2_n_0 : STD_LOGIC;
  signal infb_f_r_i_3_n_0 : STD_LOGIC;
  signal infb_f_r_i_4_n_0 : STD_LOGIC;
  signal infb_f_r_i_5_n_0 : STD_LOGIC;
  signal infb_f_r_i_6_n_0 : STD_LOGIC;
  signal opa_nan0 : STD_LOGIC;
  signal opb_nan0 : STD_LOGIC;
  signal \out[22]_i_6_n_0\ : STD_LOGIC;
  signal \out[31]_i_10_n_0\ : STD_LOGIC;
  signal \out[31]_i_2_n_0\ : STD_LOGIC;
  signal \out[31]_i_3_n_0\ : STD_LOGIC;
  signal \out[31]_i_6_n_0\ : STD_LOGIC;
  signal \out[31]_i_7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal qnan0 : STD_LOGIC;
  signal qnan_d : STD_LOGIC;
  signal qnan_r_a : STD_LOGIC;
  signal qnan_r_b : STD_LOGIC;
  signal snan0 : STD_LOGIC;
  signal snan_d : STD_LOGIC;
  signal snan_r_a : STD_LOGIC;
  signal snan_r_a0 : STD_LOGIC;
  signal snan_r_b : STD_LOGIC;
  signal snan_r_b0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ind_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of inf_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of infa_f_r_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of infb_f_r_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of opa_nan_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of opb_nan_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \out[21]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \out[22]_i_6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \out[31]_i_6\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \out[31]_i_7\ : label is "soft_lutpair153";
begin
expa_ff_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => expa_ff_reg_0(23),
      I1 => expa_ff_reg_0(24),
      I2 => expa_ff_reg_0(25),
      I3 => expa_ff_reg_0(26),
      I4 => expa_ff_i_2_n_0,
      O => expa_ff0
    );
expa_ff_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => expa_ff_reg_0(30),
      I1 => expa_ff_reg_0(29),
      I2 => expa_ff_reg_0(28),
      I3 => expa_ff_reg_0(27),
      O => expa_ff_i_2_n_0
    );
expa_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => expa_ff0,
      Q => expa_ff,
      R => '0'
    );
expb_ff_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      I4 => expb_ff_i_2_n_0,
      O => expb_ff0
    );
expb_ff_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(30),
      I1 => Q(29),
      I2 => Q(28),
      I3 => Q(27),
      O => expb_ff_i_2_n_0
    );
expb_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => expb_ff0,
      Q => expb_ff,
      R => '0'
    );
ind_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => infa_f_r,
      I1 => expa_ff,
      I2 => infb_f_r,
      I3 => expb_ff,
      O => ind0
    );
ind_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => ind0,
      Q => ind_d,
      R => '0'
    );
inf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => infa_f_r,
      I1 => expa_ff,
      I2 => infb_f_r,
      I3 => expb_ff,
      O => inf0
    );
inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => inf0,
      Q => inf_d,
      R => '0'
    );
infa_f_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => infa_f_r_i_2_n_0,
      I1 => expa_ff_reg_0(22),
      O => infa_f_r_i_1_n_0
    );
infa_f_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infa_f_r_i_3_n_0,
      I1 => infa_f_r_i_4_n_0,
      I2 => expa_ff_reg_0(3),
      I3 => expa_ff_reg_0(2),
      I4 => expa_ff_reg_0(5),
      I5 => expa_ff_reg_0(4),
      O => infa_f_r_i_2_n_0
    );
infa_f_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infa_f_r_i_5_n_0,
      I1 => expa_ff_reg_0(11),
      I2 => expa_ff_reg_0(10),
      I3 => expa_ff_reg_0(13),
      I4 => expa_ff_reg_0(12),
      I5 => infa_f_r_i_6_n_0,
      O => infa_f_r_i_3_n_0
    );
infa_f_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => expa_ff_reg_0(7),
      I1 => expa_ff_reg_0(6),
      I2 => expa_ff_reg_0(9),
      I3 => expa_ff_reg_0(8),
      O => infa_f_r_i_4_n_0
    );
infa_f_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => expa_ff_reg_0(15),
      I1 => expa_ff_reg_0(14),
      I2 => expa_ff_reg_0(17),
      I3 => expa_ff_reg_0(16),
      O => infa_f_r_i_5_n_0
    );
infa_f_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => expa_ff_reg_0(20),
      I1 => expa_ff_reg_0(21),
      I2 => expa_ff_reg_0(18),
      I3 => expa_ff_reg_0(19),
      I4 => expa_ff_reg_0(1),
      I5 => expa_ff_reg_0(0),
      O => infa_f_r_i_6_n_0
    );
infa_f_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => infa_f_r_i_1_n_0,
      Q => infa_f_r,
      R => '0'
    );
infb_f_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => infb_f_r_i_2_n_0,
      I1 => Q(22),
      O => p_0_in
    );
infb_f_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infb_f_r_i_3_n_0,
      I1 => infb_f_r_i_4_n_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(5),
      I5 => Q(4),
      O => infb_f_r_i_2_n_0
    );
infb_f_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infb_f_r_i_5_n_0,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(13),
      I4 => Q(12),
      I5 => infb_f_r_i_6_n_0,
      O => infb_f_r_i_3_n_0
    );
infb_f_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(9),
      I3 => Q(8),
      O => infb_f_r_i_4_n_0
    );
infb_f_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(17),
      I3 => Q(16),
      O => infb_f_r_i_5_n_0
    );
infb_f_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(18),
      I3 => Q(19),
      I4 => Q(1),
      I5 => Q(0),
      O => infb_f_r_i_6_n_0
    );
infb_f_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_0_in,
      Q => infb_f_r,
      R => '0'
    );
opa_nan_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => infa_f_r_i_2_n_0,
      I1 => expa_ff_reg_0(22),
      I2 => expa_ff0,
      O => opa_nan0
    );
opa_nan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => opa_nan0,
      Q => opa_nan,
      R => '0'
    );
opb_nan_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => infb_f_r_i_2_n_0,
      I1 => Q(22),
      I2 => expb_ff0,
      O => opb_nan0
    );
opb_nan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => opb_nan0,
      Q => opb_nan,
      R => '0'
    );
\out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4004"
    )
        port map (
      I0 => inf_d,
      I1 => \out_reg[0]\,
      I2 => \out_reg[0]_0\,
      I3 => \out_reg[0]_1\,
      I4 => \out[22]_i_6_n_0\,
      O => D(0)
    );
\out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => qnan_d,
      I1 => snan_d,
      I2 => inf_d,
      O => qnan_reg_0
    );
\out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => inf_d,
      I1 => \out_reg[0]\,
      I2 => \out_reg[22]\,
      I3 => \out_reg[0]_0\,
      I4 => O(0),
      I5 => \out[22]_i_6_n_0\,
      O => D(1)
    );
\out[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => inf_d,
      I1 => ind_d,
      I2 => fasu_op_r2,
      I3 => qnan_d,
      I4 => snan_d,
      O => \out[22]_i_6_n_0\
    );
\out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0002"
    )
        port map (
      I0 => \out[31]_i_2_n_0\,
      I1 => \out[31]_i_3_n_0\,
      I2 => \out_reg[31]\,
      I3 => \out_reg[31]_0\,
      I4 => \out[31]_i_6_n_0\,
      I5 => \out[31]_i_7_n_0\,
      O => out_reg0
    );
\out[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \out[31]_i_3_0\,
      I1 => \out[31]_i_3_1\,
      I2 => inf_d,
      I3 => \out[31]_i_3_2\,
      I4 => out_d(3),
      I5 => \out[31]_i_3_3\,
      O => \out[31]_i_10_n_0\
    );
\out[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => result_zero_sign,
      I1 => ind_d,
      I2 => snan_d,
      I3 => qnan_d,
      O => \out[31]_i_2_n_0\
    );
\out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => out_d(1),
      I1 => out_d(0),
      I2 => \out_reg[31]_1\,
      I3 => out_d(2),
      I4 => \out_reg[31]_2\,
      I5 => \out[31]_i_10_n_0\,
      O => \out[31]_i_3_n_0\
    );
\out[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sign,
      I1 => ind_d,
      I2 => snan_d,
      I3 => qnan_d,
      O => \out[31]_i_6_n_0\
    );
\out[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ind_d,
      I1 => snan_d,
      I2 => qnan_d,
      I3 => nan_sign,
      O => \out[31]_i_7_n_0\
    );
qnan_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => qnan_r_a,
      I1 => expa_ff,
      I2 => qnan_r_b,
      I3 => expb_ff,
      O => qnan0
    );
qnan_r_a_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => expa_ff_reg_0(22),
      Q => qnan_r_a,
      R => '0'
    );
qnan_r_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(22),
      Q => qnan_r_b,
      R => '0'
    );
qnan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => qnan0,
      Q => qnan_d,
      R => '0'
    );
snan_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => snan_r_a,
      I1 => expa_ff,
      I2 => snan_r_b,
      I3 => expb_ff,
      O => snan0
    );
snan_r_a_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => infa_f_r_i_2_n_0,
      I1 => expa_ff_reg_0(22),
      O => snan_r_a0
    );
snan_r_a_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => snan_r_a0,
      Q => snan_r_a,
      R => '0'
    );
snan_r_b_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => infb_f_r_i_2_n_0,
      I1 => Q(22),
      O => snan_r_b0
    );
snan_r_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => snan_r_b0,
      Q => snan_r_b,
      R => '0'
    );
snan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => snan0,
      Q => snan_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except_4 is
  port (
    out_reg0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    qnan_reg_0 : out STD_LOGIC;
    opa_nan : out STD_LOGIC;
    opb_nan : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    expa_ff_reg_0 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \out_reg[31]\ : in STD_LOGIC;
    \out_reg[31]_0\ : in STD_LOGIC;
    out_d : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out_reg[31]_1\ : in STD_LOGIC;
    \out_reg[31]_2\ : in STD_LOGIC;
    \out[31]_i_3_0\ : in STD_LOGIC;
    \out[31]_i_3_1\ : in STD_LOGIC;
    \out[31]_i_3_2\ : in STD_LOGIC;
    \out[31]_i_3_3\ : in STD_LOGIC;
    \out_reg[0]\ : in STD_LOGIC;
    \out_reg[0]_0\ : in STD_LOGIC;
    \out_reg[0]_1\ : in STD_LOGIC;
    \out_reg[22]\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sign : in STD_LOGIC;
    result_zero_sign : in STD_LOGIC;
    nan_sign : in STD_LOGIC;
    fasu_op_r2 : in STD_LOGIC;
    clock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except_4 : entity is "except";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except_4 is
  signal expa_ff : STD_LOGIC;
  signal expa_ff0 : STD_LOGIC;
  signal expa_ff_i_2_n_0 : STD_LOGIC;
  signal expb_ff : STD_LOGIC;
  signal expb_ff0 : STD_LOGIC;
  signal expb_ff_i_2_n_0 : STD_LOGIC;
  signal ind0 : STD_LOGIC;
  signal ind_d : STD_LOGIC;
  signal inf0 : STD_LOGIC;
  signal inf_d : STD_LOGIC;
  signal infa_f_r : STD_LOGIC;
  signal infa_f_r_i_1_n_0 : STD_LOGIC;
  signal infa_f_r_i_2_n_0 : STD_LOGIC;
  signal infa_f_r_i_3_n_0 : STD_LOGIC;
  signal infa_f_r_i_4_n_0 : STD_LOGIC;
  signal infa_f_r_i_5_n_0 : STD_LOGIC;
  signal infa_f_r_i_6_n_0 : STD_LOGIC;
  signal infb_f_r : STD_LOGIC;
  signal infb_f_r_i_2_n_0 : STD_LOGIC;
  signal infb_f_r_i_3_n_0 : STD_LOGIC;
  signal infb_f_r_i_4_n_0 : STD_LOGIC;
  signal infb_f_r_i_5_n_0 : STD_LOGIC;
  signal infb_f_r_i_6_n_0 : STD_LOGIC;
  signal opa_nan0 : STD_LOGIC;
  signal opb_nan0 : STD_LOGIC;
  signal \out[22]_i_6_n_0\ : STD_LOGIC;
  signal \out[31]_i_10_n_0\ : STD_LOGIC;
  signal \out[31]_i_2_n_0\ : STD_LOGIC;
  signal \out[31]_i_3_n_0\ : STD_LOGIC;
  signal \out[31]_i_6_n_0\ : STD_LOGIC;
  signal \out[31]_i_7_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal qnan0 : STD_LOGIC;
  signal qnan_d : STD_LOGIC;
  signal qnan_r_a : STD_LOGIC;
  signal qnan_r_b : STD_LOGIC;
  signal snan0 : STD_LOGIC;
  signal snan_d : STD_LOGIC;
  signal snan_r_a : STD_LOGIC;
  signal snan_r_a0 : STD_LOGIC;
  signal snan_r_b : STD_LOGIC;
  signal snan_r_b0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ind_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of inf_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of infa_f_r_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of infb_f_r_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of opa_nan_i_1 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of opb_nan_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \out[21]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \out[22]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \out[31]_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \out[31]_i_7\ : label is "soft_lutpair8";
begin
expa_ff_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => expa_ff_reg_0(23),
      I1 => expa_ff_reg_0(24),
      I2 => expa_ff_reg_0(25),
      I3 => expa_ff_reg_0(26),
      I4 => expa_ff_i_2_n_0,
      O => expa_ff0
    );
expa_ff_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => expa_ff_reg_0(30),
      I1 => expa_ff_reg_0(29),
      I2 => expa_ff_reg_0(28),
      I3 => expa_ff_reg_0(27),
      O => expa_ff_i_2_n_0
    );
expa_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => expa_ff0,
      Q => expa_ff,
      R => '0'
    );
expb_ff_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(24),
      I2 => Q(25),
      I3 => Q(26),
      I4 => expb_ff_i_2_n_0,
      O => expb_ff0
    );
expb_ff_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(30),
      I1 => Q(29),
      I2 => Q(28),
      I3 => Q(27),
      O => expb_ff_i_2_n_0
    );
expb_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => expb_ff0,
      Q => expb_ff,
      R => '0'
    );
ind_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => infa_f_r,
      I1 => expa_ff,
      I2 => infb_f_r,
      I3 => expb_ff,
      O => ind0
    );
ind_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => ind0,
      Q => ind_d,
      R => '0'
    );
inf_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => infa_f_r,
      I1 => expa_ff,
      I2 => infb_f_r,
      I3 => expb_ff,
      O => inf0
    );
inf_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => inf0,
      Q => inf_d,
      R => '0'
    );
infa_f_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => infa_f_r_i_2_n_0,
      I1 => expa_ff_reg_0(22),
      O => infa_f_r_i_1_n_0
    );
infa_f_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infa_f_r_i_3_n_0,
      I1 => infa_f_r_i_4_n_0,
      I2 => expa_ff_reg_0(3),
      I3 => expa_ff_reg_0(2),
      I4 => expa_ff_reg_0(5),
      I5 => expa_ff_reg_0(4),
      O => infa_f_r_i_2_n_0
    );
infa_f_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infa_f_r_i_5_n_0,
      I1 => expa_ff_reg_0(11),
      I2 => expa_ff_reg_0(10),
      I3 => expa_ff_reg_0(13),
      I4 => expa_ff_reg_0(12),
      I5 => infa_f_r_i_6_n_0,
      O => infa_f_r_i_3_n_0
    );
infa_f_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => expa_ff_reg_0(7),
      I1 => expa_ff_reg_0(6),
      I2 => expa_ff_reg_0(9),
      I3 => expa_ff_reg_0(8),
      O => infa_f_r_i_4_n_0
    );
infa_f_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => expa_ff_reg_0(15),
      I1 => expa_ff_reg_0(14),
      I2 => expa_ff_reg_0(17),
      I3 => expa_ff_reg_0(16),
      O => infa_f_r_i_5_n_0
    );
infa_f_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => expa_ff_reg_0(20),
      I1 => expa_ff_reg_0(21),
      I2 => expa_ff_reg_0(18),
      I3 => expa_ff_reg_0(19),
      I4 => expa_ff_reg_0(1),
      I5 => expa_ff_reg_0(0),
      O => infa_f_r_i_6_n_0
    );
infa_f_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => infa_f_r_i_1_n_0,
      Q => infa_f_r,
      R => '0'
    );
infb_f_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => infb_f_r_i_2_n_0,
      I1 => Q(22),
      O => p_0_in
    );
infb_f_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infb_f_r_i_3_n_0,
      I1 => infb_f_r_i_4_n_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(5),
      I5 => Q(4),
      O => infb_f_r_i_2_n_0
    );
infb_f_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => infb_f_r_i_5_n_0,
      I1 => Q(11),
      I2 => Q(10),
      I3 => Q(13),
      I4 => Q(12),
      I5 => infb_f_r_i_6_n_0,
      O => infb_f_r_i_3_n_0
    );
infb_f_r_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => Q(9),
      I3 => Q(8),
      O => infb_f_r_i_4_n_0
    );
infb_f_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => Q(17),
      I3 => Q(16),
      O => infb_f_r_i_5_n_0
    );
infb_f_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(18),
      I3 => Q(19),
      I4 => Q(1),
      I5 => Q(0),
      O => infb_f_r_i_6_n_0
    );
infb_f_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => p_0_in,
      Q => infb_f_r,
      R => '0'
    );
opa_nan_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => infa_f_r_i_2_n_0,
      I1 => expa_ff_reg_0(22),
      I2 => expa_ff0,
      O => opa_nan0
    );
opa_nan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => opa_nan0,
      Q => opa_nan,
      R => '0'
    );
opb_nan_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => infb_f_r_i_2_n_0,
      I1 => Q(22),
      I2 => expb_ff0,
      O => opb_nan0
    );
opb_nan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => opb_nan0,
      Q => opb_nan,
      R => '0'
    );
\out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4004"
    )
        port map (
      I0 => inf_d,
      I1 => \out_reg[0]\,
      I2 => \out_reg[0]_0\,
      I3 => \out_reg[0]_1\,
      I4 => \out[22]_i_6_n_0\,
      O => D(0)
    );
\out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => qnan_d,
      I1 => snan_d,
      I2 => inf_d,
      O => qnan_reg_0
    );
\out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44400040"
    )
        port map (
      I0 => inf_d,
      I1 => \out_reg[0]\,
      I2 => \out_reg[22]\,
      I3 => \out_reg[0]_0\,
      I4 => O(0),
      I5 => \out[22]_i_6_n_0\,
      O => D(1)
    );
\out[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF08"
    )
        port map (
      I0 => inf_d,
      I1 => ind_d,
      I2 => fasu_op_r2,
      I3 => qnan_d,
      I4 => snan_d,
      O => \out[22]_i_6_n_0\
    );
\out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0002"
    )
        port map (
      I0 => \out[31]_i_2_n_0\,
      I1 => \out[31]_i_3_n_0\,
      I2 => \out_reg[31]\,
      I3 => \out_reg[31]_0\,
      I4 => \out[31]_i_6_n_0\,
      I5 => \out[31]_i_7_n_0\,
      O => out_reg0
    );
\out[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \out[31]_i_3_0\,
      I1 => \out[31]_i_3_1\,
      I2 => inf_d,
      I3 => \out[31]_i_3_2\,
      I4 => out_d(3),
      I5 => \out[31]_i_3_3\,
      O => \out[31]_i_10_n_0\
    );
\out[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => result_zero_sign,
      I1 => ind_d,
      I2 => snan_d,
      I3 => qnan_d,
      O => \out[31]_i_2_n_0\
    );
\out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => out_d(1),
      I1 => out_d(0),
      I2 => \out_reg[31]_1\,
      I3 => out_d(2),
      I4 => \out_reg[31]_2\,
      I5 => \out[31]_i_10_n_0\,
      O => \out[31]_i_3_n_0\
    );
\out[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => sign,
      I1 => ind_d,
      I2 => snan_d,
      I3 => qnan_d,
      O => \out[31]_i_6_n_0\
    );
\out[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => ind_d,
      I1 => snan_d,
      I2 => qnan_d,
      I3 => nan_sign,
      O => \out[31]_i_7_n_0\
    );
qnan_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => qnan_r_a,
      I1 => expa_ff,
      I2 => qnan_r_b,
      I3 => expb_ff,
      O => qnan0
    );
qnan_r_a_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => expa_ff_reg_0(22),
      Q => qnan_r_a,
      R => '0'
    );
qnan_r_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(22),
      Q => qnan_r_b,
      R => '0'
    );
qnan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => qnan0,
      Q => qnan_d,
      R => '0'
    );
snan_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => snan_r_a,
      I1 => expa_ff,
      I2 => snan_r_b,
      I3 => expb_ff,
      O => snan0
    );
snan_r_a_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => infa_f_r_i_2_n_0,
      I1 => expa_ff_reg_0(22),
      O => snan_r_a0
    );
snan_r_a_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => snan_r_a0,
      Q => snan_r_a,
      R => '0'
    );
snan_r_b_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => infb_f_r_i_2_n_0,
      I1 => Q(22),
      O => snan_r_b0
    );
snan_r_b_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => snan_r_b0,
      Q => snan_r_b,
      R => '0'
    );
snan_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => snan0,
      Q => snan_d,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fcmp is
  port (
    opa : in STD_LOGIC_VECTOR ( 31 downto 0 );
    opb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    unordered : out STD_LOGIC;
    altb : out STD_LOGIC;
    blta : out STD_LOGIC;
    aeqb : out STD_LOGIC;
    inf : out STD_LOGIC;
    zero : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fcmp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fcmp is
  signal aeqb_INST_0_i_1_n_0 : STD_LOGIC;
  signal aeqb_INST_0_i_2_n_0 : STD_LOGIC;
  signal altb_INST_0_i_10_n_1 : STD_LOGIC;
  signal altb_INST_0_i_10_n_2 : STD_LOGIC;
  signal altb_INST_0_i_10_n_3 : STD_LOGIC;
  signal altb_INST_0_i_11_n_1 : STD_LOGIC;
  signal altb_INST_0_i_11_n_2 : STD_LOGIC;
  signal altb_INST_0_i_11_n_3 : STD_LOGIC;
  signal altb_INST_0_i_12_n_0 : STD_LOGIC;
  signal altb_INST_0_i_13_n_0 : STD_LOGIC;
  signal altb_INST_0_i_13_n_1 : STD_LOGIC;
  signal altb_INST_0_i_13_n_2 : STD_LOGIC;
  signal altb_INST_0_i_13_n_3 : STD_LOGIC;
  signal altb_INST_0_i_14_n_0 : STD_LOGIC;
  signal altb_INST_0_i_15_n_0 : STD_LOGIC;
  signal altb_INST_0_i_16_n_0 : STD_LOGIC;
  signal altb_INST_0_i_17_n_0 : STD_LOGIC;
  signal altb_INST_0_i_18_n_0 : STD_LOGIC;
  signal altb_INST_0_i_19_n_0 : STD_LOGIC;
  signal altb_INST_0_i_1_n_0 : STD_LOGIC;
  signal altb_INST_0_i_20_n_0 : STD_LOGIC;
  signal altb_INST_0_i_21_n_0 : STD_LOGIC;
  signal altb_INST_0_i_22_n_0 : STD_LOGIC;
  signal altb_INST_0_i_23_n_0 : STD_LOGIC;
  signal altb_INST_0_i_24_n_0 : STD_LOGIC;
  signal altb_INST_0_i_25_n_0 : STD_LOGIC;
  signal altb_INST_0_i_26_n_0 : STD_LOGIC;
  signal altb_INST_0_i_27_n_0 : STD_LOGIC;
  signal altb_INST_0_i_28_n_0 : STD_LOGIC;
  signal altb_INST_0_i_29_n_0 : STD_LOGIC;
  signal altb_INST_0_i_2_n_0 : STD_LOGIC;
  signal altb_INST_0_i_30_n_0 : STD_LOGIC;
  signal altb_INST_0_i_30_n_1 : STD_LOGIC;
  signal altb_INST_0_i_30_n_2 : STD_LOGIC;
  signal altb_INST_0_i_30_n_3 : STD_LOGIC;
  signal altb_INST_0_i_31_n_0 : STD_LOGIC;
  signal altb_INST_0_i_32_n_0 : STD_LOGIC;
  signal altb_INST_0_i_33_n_0 : STD_LOGIC;
  signal altb_INST_0_i_34_n_0 : STD_LOGIC;
  signal altb_INST_0_i_35_n_0 : STD_LOGIC;
  signal altb_INST_0_i_36_n_0 : STD_LOGIC;
  signal altb_INST_0_i_37_n_0 : STD_LOGIC;
  signal altb_INST_0_i_38_n_0 : STD_LOGIC;
  signal altb_INST_0_i_39_n_0 : STD_LOGIC;
  signal altb_INST_0_i_3_n_0 : STD_LOGIC;
  signal altb_INST_0_i_40_n_0 : STD_LOGIC;
  signal altb_INST_0_i_41_n_0 : STD_LOGIC;
  signal altb_INST_0_i_42_n_0 : STD_LOGIC;
  signal altb_INST_0_i_43_n_0 : STD_LOGIC;
  signal altb_INST_0_i_43_n_1 : STD_LOGIC;
  signal altb_INST_0_i_43_n_2 : STD_LOGIC;
  signal altb_INST_0_i_43_n_3 : STD_LOGIC;
  signal altb_INST_0_i_44_n_0 : STD_LOGIC;
  signal altb_INST_0_i_45_n_0 : STD_LOGIC;
  signal altb_INST_0_i_46_n_0 : STD_LOGIC;
  signal altb_INST_0_i_47_n_0 : STD_LOGIC;
  signal altb_INST_0_i_48_n_0 : STD_LOGIC;
  signal altb_INST_0_i_49_n_0 : STD_LOGIC;
  signal altb_INST_0_i_4_n_0 : STD_LOGIC;
  signal altb_INST_0_i_50_n_0 : STD_LOGIC;
  signal altb_INST_0_i_51_n_0 : STD_LOGIC;
  signal altb_INST_0_i_52_n_0 : STD_LOGIC;
  signal altb_INST_0_i_53_n_0 : STD_LOGIC;
  signal altb_INST_0_i_54_n_0 : STD_LOGIC;
  signal altb_INST_0_i_55_n_0 : STD_LOGIC;
  signal altb_INST_0_i_56_n_0 : STD_LOGIC;
  signal altb_INST_0_i_57_n_0 : STD_LOGIC;
  signal altb_INST_0_i_58_n_0 : STD_LOGIC;
  signal altb_INST_0_i_59_n_0 : STD_LOGIC;
  signal altb_INST_0_i_5_n_0 : STD_LOGIC;
  signal altb_INST_0_i_60_n_0 : STD_LOGIC;
  signal altb_INST_0_i_61_n_0 : STD_LOGIC;
  signal altb_INST_0_i_62_n_0 : STD_LOGIC;
  signal altb_INST_0_i_63_n_0 : STD_LOGIC;
  signal altb_INST_0_i_6_n_0 : STD_LOGIC;
  signal altb_INST_0_i_7_n_0 : STD_LOGIC;
  signal altb_INST_0_i_8_n_1 : STD_LOGIC;
  signal altb_INST_0_i_8_n_2 : STD_LOGIC;
  signal altb_INST_0_i_8_n_3 : STD_LOGIC;
  signal altb_INST_0_i_9_n_1 : STD_LOGIC;
  signal altb_INST_0_i_9_n_2 : STD_LOGIC;
  signal altb_INST_0_i_9_n_3 : STD_LOGIC;
  signal blta_INST_0_i_1_n_0 : STD_LOGIC;
  signal blta_INST_0_i_2_n_0 : STD_LOGIC;
  signal exp_gt : STD_LOGIC;
  signal exp_lt : STD_LOGIC;
  signal fract_eq : STD_LOGIC;
  signal fract_gt : STD_LOGIC;
  signal \^unordered\ : STD_LOGIC;
  signal unordered_INST_0_i_10_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_11_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_12_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_13_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_14_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_15_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_16_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_17_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_18_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_1_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_2_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_3_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_4_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_5_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_6_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_7_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_8_n_0 : STD_LOGIC;
  signal unordered_INST_0_i_9_n_0 : STD_LOGIC;
  signal zero_INST_0_i_1_n_0 : STD_LOGIC;
  signal NLW_altb_INST_0_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_altb_INST_0_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_altb_INST_0_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_altb_INST_0_i_30_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_altb_INST_0_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_altb_INST_0_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_altb_INST_0_i_9_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of altb_INST_0 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of altb_INST_0_i_1 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of altb_INST_0_i_3 : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of altb_INST_0_i_4 : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of inf_INST_0 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of unordered_INST_0 : label is "soft_lutpair292";
begin
  unordered <= \^unordered\;
aeqb_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F4F500"
    )
        port map (
      I0 => aeqb_INST_0_i_1_n_0,
      I1 => aeqb_INST_0_i_2_n_0,
      I2 => altb_INST_0_i_1_n_0,
      I3 => altb_INST_0_i_3_n_0,
      I4 => altb_INST_0_i_4_n_0,
      I5 => \^unordered\,
      O => aeqb
    );
aeqb_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => opa(31),
      I1 => opb(31),
      O => aeqb_INST_0_i_1_n_0
    );
aeqb_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exp_gt,
      I1 => fract_eq,
      I2 => exp_lt,
      O => aeqb_INST_0_i_2_n_0
    );
altb_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F1FF"
    )
        port map (
      I0 => altb_INST_0_i_1_n_0,
      I1 => altb_INST_0_i_2_n_0,
      I2 => altb_INST_0_i_3_n_0,
      I3 => altb_INST_0_i_4_n_0,
      I4 => altb_INST_0_i_5_n_0,
      O => altb
    );
altb_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => altb_INST_0_i_6_n_0,
      I1 => unordered_INST_0_i_4_n_0,
      I2 => altb_INST_0_i_7_n_0,
      I3 => unordered_INST_0_i_2_n_0,
      O => altb_INST_0_i_1_n_0
    );
altb_INST_0_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => altb_INST_0_i_30_n_0,
      CO(3) => fract_eq,
      CO(2) => altb_INST_0_i_10_n_1,
      CO(1) => altb_INST_0_i_10_n_2,
      CO(0) => altb_INST_0_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_altb_INST_0_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_31_n_0,
      S(2) => altb_INST_0_i_32_n_0,
      S(1) => altb_INST_0_i_33_n_0,
      S(0) => altb_INST_0_i_34_n_0
    );
altb_INST_0_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exp_gt,
      CO(2) => altb_INST_0_i_11_n_1,
      CO(1) => altb_INST_0_i_11_n_2,
      CO(0) => altb_INST_0_i_11_n_3,
      CYINIT => '0',
      DI(3) => altb_INST_0_i_35_n_0,
      DI(2) => altb_INST_0_i_36_n_0,
      DI(1) => altb_INST_0_i_37_n_0,
      DI(0) => altb_INST_0_i_38_n_0,
      O(3 downto 0) => NLW_altb_INST_0_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_39_n_0,
      S(2) => altb_INST_0_i_40_n_0,
      S(1) => altb_INST_0_i_41_n_0,
      S(0) => altb_INST_0_i_42_n_0
    );
altb_INST_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb(30),
      I1 => opb(26),
      I2 => opb(27),
      I3 => opb(24),
      O => altb_INST_0_i_12_n_0
    );
altb_INST_0_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => altb_INST_0_i_43_n_0,
      CO(3) => altb_INST_0_i_13_n_0,
      CO(2) => altb_INST_0_i_13_n_1,
      CO(1) => altb_INST_0_i_13_n_2,
      CO(0) => altb_INST_0_i_13_n_3,
      CYINIT => '0',
      DI(3) => altb_INST_0_i_44_n_0,
      DI(2) => altb_INST_0_i_45_n_0,
      DI(1) => altb_INST_0_i_46_n_0,
      DI(0) => altb_INST_0_i_47_n_0,
      O(3 downto 0) => NLW_altb_INST_0_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_48_n_0,
      S(2) => altb_INST_0_i_49_n_0,
      S(1) => altb_INST_0_i_50_n_0,
      S(0) => altb_INST_0_i_51_n_0
    );
altb_INST_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => opa(22),
      I1 => opb(22),
      O => altb_INST_0_i_14_n_0
    );
altb_INST_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(21),
      I1 => opb(21),
      I2 => opa(20),
      I3 => opb(20),
      O => altb_INST_0_i_15_n_0
    );
altb_INST_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(19),
      I1 => opb(19),
      I2 => opa(18),
      I3 => opb(18),
      O => altb_INST_0_i_16_n_0
    );
altb_INST_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(17),
      I1 => opb(17),
      I2 => opa(16),
      I3 => opb(16),
      O => altb_INST_0_i_17_n_0
    );
altb_INST_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb(22),
      I1 => opa(22),
      O => altb_INST_0_i_18_n_0
    );
altb_INST_0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(21),
      I1 => opa(21),
      I2 => opb(20),
      I3 => opa(20),
      O => altb_INST_0_i_19_n_0
    );
altb_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0A08FBFB"
    )
        port map (
      I0 => opa(31),
      I1 => fract_gt,
      I2 => exp_lt,
      I3 => fract_eq,
      I4 => opb(31),
      I5 => exp_gt,
      O => altb_INST_0_i_2_n_0
    );
altb_INST_0_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(19),
      I1 => opa(19),
      I2 => opb(18),
      I3 => opa(18),
      O => altb_INST_0_i_20_n_0
    );
altb_INST_0_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(17),
      I1 => opa(17),
      I2 => opb(16),
      I3 => opa(16),
      O => altb_INST_0_i_21_n_0
    );
altb_INST_0_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opb(29),
      I1 => opa(29),
      I2 => opa(30),
      I3 => opb(30),
      O => altb_INST_0_i_22_n_0
    );
altb_INST_0_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opb(27),
      I1 => opa(27),
      I2 => opa(28),
      I3 => opb(28),
      O => altb_INST_0_i_23_n_0
    );
altb_INST_0_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opb(25),
      I1 => opa(25),
      I2 => opa(26),
      I3 => opb(26),
      O => altb_INST_0_i_24_n_0
    );
altb_INST_0_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opb(23),
      I1 => opa(23),
      I2 => opa(24),
      I3 => opb(24),
      O => altb_INST_0_i_25_n_0
    );
altb_INST_0_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(29),
      I1 => opb(29),
      I2 => opb(30),
      I3 => opa(30),
      O => altb_INST_0_i_26_n_0
    );
altb_INST_0_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(27),
      I1 => opb(27),
      I2 => opb(28),
      I3 => opa(28),
      O => altb_INST_0_i_27_n_0
    );
altb_INST_0_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(25),
      I1 => opb(25),
      I2 => opb(26),
      I3 => opa(26),
      O => altb_INST_0_i_28_n_0
    );
altb_INST_0_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(23),
      I1 => opb(23),
      I2 => opb(24),
      I3 => opa(24),
      O => altb_INST_0_i_29_n_0
    );
altb_INST_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => unordered_INST_0_i_1_n_0,
      I1 => unordered_INST_0_i_2_n_0,
      O => altb_INST_0_i_3_n_0
    );
altb_INST_0_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => altb_INST_0_i_30_n_0,
      CO(2) => altb_INST_0_i_30_n_1,
      CO(1) => altb_INST_0_i_30_n_2,
      CO(0) => altb_INST_0_i_30_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_altb_INST_0_i_30_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_52_n_0,
      S(2) => altb_INST_0_i_53_n_0,
      S(1) => altb_INST_0_i_54_n_0,
      S(0) => altb_INST_0_i_55_n_0
    );
altb_INST_0_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(22),
      I1 => opb(22),
      I2 => opb(21),
      I3 => opa(21),
      O => altb_INST_0_i_31_n_0
    );
altb_INST_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(18),
      I1 => opb(18),
      I2 => opa(19),
      I3 => opb(19),
      I4 => opb(20),
      I5 => opa(20),
      O => altb_INST_0_i_32_n_0
    );
altb_INST_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(16),
      I1 => opb(16),
      I2 => opa(17),
      I3 => opb(17),
      I4 => opb(15),
      I5 => opa(15),
      O => altb_INST_0_i_33_n_0
    );
altb_INST_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(12),
      I1 => opb(12),
      I2 => opa(13),
      I3 => opb(13),
      I4 => opb(14),
      I5 => opa(14),
      O => altb_INST_0_i_34_n_0
    );
altb_INST_0_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opa(29),
      I1 => opb(29),
      I2 => opb(30),
      I3 => opa(30),
      O => altb_INST_0_i_35_n_0
    );
altb_INST_0_i_36: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opa(27),
      I1 => opb(27),
      I2 => opb(28),
      I3 => opa(28),
      O => altb_INST_0_i_36_n_0
    );
altb_INST_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opa(25),
      I1 => opb(25),
      I2 => opb(26),
      I3 => opa(26),
      O => altb_INST_0_i_37_n_0
    );
altb_INST_0_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => opa(23),
      I1 => opb(23),
      I2 => opb(24),
      I3 => opa(24),
      O => altb_INST_0_i_38_n_0
    );
altb_INST_0_i_39: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(29),
      I1 => opb(29),
      I2 => opb(30),
      I3 => opa(30),
      O => altb_INST_0_i_39_n_0
    );
altb_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => unordered_INST_0_i_4_n_0,
      I1 => unordered_INST_0_i_3_n_0,
      O => altb_INST_0_i_4_n_0
    );
altb_INST_0_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(27),
      I1 => opb(27),
      I2 => opb(28),
      I3 => opa(28),
      O => altb_INST_0_i_40_n_0
    );
altb_INST_0_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(25),
      I1 => opb(25),
      I2 => opb(26),
      I3 => opa(26),
      O => altb_INST_0_i_41_n_0
    );
altb_INST_0_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opa(23),
      I1 => opb(23),
      I2 => opb(24),
      I3 => opa(24),
      O => altb_INST_0_i_42_n_0
    );
altb_INST_0_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => altb_INST_0_i_43_n_0,
      CO(2) => altb_INST_0_i_43_n_1,
      CO(1) => altb_INST_0_i_43_n_2,
      CO(0) => altb_INST_0_i_43_n_3,
      CYINIT => '0',
      DI(3) => altb_INST_0_i_56_n_0,
      DI(2) => altb_INST_0_i_57_n_0,
      DI(1) => altb_INST_0_i_58_n_0,
      DI(0) => altb_INST_0_i_59_n_0,
      O(3 downto 0) => NLW_altb_INST_0_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_60_n_0,
      S(2) => altb_INST_0_i_61_n_0,
      S(1) => altb_INST_0_i_62_n_0,
      S(0) => altb_INST_0_i_63_n_0
    );
altb_INST_0_i_44: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(15),
      I1 => opb(15),
      I2 => opa(14),
      I3 => opb(14),
      O => altb_INST_0_i_44_n_0
    );
altb_INST_0_i_45: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(13),
      I1 => opb(13),
      I2 => opa(12),
      I3 => opb(12),
      O => altb_INST_0_i_45_n_0
    );
altb_INST_0_i_46: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(11),
      I1 => opb(11),
      I2 => opa(10),
      I3 => opb(10),
      O => altb_INST_0_i_46_n_0
    );
altb_INST_0_i_47: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(9),
      I1 => opb(9),
      I2 => opa(8),
      I3 => opb(8),
      O => altb_INST_0_i_47_n_0
    );
altb_INST_0_i_48: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(15),
      I1 => opa(15),
      I2 => opb(14),
      I3 => opa(14),
      O => altb_INST_0_i_48_n_0
    );
altb_INST_0_i_49: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(13),
      I1 => opa(13),
      I2 => opb(12),
      I3 => opa(12),
      O => altb_INST_0_i_49_n_0
    );
altb_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323FFFF2323FF23"
    )
        port map (
      I0 => unordered_INST_0_i_2_n_0,
      I1 => unordered_INST_0_i_1_n_0,
      I2 => opb(31),
      I3 => opa(31),
      I4 => unordered_INST_0_i_3_n_0,
      I5 => unordered_INST_0_i_4_n_0,
      O => altb_INST_0_i_5_n_0
    );
altb_INST_0_i_50: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(11),
      I1 => opa(11),
      I2 => opb(10),
      I3 => opa(10),
      O => altb_INST_0_i_50_n_0
    );
altb_INST_0_i_51: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(9),
      I1 => opa(9),
      I2 => opb(8),
      I3 => opa(8),
      O => altb_INST_0_i_51_n_0
    );
altb_INST_0_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(10),
      I1 => opb(10),
      I2 => opa(11),
      I3 => opb(11),
      I4 => opb(9),
      I5 => opa(9),
      O => altb_INST_0_i_52_n_0
    );
altb_INST_0_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(6),
      I1 => opb(6),
      I2 => opa(7),
      I3 => opb(7),
      I4 => opb(8),
      I5 => opa(8),
      O => altb_INST_0_i_53_n_0
    );
altb_INST_0_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(4),
      I1 => opb(4),
      I2 => opa(5),
      I3 => opb(5),
      I4 => opb(3),
      I5 => opa(3),
      O => altb_INST_0_i_54_n_0
    );
altb_INST_0_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => opa(0),
      I1 => opb(0),
      I2 => opa(1),
      I3 => opb(1),
      I4 => opb(2),
      I5 => opa(2),
      O => altb_INST_0_i_55_n_0
    );
altb_INST_0_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(7),
      I1 => opb(7),
      I2 => opa(6),
      I3 => opb(6),
      O => altb_INST_0_i_56_n_0
    );
altb_INST_0_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(5),
      I1 => opb(5),
      I2 => opa(4),
      I3 => opb(4),
      O => altb_INST_0_i_57_n_0
    );
altb_INST_0_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(3),
      I1 => opb(3),
      I2 => opa(2),
      I3 => opb(2),
      O => altb_INST_0_i_58_n_0
    );
altb_INST_0_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => opa(1),
      I1 => opb(1),
      I2 => opa(0),
      I3 => opb(0),
      O => altb_INST_0_i_59_n_0
    );
altb_INST_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opa(28),
      I1 => opa(30),
      I2 => opa(25),
      I3 => opa(27),
      I4 => zero_INST_0_i_1_n_0,
      O => altb_INST_0_i_6_n_0
    );
altb_INST_0_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(7),
      I1 => opa(7),
      I2 => opb(6),
      I3 => opa(6),
      O => altb_INST_0_i_60_n_0
    );
altb_INST_0_i_61: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(5),
      I1 => opa(5),
      I2 => opb(4),
      I3 => opa(4),
      O => altb_INST_0_i_61_n_0
    );
altb_INST_0_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(3),
      I1 => opa(3),
      I2 => opb(2),
      I3 => opa(2),
      O => altb_INST_0_i_62_n_0
    );
altb_INST_0_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => opb(1),
      I1 => opa(1),
      I2 => opb(0),
      I3 => opa(0),
      O => altb_INST_0_i_63_n_0
    );
altb_INST_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => opb(25),
      I1 => opb(29),
      I2 => opb(23),
      I3 => opb(28),
      I4 => altb_INST_0_i_12_n_0,
      O => altb_INST_0_i_7_n_0
    );
altb_INST_0_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => altb_INST_0_i_13_n_0,
      CO(3) => fract_gt,
      CO(2) => altb_INST_0_i_8_n_1,
      CO(1) => altb_INST_0_i_8_n_2,
      CO(0) => altb_INST_0_i_8_n_3,
      CYINIT => '0',
      DI(3) => altb_INST_0_i_14_n_0,
      DI(2) => altb_INST_0_i_15_n_0,
      DI(1) => altb_INST_0_i_16_n_0,
      DI(0) => altb_INST_0_i_17_n_0,
      O(3 downto 0) => NLW_altb_INST_0_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_18_n_0,
      S(2) => altb_INST_0_i_19_n_0,
      S(1) => altb_INST_0_i_20_n_0,
      S(0) => altb_INST_0_i_21_n_0
    );
altb_INST_0_i_9: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exp_lt,
      CO(2) => altb_INST_0_i_9_n_1,
      CO(1) => altb_INST_0_i_9_n_2,
      CO(0) => altb_INST_0_i_9_n_3,
      CYINIT => '0',
      DI(3) => altb_INST_0_i_22_n_0,
      DI(2) => altb_INST_0_i_23_n_0,
      DI(1) => altb_INST_0_i_24_n_0,
      DI(0) => altb_INST_0_i_25_n_0,
      O(3 downto 0) => NLW_altb_INST_0_i_9_O_UNCONNECTED(3 downto 0),
      S(3) => altb_INST_0_i_26_n_0,
      S(2) => altb_INST_0_i_27_n_0,
      S(1) => altb_INST_0_i_28_n_0,
      S(0) => altb_INST_0_i_29_n_0
    );
blta_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444544444444"
    )
        port map (
      I0 => \^unordered\,
      I1 => blta_INST_0_i_1_n_0,
      I2 => altb_INST_0_i_1_n_0,
      I3 => blta_INST_0_i_2_n_0,
      I4 => altb_INST_0_i_3_n_0,
      I5 => altb_INST_0_i_4_n_0,
      O => blta
    );
blta_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101000101010FE"
    )
        port map (
      I0 => unordered_INST_0_i_3_n_0,
      I1 => unordered_INST_0_i_4_n_0,
      I2 => opa(31),
      I3 => unordered_INST_0_i_1_n_0,
      I4 => unordered_INST_0_i_2_n_0,
      I5 => opb(31),
      O => blta_INST_0_i_1_n_0
    );
blta_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA0AFFFFAAFE"
    )
        port map (
      I0 => opb(31),
      I1 => fract_eq,
      I2 => fract_gt,
      I3 => exp_lt,
      I4 => exp_gt,
      I5 => opa(31),
      O => blta_INST_0_i_2_n_0
    );
inf_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => altb_INST_0_i_3_n_0,
      I1 => altb_INST_0_i_4_n_0,
      O => inf
    );
unordered_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => unordered_INST_0_i_1_n_0,
      I1 => unordered_INST_0_i_2_n_0,
      I2 => unordered_INST_0_i_3_n_0,
      I3 => unordered_INST_0_i_4_n_0,
      O => \^unordered\
    );
unordered_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => opb(29),
      I1 => opb(30),
      I2 => opb(27),
      I3 => opb(28),
      I4 => unordered_INST_0_i_5_n_0,
      O => unordered_INST_0_i_1_n_0
    );
unordered_INST_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb(21),
      I1 => opb(19),
      I2 => opb(18),
      I3 => opb(5),
      O => unordered_INST_0_i_10_n_0
    );
unordered_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb(17),
      I1 => opb(3),
      I2 => opb(1),
      I3 => opb(0),
      O => unordered_INST_0_i_11_n_0
    );
unordered_INST_0_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => opa(28),
      I1 => opa(27),
      I2 => opa(30),
      I3 => opa(29),
      O => unordered_INST_0_i_12_n_0
    );
unordered_INST_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa(16),
      I1 => opa(11),
      I2 => opa(12),
      I3 => opa(7),
      O => unordered_INST_0_i_13_n_0
    );
unordered_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa(8),
      I1 => opa(2),
      I2 => opa(13),
      I3 => opa(10),
      O => unordered_INST_0_i_14_n_0
    );
unordered_INST_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => opa(14),
      I1 => opa(15),
      I2 => opa(4),
      O => unordered_INST_0_i_15_n_0
    );
unordered_INST_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa(22),
      I1 => opa(9),
      I2 => opa(20),
      I3 => opa(6),
      O => unordered_INST_0_i_16_n_0
    );
unordered_INST_0_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa(21),
      I1 => opa(19),
      I2 => opa(18),
      I3 => opa(5),
      O => unordered_INST_0_i_17_n_0
    );
unordered_INST_0_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa(17),
      I1 => opa(3),
      I2 => opa(1),
      I3 => opa(0),
      O => unordered_INST_0_i_18_n_0
    );
unordered_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => unordered_INST_0_i_6_n_0,
      I1 => unordered_INST_0_i_7_n_0,
      I2 => unordered_INST_0_i_8_n_0,
      I3 => unordered_INST_0_i_9_n_0,
      I4 => unordered_INST_0_i_10_n_0,
      I5 => unordered_INST_0_i_11_n_0,
      O => unordered_INST_0_i_2_n_0
    );
unordered_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => opa(25),
      I1 => opa(26),
      I2 => opa(23),
      I3 => opa(24),
      I4 => unordered_INST_0_i_12_n_0,
      O => unordered_INST_0_i_3_n_0
    );
unordered_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => unordered_INST_0_i_13_n_0,
      I1 => unordered_INST_0_i_14_n_0,
      I2 => unordered_INST_0_i_15_n_0,
      I3 => unordered_INST_0_i_16_n_0,
      I4 => unordered_INST_0_i_17_n_0,
      I5 => unordered_INST_0_i_18_n_0,
      O => unordered_INST_0_i_4_n_0
    );
unordered_INST_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => opb(24),
      I1 => opb(23),
      I2 => opb(26),
      I3 => opb(25),
      O => unordered_INST_0_i_5_n_0
    );
unordered_INST_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb(16),
      I1 => opb(11),
      I2 => opb(12),
      I3 => opb(7),
      O => unordered_INST_0_i_6_n_0
    );
unordered_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb(8),
      I1 => opb(2),
      I2 => opb(13),
      I3 => opb(10),
      O => unordered_INST_0_i_7_n_0
    );
unordered_INST_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => opb(14),
      I1 => opb(15),
      I2 => opb(4),
      O => unordered_INST_0_i_8_n_0
    );
unordered_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opb(22),
      I1 => opb(9),
      I2 => opb(20),
      I3 => opb(6),
      O => unordered_INST_0_i_9_n_0
    );
zero_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => unordered_INST_0_i_4_n_0,
      I1 => zero_INST_0_i_1_n_0,
      I2 => opa(27),
      I3 => opa(25),
      I4 => opa(30),
      I5 => opa(28),
      O => zero
    );
zero_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => opa(29),
      I1 => opa(23),
      I2 => opa(26),
      I3 => opa(24),
      O => zero_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm is
  port (
    sign_fasu : out STD_LOGIC;
    nan_sign : out STD_LOGIC;
    result_zero_sign : out STD_LOGIC;
    fasu_op : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opa_r_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exp_dn_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sum0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    signb_r_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    opb_nan : in STD_LOGIC;
    opa_nan : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_d : STD_LOGIC;
  signal exp_diff2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal exp_dn_out0 : STD_LOGIC;
  signal exp_dn_out1 : STD_LOGIC;
  signal \exp_dn_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \exp_dn_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \exp_dn_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \exp_dn_out[7]_i_6_n_0\ : STD_LOGIC;
  signal exp_large : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^fasu_op\ : STD_LOGIC;
  signal \fract_out_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal fracta : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal fracta_eq_fractb : STD_LOGIC;
  signal fracta_eq_fractb_i_10_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_3_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_4_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_5_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_6_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_7_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_8_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_9_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_1_n_1 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_1_n_2 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_1_n_3 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_1 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_2 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_3 : STD_LOGIC;
  signal fracta_lt_fractb : STD_LOGIC;
  signal fracta_lt_fractb_i_10_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_12_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_13_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_14_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_15_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_16_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_17_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_18_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_19_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_20_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_21_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_22_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_23_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_24_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_25_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_26_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_27_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_3_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_4_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_5_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_6_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_7_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_8_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_9_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_1 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_2 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_3 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_1 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_2 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_3 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_1 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_2 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_3 : STD_LOGIC;
  signal fracta_n : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \fracta_out[0]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_29_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_30_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_31_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_32_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_33_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_34_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_35_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_36_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_37_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_38_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_39_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_40_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_41_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_42_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_43_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_14_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_17_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_18_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_19_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_21_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_22_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_23_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_24_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_25_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_26_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_27_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_28_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_29_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_30_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_31_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_32_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_33_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_34_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_35_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_36_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_37_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_38_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_39_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_41_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_42_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_43_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_44_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_45_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_46_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_47_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_48_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_49_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_50_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_51_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_52_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_53_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_54_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_55_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_56_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_57_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_58_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_59_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_60_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_61_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_62_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_63_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_16_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_16_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_16_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_3\ : STD_LOGIC;
  signal fracta_s : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal fractb : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal fractb_lt_fracta : STD_LOGIC;
  signal fractb_n : STD_LOGIC_VECTOR ( 26 to 26 );
  signal fractb_s : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal nan_sign_i_1_n_0 : STD_LOGIC;
  signal result_zero_sign0 : STD_LOGIC;
  signal sign_d : STD_LOGIC;
  signal signa_r : STD_LOGIC;
  signal signb_r : STD_LOGIC;
  signal \u3/p_1_in\ : STD_LOGIC;
  signal \NLW_fract_out_q_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fracta_eq_fractb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_eq_fractb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_lt_fractb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_lt_fractb_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_lt_fractb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fracta_out_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \exp_dn_out[1]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \exp_dn_out[2]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \exp_dn_out[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \exp_dn_out[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \exp_dn_out[5]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \exp_dn_out[6]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_3\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_5\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of fasu_op_i_1 : label is "soft_lutpair230";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_eq_fractb_reg_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_eq_fractb_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_lt_fractb_reg_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_lt_fractb_reg_i_11 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_lt_fractb_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_14\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_23\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_24\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_25\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_26\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_29\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_35\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_36\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_38\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_40\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_41\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_42\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_43\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_7\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_6\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_7\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \fracta_out[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \fracta_out[11]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \fracta_out[11]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_5\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_6\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_9\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_7\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_10\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_7\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_8\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_9\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_4\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_3\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_3\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_5\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_4\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_5\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \fracta_out[21]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fracta_out[21]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \fracta_out[21]_i_3\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \fracta_out[22]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \fracta_out[22]_i_4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \fracta_out[22]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \fracta_out[23]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \fracta_out[23]_i_5\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \fracta_out[24]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fracta_out[24]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \fracta_out[24]_i_3\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fracta_out[25]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_17\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_29\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_30\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_63\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \fracta_out[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \fracta_out[2]_i_5\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \fracta_out[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fracta_out[3]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \fracta_out[3]_i_4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \fracta_out[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fracta_out[4]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \fracta_out[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \fracta_out[5]_i_7\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_5\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_7\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_8\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_5\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_6\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \fracta_out[9]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \fracta_out[9]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \fracta_out[9]_i_3\ : label is "soft_lutpair195";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_16\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_40\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \fractb_out[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \fractb_out[10]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \fractb_out[11]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \fractb_out[12]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \fractb_out[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \fractb_out[14]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \fractb_out[15]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \fractb_out[16]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \fractb_out[17]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \fractb_out[18]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \fractb_out[19]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \fractb_out[1]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \fractb_out[20]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \fractb_out[21]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \fractb_out[22]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \fractb_out[23]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \fractb_out[24]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \fractb_out[26]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \fractb_out[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \fractb_out[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \fractb_out[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \fractb_out[5]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \fractb_out[6]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \fractb_out[7]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \fractb_out[8]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \fractb_out[9]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of sign_i_1 : label is "soft_lutpair230";
begin
  CO(0) <= \^co\(0);
  fasu_op <= \^fasu_op\;
\exp_dn_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(23),
      O => exp_large(0)
    );
\exp_dn_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(24),
      O => exp_large(1)
    );
\exp_dn_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(25),
      O => exp_large(2)
    );
\exp_dn_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(26),
      O => exp_large(3)
    );
\exp_dn_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(27),
      O => exp_large(4)
    );
\exp_dn_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(28),
      O => exp_large(5)
    );
\exp_dn_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(29),
      O => exp_large(6)
    );
\exp_dn_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002800"
    )
        port map (
      I0 => exp_dn_out1,
      I1 => signb_r_reg_0(31),
      I2 => Q(31),
      I3 => \exp_dn_out[7]_i_3_n_0\,
      I4 => \exp_dn_out[7]_i_4_n_0\,
      O => exp_dn_out0
    );
\exp_dn_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(30),
      O => exp_large(7)
    );
\exp_dn_out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => Q(26),
      I2 => signb_r_reg_0(25),
      I3 => Q(25),
      O => \exp_dn_out[7]_i_3_n_0\
    );
\exp_dn_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => Q(29),
      I1 => signb_r_reg_0(29),
      I2 => Q(30),
      I3 => signb_r_reg_0(30),
      I4 => \exp_dn_out[7]_i_5_n_0\,
      I5 => \exp_dn_out[7]_i_6_n_0\,
      O => \exp_dn_out[7]_i_4_n_0\
    );
\exp_dn_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(28),
      I1 => Q(28),
      I2 => signb_r_reg_0(27),
      I3 => Q(27),
      O => \exp_dn_out[7]_i_5_n_0\
    );
\exp_dn_out[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => Q(24),
      I2 => signb_r_reg_0(23),
      I3 => Q(23),
      O => \exp_dn_out[7]_i_6_n_0\
    );
\exp_dn_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(0),
      Q => \exp_dn_out_reg[7]_0\(0),
      R => exp_dn_out0
    );
\exp_dn_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(1),
      Q => \exp_dn_out_reg[7]_0\(1),
      R => exp_dn_out0
    );
\exp_dn_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(2),
      Q => \exp_dn_out_reg[7]_0\(2),
      R => exp_dn_out0
    );
\exp_dn_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(3),
      Q => \exp_dn_out_reg[7]_0\(3),
      R => exp_dn_out0
    );
\exp_dn_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(4),
      Q => \exp_dn_out_reg[7]_0\(4),
      R => exp_dn_out0
    );
\exp_dn_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(5),
      Q => \exp_dn_out_reg[7]_0\(5),
      R => exp_dn_out0
    );
\exp_dn_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(6),
      Q => \exp_dn_out_reg[7]_0\(6),
      R => exp_dn_out0
    );
\exp_dn_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(7),
      Q => \exp_dn_out_reg[7]_0\(7),
      R => exp_dn_out0
    );
fasu_op_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(31),
      I1 => Q(31),
      O => add_d
    );
fasu_op_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => add_d,
      Q => \^fasu_op\,
      R => '0'
    );
\fract_out_q[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(11),
      I1 => \^fasu_op\,
      I2 => fracta(11),
      O => \fract_out_q[11]_i_2_n_0\
    );
\fract_out_q[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(10),
      I1 => \^fasu_op\,
      I2 => fracta(10),
      O => \fract_out_q[11]_i_3_n_0\
    );
\fract_out_q[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(9),
      I1 => \^fasu_op\,
      I2 => fracta(9),
      O => \fract_out_q[11]_i_4_n_0\
    );
\fract_out_q[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(8),
      I1 => \^fasu_op\,
      I2 => fracta(8),
      O => \fract_out_q[11]_i_5_n_0\
    );
\fract_out_q[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(15),
      I1 => \^fasu_op\,
      I2 => fracta(15),
      O => \fract_out_q[15]_i_2_n_0\
    );
\fract_out_q[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(14),
      I1 => \^fasu_op\,
      I2 => fracta(14),
      O => \fract_out_q[15]_i_3_n_0\
    );
\fract_out_q[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(13),
      I1 => \^fasu_op\,
      I2 => fracta(13),
      O => \fract_out_q[15]_i_4_n_0\
    );
\fract_out_q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(12),
      I1 => \^fasu_op\,
      I2 => fracta(12),
      O => \fract_out_q[15]_i_5_n_0\
    );
\fract_out_q[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(19),
      I1 => \^fasu_op\,
      I2 => fracta(19),
      O => \fract_out_q[19]_i_2_n_0\
    );
\fract_out_q[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(18),
      I1 => \^fasu_op\,
      I2 => fracta(18),
      O => \fract_out_q[19]_i_3_n_0\
    );
\fract_out_q[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(17),
      I1 => \^fasu_op\,
      I2 => fracta(17),
      O => \fract_out_q[19]_i_4_n_0\
    );
\fract_out_q[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(16),
      I1 => \^fasu_op\,
      I2 => fracta(16),
      O => \fract_out_q[19]_i_5_n_0\
    );
\fract_out_q[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(23),
      I1 => \^fasu_op\,
      I2 => fracta(23),
      O => \fract_out_q[23]_i_2_n_0\
    );
\fract_out_q[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(22),
      I1 => \^fasu_op\,
      I2 => fracta(22),
      O => \fract_out_q[23]_i_3_n_0\
    );
\fract_out_q[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(21),
      I1 => \^fasu_op\,
      I2 => fracta(21),
      O => \fract_out_q[23]_i_4_n_0\
    );
\fract_out_q[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(20),
      I1 => \^fasu_op\,
      I2 => fracta(20),
      O => \fract_out_q[23]_i_5_n_0\
    );
\fract_out_q[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fasu_op\,
      O => \u3/p_1_in\
    );
\fract_out_q[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(26),
      I1 => \^fasu_op\,
      I2 => fracta(26),
      O => \fract_out_q[27]_i_3_n_0\
    );
\fract_out_q[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(25),
      I1 => \^fasu_op\,
      I2 => fracta(25),
      O => \fract_out_q[27]_i_4_n_0\
    );
\fract_out_q[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(24),
      I1 => \^fasu_op\,
      I2 => fracta(24),
      O => \fract_out_q[27]_i_5_n_0\
    );
\fract_out_q[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fasu_op\,
      O => \fract_out_q[3]_i_2_n_0\
    );
\fract_out_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(3),
      I1 => \^fasu_op\,
      I2 => fracta(3),
      O => \fract_out_q[3]_i_3_n_0\
    );
\fract_out_q[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(2),
      I1 => \^fasu_op\,
      I2 => fracta(2),
      O => \fract_out_q[3]_i_4_n_0\
    );
\fract_out_q[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(1),
      I1 => \^fasu_op\,
      I2 => fracta(1),
      O => \fract_out_q[3]_i_5_n_0\
    );
\fract_out_q[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fractb(0),
      O => \fract_out_q[3]_i_6_n_0\
    );
\fract_out_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(7),
      I1 => \^fasu_op\,
      I2 => fracta(7),
      O => \fract_out_q[7]_i_2_n_0\
    );
\fract_out_q[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(6),
      I1 => \^fasu_op\,
      I2 => fracta(6),
      O => \fract_out_q[7]_i_3_n_0\
    );
\fract_out_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(5),
      I1 => \^fasu_op\,
      I2 => fracta(5),
      O => \fract_out_q[7]_i_4_n_0\
    );
\fract_out_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(4),
      I1 => \^fasu_op\,
      I2 => fracta(4),
      O => \fract_out_q[7]_i_5_n_0\
    );
\fract_out_q_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[7]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[11]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[11]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[11]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(11 downto 8),
      O(3 downto 0) => sum0(11 downto 8),
      S(3) => \fract_out_q[11]_i_2_n_0\,
      S(2) => \fract_out_q[11]_i_3_n_0\,
      S(1) => \fract_out_q[11]_i_4_n_0\,
      S(0) => \fract_out_q[11]_i_5_n_0\
    );
\fract_out_q_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[11]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[15]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[15]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[15]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(15 downto 12),
      O(3 downto 0) => sum0(15 downto 12),
      S(3) => \fract_out_q[15]_i_2_n_0\,
      S(2) => \fract_out_q[15]_i_3_n_0\,
      S(1) => \fract_out_q[15]_i_4_n_0\,
      S(0) => \fract_out_q[15]_i_5_n_0\
    );
\fract_out_q_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[15]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[19]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[19]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[19]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(19 downto 16),
      O(3 downto 0) => sum0(19 downto 16),
      S(3) => \fract_out_q[19]_i_2_n_0\,
      S(2) => \fract_out_q[19]_i_3_n_0\,
      S(1) => \fract_out_q[19]_i_4_n_0\,
      S(0) => \fract_out_q[19]_i_5_n_0\
    );
\fract_out_q_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[19]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[23]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[23]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[23]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(23 downto 20),
      O(3 downto 0) => sum0(23 downto 20),
      S(3) => \fract_out_q[23]_i_2_n_0\,
      S(2) => \fract_out_q[23]_i_3_n_0\,
      S(1) => \fract_out_q[23]_i_4_n_0\,
      S(0) => \fract_out_q[23]_i_5_n_0\
    );
\fract_out_q_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[23]_i_1_n_0\,
      CO(3) => \NLW_fract_out_q_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \fract_out_q_reg[27]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[27]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => fracta(26 downto 24),
      O(3 downto 0) => sum0(27 downto 24),
      S(3) => \u3/p_1_in\,
      S(2) => \fract_out_q[27]_i_3_n_0\,
      S(1) => \fract_out_q[27]_i_4_n_0\,
      S(0) => \fract_out_q[27]_i_5_n_0\
    );
\fract_out_q_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fract_out_q_reg[3]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[3]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[3]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[3]_i_1_n_3\,
      CYINIT => fracta(0),
      DI(3 downto 1) => fracta(3 downto 1),
      DI(0) => \fract_out_q[3]_i_2_n_0\,
      O(3 downto 0) => sum0(3 downto 0),
      S(3) => \fract_out_q[3]_i_3_n_0\,
      S(2) => \fract_out_q[3]_i_4_n_0\,
      S(1) => \fract_out_q[3]_i_5_n_0\,
      S(0) => \fract_out_q[3]_i_6_n_0\
    );
\fract_out_q_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[3]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[7]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[7]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[7]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(7 downto 4),
      O(3 downto 0) => sum0(7 downto 4),
      S(3) => \fract_out_q[7]_i_2_n_0\,
      S(2) => \fract_out_q[7]_i_3_n_0\,
      S(1) => \fract_out_q[7]_i_4_n_0\,
      S(0) => \fract_out_q[7]_i_5_n_0\
    );
fracta_eq_fractb_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => signb_r_reg_0(0),
      I2 => Q(1),
      I3 => signb_r_reg_0(1),
      I4 => signb_r_reg_0(2),
      I5 => Q(2),
      O => fracta_eq_fractb_i_10_n_0
    );
fracta_eq_fractb_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => Q(21),
      I2 => signb_r_reg_0(22),
      I3 => Q(22),
      O => fracta_eq_fractb_i_3_n_0
    );
fracta_eq_fractb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => Q(20),
      I2 => Q(18),
      I3 => signb_r_reg_0(18),
      I4 => Q(19),
      I5 => signb_r_reg_0(19),
      O => fracta_eq_fractb_i_4_n_0
    );
fracta_eq_fractb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(16),
      I1 => signb_r_reg_0(16),
      I2 => Q(17),
      I3 => signb_r_reg_0(17),
      I4 => signb_r_reg_0(15),
      I5 => Q(15),
      O => fracta_eq_fractb_i_5_n_0
    );
fracta_eq_fractb_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => Q(14),
      I2 => Q(12),
      I3 => signb_r_reg_0(12),
      I4 => Q(13),
      I5 => signb_r_reg_0(13),
      O => fracta_eq_fractb_i_6_n_0
    );
fracta_eq_fractb_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => signb_r_reg_0(10),
      I2 => Q(11),
      I3 => signb_r_reg_0(11),
      I4 => signb_r_reg_0(9),
      I5 => Q(9),
      O => fracta_eq_fractb_i_7_n_0
    );
fracta_eq_fractb_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => Q(8),
      I2 => Q(6),
      I3 => signb_r_reg_0(6),
      I4 => Q(7),
      I5 => signb_r_reg_0(7),
      O => fracta_eq_fractb_i_8_n_0
    );
fracta_eq_fractb_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => signb_r_reg_0(4),
      I2 => Q(5),
      I3 => signb_r_reg_0(5),
      I4 => signb_r_reg_0(3),
      I5 => Q(3),
      O => fracta_eq_fractb_i_9_n_0
    );
fracta_eq_fractb_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_dn_out1,
      Q => fracta_eq_fractb,
      R => '0'
    );
fracta_eq_fractb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => fracta_eq_fractb_reg_i_2_n_0,
      CO(3) => exp_dn_out1,
      CO(2) => fracta_eq_fractb_reg_i_1_n_1,
      CO(1) => fracta_eq_fractb_reg_i_1_n_2,
      CO(0) => fracta_eq_fractb_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fracta_eq_fractb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_eq_fractb_i_3_n_0,
      S(2) => fracta_eq_fractb_i_4_n_0,
      S(1) => fracta_eq_fractb_i_5_n_0,
      S(0) => fracta_eq_fractb_i_6_n_0
    );
fracta_eq_fractb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fracta_eq_fractb_reg_i_2_n_0,
      CO(2) => fracta_eq_fractb_reg_i_2_n_1,
      CO(1) => fracta_eq_fractb_reg_i_2_n_2,
      CO(0) => fracta_eq_fractb_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fracta_eq_fractb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_eq_fractb_i_7_n_0,
      S(2) => fracta_eq_fractb_i_8_n_0,
      S(1) => fracta_eq_fractb_i_9_n_0,
      S(0) => fracta_eq_fractb_i_10_n_0
    );
fracta_lt_fractb_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(17),
      I1 => Q(17),
      I2 => signb_r_reg_0(16),
      I3 => Q(16),
      O => fracta_lt_fractb_i_10_n_0
    );
fracta_lt_fractb_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(15),
      I1 => signb_r_reg_0(15),
      I2 => signb_r_reg_0(14),
      I3 => Q(14),
      O => fracta_lt_fractb_i_12_n_0
    );
fracta_lt_fractb_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(13),
      I1 => signb_r_reg_0(13),
      I2 => signb_r_reg_0(12),
      I3 => Q(12),
      O => fracta_lt_fractb_i_13_n_0
    );
fracta_lt_fractb_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(11),
      I1 => signb_r_reg_0(11),
      I2 => signb_r_reg_0(10),
      I3 => Q(10),
      O => fracta_lt_fractb_i_14_n_0
    );
fracta_lt_fractb_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(9),
      I1 => signb_r_reg_0(9),
      I2 => signb_r_reg_0(8),
      I3 => Q(8),
      O => fracta_lt_fractb_i_15_n_0
    );
fracta_lt_fractb_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => Q(14),
      I2 => signb_r_reg_0(15),
      I3 => Q(15),
      O => fracta_lt_fractb_i_16_n_0
    );
fracta_lt_fractb_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(13),
      I1 => Q(13),
      I2 => signb_r_reg_0(12),
      I3 => Q(12),
      O => fracta_lt_fractb_i_17_n_0
    );
fracta_lt_fractb_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(11),
      I1 => Q(11),
      I2 => signb_r_reg_0(10),
      I3 => Q(10),
      O => fracta_lt_fractb_i_18_n_0
    );
fracta_lt_fractb_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => Q(8),
      I2 => signb_r_reg_0(9),
      I3 => Q(9),
      O => fracta_lt_fractb_i_19_n_0
    );
fracta_lt_fractb_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(7),
      I1 => signb_r_reg_0(7),
      I2 => signb_r_reg_0(6),
      I3 => Q(6),
      O => fracta_lt_fractb_i_20_n_0
    );
fracta_lt_fractb_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(5),
      I1 => signb_r_reg_0(5),
      I2 => signb_r_reg_0(4),
      I3 => Q(4),
      O => fracta_lt_fractb_i_21_n_0
    );
fracta_lt_fractb_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(3),
      I1 => signb_r_reg_0(3),
      I2 => signb_r_reg_0(2),
      I3 => Q(2),
      O => fracta_lt_fractb_i_22_n_0
    );
fracta_lt_fractb_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(1),
      I1 => signb_r_reg_0(1),
      I2 => signb_r_reg_0(0),
      I3 => Q(0),
      O => fracta_lt_fractb_i_23_n_0
    );
fracta_lt_fractb_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(7),
      I1 => Q(7),
      I2 => signb_r_reg_0(6),
      I3 => Q(6),
      O => fracta_lt_fractb_i_24_n_0
    );
fracta_lt_fractb_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(5),
      I1 => Q(5),
      I2 => signb_r_reg_0(4),
      I3 => Q(4),
      O => fracta_lt_fractb_i_25_n_0
    );
fracta_lt_fractb_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(2),
      I1 => Q(2),
      I2 => signb_r_reg_0(3),
      I3 => Q(3),
      O => fracta_lt_fractb_i_26_n_0
    );
fracta_lt_fractb_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(1),
      I1 => Q(1),
      I2 => signb_r_reg_0(0),
      I3 => Q(0),
      O => fracta_lt_fractb_i_27_n_0
    );
fracta_lt_fractb_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => Q(22),
      O => fracta_lt_fractb_i_3_n_0
    );
fracta_lt_fractb_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(21),
      I1 => signb_r_reg_0(21),
      I2 => signb_r_reg_0(20),
      I3 => Q(20),
      O => fracta_lt_fractb_i_4_n_0
    );
fracta_lt_fractb_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(19),
      I1 => signb_r_reg_0(19),
      I2 => signb_r_reg_0(18),
      I3 => Q(18),
      O => fracta_lt_fractb_i_5_n_0
    );
fracta_lt_fractb_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(17),
      I1 => signb_r_reg_0(17),
      I2 => signb_r_reg_0(16),
      I3 => Q(16),
      O => fracta_lt_fractb_i_6_n_0
    );
fracta_lt_fractb_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => Q(22),
      O => fracta_lt_fractb_i_7_n_0
    );
fracta_lt_fractb_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => Q(20),
      I2 => signb_r_reg_0(21),
      I3 => Q(21),
      O => fracta_lt_fractb_i_8_n_0
    );
fracta_lt_fractb_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(19),
      I1 => Q(19),
      I2 => signb_r_reg_0(18),
      I3 => Q(18),
      O => fracta_lt_fractb_i_9_n_0
    );
fracta_lt_fractb_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_lt_fractb_reg_i_1_n_0,
      Q => fracta_lt_fractb,
      R => '0'
    );
fracta_lt_fractb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => fracta_lt_fractb_reg_i_2_n_0,
      CO(3) => fracta_lt_fractb_reg_i_1_n_0,
      CO(2) => fracta_lt_fractb_reg_i_1_n_1,
      CO(1) => fracta_lt_fractb_reg_i_1_n_2,
      CO(0) => fracta_lt_fractb_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => fracta_lt_fractb_i_3_n_0,
      DI(2) => fracta_lt_fractb_i_4_n_0,
      DI(1) => fracta_lt_fractb_i_5_n_0,
      DI(0) => fracta_lt_fractb_i_6_n_0,
      O(3 downto 0) => NLW_fracta_lt_fractb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_lt_fractb_i_7_n_0,
      S(2) => fracta_lt_fractb_i_8_n_0,
      S(1) => fracta_lt_fractb_i_9_n_0,
      S(0) => fracta_lt_fractb_i_10_n_0
    );
fracta_lt_fractb_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fracta_lt_fractb_reg_i_11_n_0,
      CO(2) => fracta_lt_fractb_reg_i_11_n_1,
      CO(1) => fracta_lt_fractb_reg_i_11_n_2,
      CO(0) => fracta_lt_fractb_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => fracta_lt_fractb_i_20_n_0,
      DI(2) => fracta_lt_fractb_i_21_n_0,
      DI(1) => fracta_lt_fractb_i_22_n_0,
      DI(0) => fracta_lt_fractb_i_23_n_0,
      O(3 downto 0) => NLW_fracta_lt_fractb_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_lt_fractb_i_24_n_0,
      S(2) => fracta_lt_fractb_i_25_n_0,
      S(1) => fracta_lt_fractb_i_26_n_0,
      S(0) => fracta_lt_fractb_i_27_n_0
    );
fracta_lt_fractb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => fracta_lt_fractb_reg_i_11_n_0,
      CO(3) => fracta_lt_fractb_reg_i_2_n_0,
      CO(2) => fracta_lt_fractb_reg_i_2_n_1,
      CO(1) => fracta_lt_fractb_reg_i_2_n_2,
      CO(0) => fracta_lt_fractb_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => fracta_lt_fractb_i_12_n_0,
      DI(2) => fracta_lt_fractb_i_13_n_0,
      DI(1) => fracta_lt_fractb_i_14_n_0,
      DI(0) => fracta_lt_fractb_i_15_n_0,
      O(3 downto 0) => NLW_fracta_lt_fractb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_lt_fractb_i_16_n_0,
      S(2) => fracta_lt_fractb_i_17_n_0,
      S(1) => fracta_lt_fractb_i_18_n_0,
      S(0) => fracta_lt_fractb_i_19_n_0
    );
\fracta_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \^co\(0),
      I2 => \fracta_out_reg[0]_i_2_n_0\,
      O => fracta_s(0)
    );
\fracta_out[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040444FF04FF44FF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[0]_i_18_n_0\,
      I2 => \fracta_out[6]_i_6_n_0\,
      I3 => \fracta_out[0]_i_24_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_6_n_0\,
      O => \fracta_out[0]_i_10_n_0\
    );
\fracta_out[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8FF00FF"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[0]_i_25_n_0\,
      I2 => \fracta_out[0]_i_26_n_0\,
      I3 => \fracta_out[0]_i_27_n_0\,
      I4 => \fracta_out[26]_i_18_n_0\,
      I5 => \fracta_out[26]_i_7_n_0\,
      O => \fracta_out[0]_i_11_n_0\
    );
\fracta_out[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0FF80"
    )
        port map (
      I0 => \fracta_out[22]_i_4_n_0\,
      I1 => \fracta_out[25]_i_15_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[0]_i_28_n_0\,
      I4 => \fracta_out[12]_i_6_n_0\,
      I5 => \fracta_out[12]_i_5_n_0\,
      O => \fracta_out[0]_i_12_n_0\
    );
\fracta_out[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA50EEEEFA504444"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => Q(13),
      I2 => signb_r_reg_0(13),
      I3 => signb_r_reg_0(15),
      I4 => \^co\(0),
      I5 => Q(15),
      O => \fracta_out[0]_i_13_n_0\
    );
\fracta_out[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \fracta_out[25]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[0]_i_14_n_0\
    );
\fracta_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFDFDDDDDDDDD"
    )
        port map (
      I0 => \fracta_out[0]_i_18_n_0\,
      I1 => \fracta_out[0]_i_19_n_0\,
      I2 => Q(13),
      I3 => signb_r_reg_0(13),
      I4 => \^co\(0),
      I5 => \fracta_out[25]_i_15_n_0\,
      O => \fracta_out[0]_i_15_n_0\
    );
\fracta_out[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \fracta_out[0]_i_18_n_0\,
      I1 => \fracta_out[0]_i_28_n_0\,
      I2 => \fracta_out[22]_i_4_n_0\,
      I3 => \fracta_out[22]_i_5_n_0\,
      I4 => \fracta_out[0]_i_29_n_0\,
      I5 => \fracta_out[0]_i_19_n_0\,
      O => \fracta_out[0]_i_16_n_0\
    );
\fracta_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \fracta_out[0]_i_30_n_0\,
      I1 => \fracta_out[0]_i_31_n_0\,
      I2 => \fracta_out[0]_i_32_n_0\,
      I3 => \fracta_out[14]_i_6_n_0\,
      I4 => \fracta_out[14]_i_9_n_0\,
      I5 => \fracta_out[0]_i_25_n_0\,
      O => \fracta_out[0]_i_17_n_0\
    );
\fracta_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \fracta_out[0]_i_33_n_0\,
      I1 => signb_r_reg_0(4),
      I2 => \^co\(0),
      I3 => Q(4),
      I4 => signb_r_reg_0(3),
      I5 => Q(3),
      O => \fracta_out[0]_i_18_n_0\
    );
\fracta_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD8"
    )
        port map (
      I0 => \^co\(0),
      I1 => signb_r_reg_0(11),
      I2 => Q(11),
      I3 => \fracta_out[14]_i_9_n_0\,
      I4 => \fracta_out[0]_i_26_n_0\,
      I5 => \fracta_out[0]_i_34_n_0\,
      O => \fracta_out[0]_i_19_n_0\
    );
\fracta_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFAFFFFFFFA"
    )
        port map (
      I0 => \fracta_out[22]_i_4_n_0\,
      I1 => \fracta_out[26]_i_17_n_0\,
      I2 => \fracta_out[0]_i_35_n_0\,
      I3 => \fracta_out[0]_i_36_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[0]_i_37_n_0\,
      O => \fracta_out[0]_i_20_n_0\
    );
\fracta_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \^co\(0),
      I2 => Q(18),
      I3 => signb_r_reg_0(17),
      I4 => Q(17),
      I5 => \fracta_out[0]_i_28_n_0\,
      O => \fracta_out[0]_i_21_n_0\
    );
\fracta_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330177013301FF01"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[2]_i_5_n_0\,
      I3 => \fracta_out[0]_i_38_n_0\,
      I4 => \fracta_out[5]_i_7_n_0\,
      I5 => \fracta_out[6]_i_7_n_0\,
      O => \fracta_out[0]_i_22_n_0\
    );
\fracta_out[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => Q(0),
      I2 => \^co\(0),
      I3 => signb_r_reg_0(0),
      O => \fracta_out[0]_i_23_n_0\
    );
\fracta_out[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => Q(6),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(6),
      I3 => \fracta_out[0]_i_30_n_0\,
      O => \fracta_out[0]_i_24_n_0\
    );
\fracta_out[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => signb_r_reg_0(11),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(10),
      O => \fracta_out[0]_i_25_n_0\
    );
\fracta_out[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => signb_r_reg_0(9),
      I1 => Q(9),
      I2 => Q(10),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(10),
      O => \fracta_out[0]_i_26_n_0\
    );
\fracta_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010101F1010"
    )
        port map (
      I0 => \fracta_out[0]_i_30_n_0\,
      I1 => \fracta_out[0]_i_32_n_0\,
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => \fracta_out[0]_i_34_n_0\,
      I4 => \fracta_out[0]_i_39_n_0\,
      I5 => \fracta_out[2]_i_5_n_0\,
      O => \fracta_out[0]_i_27_n_0\
    );
\fracta_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAEFEFEFEA"
    )
        port map (
      I0 => \fracta_out[0]_i_40_n_0\,
      I1 => signb_r_reg_0(14),
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => Q(13),
      I5 => signb_r_reg_0(13),
      O => \fracta_out[0]_i_28_n_0\
    );
\fracta_out[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(17),
      I1 => signb_r_reg_0(17),
      I2 => Q(18),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(18),
      O => \fracta_out[0]_i_29_n_0\
    );
\fracta_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030FFBA30307530"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[16]_i_5_n_0\,
      I2 => \fracta_out[0]_i_5_n_0\,
      I3 => \fracta_out_reg[0]_i_6_n_0\,
      I4 => \fracta_out[0]_i_7_n_0\,
      I5 => \fracta_out[0]_i_8_n_0\,
      O => \fracta_out[0]_i_3_n_0\
    );
\fracta_out[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEFFFFFFFF"
    )
        port map (
      I0 => \fracta_out[6]_i_6_n_0\,
      I1 => Q(4),
      I2 => \^co\(0),
      I3 => signb_r_reg_0(4),
      I4 => \fracta_out[0]_i_41_n_0\,
      I5 => \fracta_out[0]_i_38_n_0\,
      O => \fracta_out[0]_i_30_n_0\
    );
\fracta_out[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFCB8FFFFFFFF"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => \^co\(0),
      I2 => Q(21),
      I3 => signb_r_reg_0(20),
      I4 => Q(20),
      I5 => \fracta_out[0]_i_37_n_0\,
      O => \fracta_out[0]_i_31_n_0\
    );
\fracta_out[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFFFFFAFCFC"
    )
        port map (
      I0 => signb_r_reg_0(9),
      I1 => Q(9),
      I2 => \fracta_out[0]_i_42_n_0\,
      I3 => signb_r_reg_0(6),
      I4 => \^co\(0),
      I5 => Q(6),
      O => \fracta_out[0]_i_32_n_0\
    );
\fracta_out[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => signb_r_reg_0(0),
      I1 => \^co\(0),
      I2 => Q(0),
      I3 => signb_r_reg_0(1),
      I4 => Q(1),
      I5 => \fracta_out[5]_i_7_n_0\,
      O => \fracta_out[0]_i_33_n_0\
    );
\fracta_out[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \fracta_out[0]_i_42_n_0\,
      I1 => signb_r_reg_0(5),
      I2 => \^co\(0),
      I3 => Q(5),
      I4 => signb_r_reg_0(6),
      I5 => Q(6),
      O => \fracta_out[0]_i_34_n_0\
    );
\fracta_out[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => \^co\(0),
      I2 => Q(22),
      O => \fracta_out[0]_i_35_n_0\
    );
\fracta_out[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(20),
      I1 => signb_r_reg_0(20),
      I2 => Q(21),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(21),
      O => \fracta_out[0]_i_36_n_0\
    );
\fracta_out[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \fracta_out[0]_i_40_n_0\,
      I1 => signb_r_reg_0(14),
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => \fracta_out[0]_i_29_n_0\,
      I5 => \fracta_out[22]_i_4_n_0\,
      O => \fracta_out[0]_i_37_n_0\
    );
\fracta_out[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => Q(1),
      I1 => signb_r_reg_0(1),
      I2 => Q(0),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(0),
      O => \fracta_out[0]_i_38_n_0\
    );
\fracta_out[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => signb_r_reg_0(2),
      I1 => \^co\(0),
      I2 => Q(2),
      I3 => signb_r_reg_0(1),
      I4 => Q(1),
      I5 => \fracta_out[0]_i_43_n_0\,
      O => \fracta_out[0]_i_39_n_0\
    );
\fracta_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEF"
    )
        port map (
      I0 => \fracta_out[0]_i_9_n_0\,
      I1 => \fracta_out[0]_i_10_n_0\,
      I2 => \fracta_out[26]_i_7_n_0\,
      I3 => \fracta_out[8]_i_5_n_0\,
      I4 => \fracta_out[26]_i_6_n_0\,
      I5 => \fracta_out[0]_i_11_n_0\,
      O => \fracta_out[0]_i_4_n_0\
    );
\fracta_out[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(15),
      I1 => signb_r_reg_0(15),
      I2 => Q(16),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(16),
      O => \fracta_out[0]_i_40_n_0\
    );
\fracta_out[0]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(3),
      I1 => signb_r_reg_0(3),
      I2 => Q(2),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(2),
      O => \fracta_out[0]_i_41_n_0\
    );
\fracta_out[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(7),
      I1 => signb_r_reg_0(7),
      I2 => Q(8),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(8),
      O => \fracta_out[0]_i_42_n_0\
    );
\fracta_out[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(3),
      I1 => signb_r_reg_0(3),
      I2 => Q(4),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(4),
      O => \fracta_out[0]_i_43_n_0\
    );
\fracta_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003333555F"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[0]_i_12_n_0\,
      I2 => \fracta_out[0]_i_13_n_0\,
      I3 => \fracta_out[14]_i_7_n_0\,
      I4 => \fracta_out[0]_i_14_n_0\,
      I5 => \fracta_out[0]_i_15_n_0\,
      O => \fracta_out[0]_i_5_n_0\
    );
\fracta_out[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      O => \fracta_out[0]_i_7_n_0\
    );
\fracta_out[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002002200020000"
    )
        port map (
      I0 => \fracta_out[0]_i_18_n_0\,
      I1 => \fracta_out[0]_i_19_n_0\,
      I2 => \fracta_out[14]_i_6_n_0\,
      I3 => \fracta_out[0]_i_20_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[0]_i_21_n_0\,
      O => \fracta_out[0]_i_8_n_0\
    );
\fracta_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000C00FF000C00"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[0]_i_22_n_0\,
      I2 => \fracta_out[4]_i_4_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[0]_i_23_n_0\,
      O => \fracta_out[0]_i_9_n_0\
    );
\fracta_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^co\(0),
      I2 => \fracta_out[10]_i_2_n_0\,
      I3 => signb_r_reg_0(7),
      I4 => fractb_lt_fracta,
      O => fracta_s(10)
    );
\fracta_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \fracta_out[10]_i_3_n_0\,
      I1 => \fracta_out[10]_i_4_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \fracta_out[26]_i_5_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[10]_i_2_n_0\
    );
\fracta_out[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[10]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[14]_i_4_n_0\,
      O => \fracta_out[10]_i_3_n_0\
    );
\fracta_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[14]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[22]_i_3_n_0\,
      O => \fracta_out[10]_i_4_n_0\
    );
\fracta_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[10]_i_6_n_0\,
      I3 => \fracta_out[10]_i_7_n_0\,
      I4 => \fracta_out[12]_i_9_n_0\,
      I5 => \fracta_out[13]_i_7_n_0\,
      O => \fracta_out[10]_i_5_n_0\
    );
\fracta_out[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(7),
      I1 => \^co\(0),
      I2 => Q(7),
      O => \fracta_out[10]_i_6_n_0\
    );
\fracta_out[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => \^co\(0),
      I2 => Q(8),
      O => \fracta_out[10]_i_7_n_0\
    );
\fracta_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_out[11]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[11]_i_3_n_0\,
      O => fracta_s(11)
    );
\fracta_out[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => \fracta_out[11]_i_4_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[11]_i_2_n_0\
    );
\fracta_out[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^co\(0),
      I2 => \fracta_out[11]_i_4_n_0\,
      O => \fracta_out[11]_i_3_n_0\
    );
\fracta_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \fracta_out[19]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[23]_i_4_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[3]_i_4_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[11]_i_4_n_0\
    );
\fracta_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^co\(0),
      I2 => \fracta_out[12]_i_2_n_0\,
      I3 => signb_r_reg_0(9),
      I4 => fractb_lt_fracta,
      O => fracta_s(12)
    );
\fracta_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \fracta_out[12]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[12]_i_4_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[12]_i_2_n_0\
    );
\fracta_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[12]_i_5_n_0\,
      I3 => \fracta_out[12]_i_6_n_0\,
      I4 => \fracta_out[22]_i_4_n_0\,
      I5 => \fracta_out[22]_i_5_n_0\,
      O => \fracta_out[12]_i_3_n_0\
    );
\fracta_out[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[12]_i_7_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[12]_i_8_n_0\,
      O => \fracta_out[12]_i_4_n_0\
    );
\fracta_out[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(17),
      I1 => \^co\(0),
      I2 => Q(17),
      O => \fracta_out[12]_i_5_n_0\
    );
\fracta_out[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \^co\(0),
      I2 => Q(18),
      O => \fracta_out[12]_i_6_n_0\
    );
\fracta_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[12]_i_9_n_0\,
      I3 => \fracta_out[13]_i_7_n_0\,
      I4 => \fracta_out[14]_i_8_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[12]_i_7_n_0\
    );
\fracta_out[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[14]_i_6_n_0\,
      I3 => \fracta_out[14]_i_7_n_0\,
      I4 => \fracta_out[14]_i_10_n_0\,
      I5 => \fracta_out[19]_i_5_n_0\,
      O => \fracta_out[12]_i_8_n_0\
    );
\fracta_out[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(9),
      I1 => signb_r_reg_0(9),
      I2 => \^co\(0),
      O => \fracta_out[12]_i_9_n_0\
    );
\fracta_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_out[13]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[13]_i_3_n_0\,
      O => fracta_s(13)
    );
\fracta_out[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => signb_r_reg_0(10),
      I1 => \fracta_out[13]_i_4_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[13]_i_2_n_0\
    );
\fracta_out[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^co\(0),
      I2 => \fracta_out[13]_i_4_n_0\,
      O => \fracta_out[13]_i_3_n_0\
    );
\fracta_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \fracta_out[13]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[13]_i_6_n_0\,
      I3 => \fracta_out[21]_i_3_n_0\,
      I4 => \fracta_out[26]_i_6_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[13]_i_4_n_0\
    );
\fracta_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_8_n_0\,
      I2 => \fracta_out[13]_i_7_n_0\,
      I3 => \fracta_out[14]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[13]_i_5_n_0\
    );
\fracta_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_10_n_0\,
      I2 => \fracta_out[14]_i_7_n_0\,
      I3 => \fracta_out[12]_i_5_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[19]_i_5_n_0\,
      O => \fracta_out[13]_i_6_n_0\
    );
\fracta_out[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(10),
      I1 => \^co\(0),
      I2 => Q(10),
      O => \fracta_out[13]_i_7_n_0\
    );
\fracta_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^co\(0),
      I2 => \fracta_out[14]_i_2_n_0\,
      I3 => signb_r_reg_0(11),
      I4 => fractb_lt_fracta,
      O => fracta_s(14)
    );
\fracta_out[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(15),
      I1 => \^co\(0),
      I2 => Q(15),
      O => \fracta_out[14]_i_10_n_0\
    );
\fracta_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \fracta_out[22]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[14]_i_3_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[14]_i_2_n_0\
    );
\fracta_out[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[14]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[14]_i_5_n_0\,
      O => \fracta_out[14]_i_3_n_0\
    );
\fracta_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFE4AAE455E400"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[14]_i_6_n_0\,
      I2 => \fracta_out[14]_i_7_n_0\,
      I3 => \fracta_out[26]_i_18_n_0\,
      I4 => \fracta_out[14]_i_8_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[14]_i_4_n_0\
    );
\fracta_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[14]_i_10_n_0\,
      I3 => \fracta_out[19]_i_5_n_0\,
      I4 => \fracta_out[12]_i_5_n_0\,
      I5 => \fracta_out[12]_i_6_n_0\,
      O => \fracta_out[14]_i_5_n_0\
    );
\fracta_out[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(13),
      I1 => signb_r_reg_0(13),
      I2 => \^co\(0),
      O => \fracta_out[14]_i_6_n_0\
    );
\fracta_out[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => \^co\(0),
      I2 => Q(14),
      O => \fracta_out[14]_i_7_n_0\
    );
\fracta_out[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(11),
      I1 => signb_r_reg_0(11),
      I2 => \^co\(0),
      O => \fracta_out[14]_i_8_n_0\
    );
\fracta_out[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(12),
      I1 => \^co\(0),
      I2 => Q(12),
      O => \fracta_out[14]_i_9_n_0\
    );
\fracta_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_out[15]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[15]_i_3_n_0\,
      O => fracta_s(15)
    );
\fracta_out[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => signb_r_reg_0(12),
      I1 => \fracta_out[15]_i_4_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[15]_i_2_n_0\
    );
\fracta_out[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^co\(0),
      I2 => \fracta_out[15]_i_4_n_0\,
      O => \fracta_out[15]_i_3_n_0\
    );
\fracta_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \fracta_out[26]_i_7_n_0\,
      I1 => \fracta_out[23]_i_4_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[15]_i_5_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[15]_i_4_n_0\
    );
\fracta_out[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[3]_i_9_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[19]_i_4_n_0\,
      O => \fracta_out[15]_i_5_n_0\
    );
\fracta_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[16]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[16]_i_3_n_0\,
      O => fracta_s(16)
    );
\fracta_out[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[16]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(13),
      O => \fracta_out[16]_i_2_n_0\
    );
\fracta_out[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^co\(0),
      I2 => \fracta_out[16]_i_4_n_0\,
      O => \fracta_out[16]_i_3_n_0\
    );
\fracta_out[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
        port map (
      I0 => \fracta_out[16]_i_5_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[26]_i_7_n_0\,
      I3 => \fracta_out[24]_i_3_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[16]_i_4_n_0\
    );
\fracta_out[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \fracta_out[8]_i_6_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[16]_i_5_n_0\
    );
\fracta_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => fractb_lt_fracta,
      I2 => Q(14),
      I3 => \^co\(0),
      I4 => \fracta_out[17]_i_2_n_0\,
      O => fracta_s(17)
    );
\fracta_out[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fracta_out[17]_i_3_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[17]_i_2_n_0\
    );
\fracta_out[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \fracta_out[17]_i_4_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[25]_i_13_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      O => \fracta_out[17]_i_3_n_0\
    );
\fracta_out[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[13]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[21]_i_4_n_0\,
      O => \fracta_out[17]_i_4_n_0\
    );
\fracta_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[18]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[18]_i_3_n_0\,
      O => fracta_s(18)
    );
\fracta_out[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \fracta_out[18]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => \^co\(0),
      I3 => signb_r_reg_0(15),
      O => \fracta_out[18]_i_2_n_0\
    );
\fracta_out[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \fracta_out[18]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => Q(15),
      I3 => \^co\(0),
      O => \fracta_out[18]_i_3_n_0\
    );
\fracta_out[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \fracta_out[10]_i_4_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      O => \fracta_out[18]_i_4_n_0\
    );
\fracta_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => fractb_lt_fracta,
      I2 => Q(16),
      I3 => \^co\(0),
      I4 => \fracta_out[19]_i_2_n_0\,
      O => fracta_s(19)
    );
\fracta_out[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fracta_out[25]_i_4_n_0\,
      I1 => \fracta_out[19]_i_3_n_0\,
      O => \fracta_out[19]_i_2_n_0\
    );
\fracta_out[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \fracta_out[19]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[23]_i_4_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[19]_i_3_n_0\
    );
\fracta_out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[12]_i_5_n_0\,
      I2 => \fracta_out[19]_i_5_n_0\,
      I3 => \fracta_out[22]_i_4_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[12]_i_6_n_0\,
      O => \fracta_out[19]_i_4_n_0\
    );
\fracta_out[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => \^co\(0),
      I2 => Q(16),
      O => \fracta_out[19]_i_5_n_0\
    );
\fracta_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[1]_i_2_n_0\,
      I2 => \^co\(0),
      O => fracta_s(1)
    );
\fracta_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[1]_i_3_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[1]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[17]_i_3_n_0\,
      O => \fracta_out[1]_i_2_n_0\
    );
\fracta_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[2]_i_5_n_0\,
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => \fracta_out[1]_i_5_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[5]_i_5_n_0\,
      O => \fracta_out[1]_i_3_n_0\
    );
\fracta_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[5]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[13]_i_5_n_0\,
      O => \fracta_out[1]_i_4_n_0\
    );
\fracta_out[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(1),
      I1 => \^co\(0),
      I2 => Q(1),
      O => \fracta_out[1]_i_5_n_0\
    );
\fracta_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[20]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[20]_i_3_n_0\,
      O => fracta_s(20)
    );
\fracta_out[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \fracta_out[20]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => \^co\(0),
      I3 => signb_r_reg_0(17),
      O => \fracta_out[20]_i_2_n_0\
    );
\fracta_out[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \fracta_out[20]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => Q(17),
      I3 => \^co\(0),
      O => \fracta_out[20]_i_3_n_0\
    );
\fracta_out[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \fracta_out[12]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[20]_i_4_n_0\
    );
\fracta_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => fractb_lt_fracta,
      I2 => Q(18),
      I3 => \^co\(0),
      I4 => \fracta_out[21]_i_2_n_0\,
      O => fracta_s(21)
    );
\fracta_out[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[21]_i_3_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[21]_i_2_n_0\
    );
\fracta_out[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[21]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[25]_i_13_n_0\,
      O => \fracta_out[21]_i_3_n_0\
    );
\fracta_out[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA4540"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[22]_i_4_n_0\,
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => \fracta_out[12]_i_6_n_0\,
      I4 => \fracta_out[23]_i_6_n_0\,
      O => \fracta_out[21]_i_4_n_0\
    );
\fracta_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => fractb_lt_fracta,
      O => fracta_s(22)
    );
\fracta_out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \fracta_out[22]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[22]_i_2_n_0\
    );
\fracta_out[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC5C0"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[24]_i_4_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[22]_i_4_n_0\,
      I4 => \fracta_out[22]_i_5_n_0\,
      O => \fracta_out[22]_i_3_n_0\
    );
\fracta_out[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(19),
      I1 => signb_r_reg_0(19),
      I2 => \^co\(0),
      O => \fracta_out[22]_i_4_n_0\
    );
\fracta_out[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => \^co\(0),
      I2 => Q(20),
      O => \fracta_out[22]_i_5_n_0\
    );
\fracta_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[23]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[23]_i_3_n_0\,
      O => fracta_s(23)
    );
\fracta_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000AAAAAAAA"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[26]_i_7_n_0\,
      I3 => \fracta_out[23]_i_4_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      I5 => \^co\(0),
      O => \fracta_out[23]_i_2_n_0\
    );
\fracta_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => Q(20),
      I1 => \^co\(0),
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \fracta_out[23]_i_4_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[23]_i_3_n_0\
    );
\fracta_out[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[23]_i_5_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[23]_i_6_n_0\,
      O => \fracta_out[23]_i_4_n_0\
    );
\fracta_out[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \fracta_out[26]_i_17_n_0\,
      I1 => \fracta_out[25]_i_15_n_0\,
      I2 => signb_r_reg_0(22),
      I3 => \^co\(0),
      I4 => Q(22),
      O => \fracta_out[23]_i_5_n_0\
    );
\fracta_out[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA504444FA50"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => signb_r_reg_0(20),
      I2 => Q(20),
      I3 => Q(21),
      I4 => \^co\(0),
      I5 => signb_r_reg_0(21),
      O => \fracta_out[23]_i_6_n_0\
    );
\fracta_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => fractb_lt_fracta,
      I2 => Q(21),
      I3 => \^co\(0),
      I4 => \fracta_out[24]_i_2_n_0\,
      O => fracta_s(24)
    );
\fracta_out[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[24]_i_2_n_0\
    );
\fracta_out[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57550200"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[26]_i_15_n_0\,
      I2 => exp_diff2(0),
      I3 => \fracta_out[26]_i_17_n_0\,
      I4 => \fracta_out[24]_i_4_n_0\,
      O => \fracta_out[24]_i_3_n_0\
    );
\fracta_out[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => Q(22),
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => Q(21),
      I4 => \^co\(0),
      I5 => signb_r_reg_0(21),
      O => \fracta_out[24]_i_4_n_0\
    );
\fracta_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBB308830883088"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => fractb_lt_fracta,
      I2 => Q(22),
      I3 => \^co\(0),
      I4 => \fracta_out[25]_i_3_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => fracta_s(25)
    );
\fracta_out[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(28),
      I1 => Q(28),
      I2 => signb_r_reg_0(27),
      I3 => Q(27),
      O => \fracta_out[25]_i_10_n_0\
    );
\fracta_out[25]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => Q(26),
      I2 => signb_r_reg_0(25),
      I3 => Q(25),
      O => \fracta_out[25]_i_11_n_0\
    );
\fracta_out[25]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => Q(24),
      I2 => signb_r_reg_0(23),
      I3 => Q(23),
      O => \fracta_out[25]_i_12_n_0\
    );
\fracta_out[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(22),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(22),
      I3 => \fracta_out[25]_i_15_n_0\,
      I4 => \fracta_out[26]_i_17_n_0\,
      I5 => \fracta_out[26]_i_18_n_0\,
      O => \fracta_out[25]_i_13_n_0\
    );
\fracta_out[25]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => \fracta_out[26]_i_15_n_0\,
      I3 => exp_diff2(0),
      O => \fracta_out[25]_i_15_n_0\
    );
\fracta_out[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fracta_out[25]_i_13_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[25]_i_3_n_0\
    );
\fracta_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111111111F"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => O(2),
      I3 => O(1),
      I4 => O(3),
      I5 => O(0),
      O => \fracta_out[25]_i_4_n_0\
    );
\fracta_out[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(30),
      I1 => signb_r_reg_0(30),
      I2 => Q(29),
      I3 => signb_r_reg_0(29),
      O => \fracta_out[25]_i_5_n_0\
    );
\fracta_out[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(28),
      I1 => signb_r_reg_0(28),
      I2 => Q(27),
      I3 => signb_r_reg_0(27),
      O => \fracta_out[25]_i_6_n_0\
    );
\fracta_out[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(26),
      I1 => signb_r_reg_0(26),
      I2 => Q(25),
      I3 => signb_r_reg_0(25),
      O => \fracta_out[25]_i_7_n_0\
    );
\fracta_out[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(24),
      I1 => signb_r_reg_0(24),
      I2 => Q(23),
      I3 => signb_r_reg_0(23),
      O => \fracta_out[25]_i_8_n_0\
    );
\fracta_out[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(30),
      I1 => Q(30),
      I2 => signb_r_reg_0(29),
      I3 => Q(29),
      O => \fracta_out[25]_i_9_n_0\
    );
\fracta_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fractb_n(26),
      I1 => fractb_lt_fracta,
      I2 => fracta_n(26),
      O => fracta_s(26)
    );
\fracta_out[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fractb_n(26),
      I1 => fracta_n(26),
      O => \fracta_out[26]_i_10_n_0\
    );
\fracta_out[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2BB2222B2"
    )
        port map (
      I0 => \fracta_out[26]_i_29_n_0\,
      I1 => \fracta_out[26]_i_30_n_0\,
      I2 => signb_r_reg_0(21),
      I3 => \fracta_out[24]_i_2_n_0\,
      I4 => \^co\(0),
      I5 => Q(21),
      O => \fracta_out[26]_i_11_n_0\
    );
\fracta_out[26]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fracta_n(26),
      I1 => fractb_n(26),
      O => \fracta_out[26]_i_12_n_0\
    );
\fracta_out[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099090090000999"
    )
        port map (
      I0 => \fracta_out[26]_i_30_n_0\,
      I1 => \fracta_out[26]_i_29_n_0\,
      I2 => Q(21),
      I3 => \^co\(0),
      I4 => \fracta_out[24]_i_2_n_0\,
      I5 => signb_r_reg_0(21),
      O => \fracta_out[26]_i_13_n_0\
    );
\fracta_out[26]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(29),
      I2 => Q(25),
      I3 => Q(30),
      I4 => \fracta_out[26]_i_31_n_0\,
      O => \fracta_out[26]_i_14_n_0\
    );
\fracta_out[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => O(3),
      I1 => O(1),
      I2 => O(2),
      I3 => exp_diff2(3),
      I4 => exp_diff2(2),
      I5 => O(0),
      O => \fracta_out[26]_i_15_n_0\
    );
\fracta_out[26]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \^co\(0),
      I2 => \fracta_out[26]_i_14_n_0\,
      O => \fracta_out[26]_i_17_n_0\
    );
\fracta_out[26]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => \fracta_out[26]_i_15_n_0\,
      I3 => exp_diff2(1),
      O => \fracta_out[26]_i_18_n_0\
    );
\fracta_out[26]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => signb_r_reg_0(25),
      I1 => signb_r_reg_0(23),
      I2 => signb_r_reg_0(28),
      I3 => signb_r_reg_0(26),
      O => \fracta_out[26]_i_19_n_0\
    );
\fracta_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \fracta_out[25]_i_4_n_0\,
      I1 => \fracta_out[26]_i_5_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \^co\(0),
      I5 => \fracta_out[26]_i_8_n_0\,
      O => fractb_n(26)
    );
\fracta_out[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43400000FFFF4340"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => \fracta_out[23]_i_2_n_0\,
      I5 => \fracta_out[23]_i_3_n_0\,
      O => \fracta_out[26]_i_21_n_0\
    );
\fracta_out[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C202C2CBFB02C2"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \fracta_out[21]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(18),
      I4 => \fracta_out[20]_i_2_n_0\,
      I5 => \fracta_out[20]_i_3_n_0\,
      O => \fracta_out[26]_i_22_n_0\
    );
\fracta_out[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C202C2CBFB02C2"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => \fracta_out[19]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(16),
      I4 => \fracta_out[18]_i_2_n_0\,
      I5 => \fracta_out[18]_i_3_n_0\,
      O => \fracta_out[26]_i_23_n_0\
    );
\fracta_out[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C202C2CBFB02C2"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => \fracta_out[17]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => \fracta_out[16]_i_2_n_0\,
      I5 => \fracta_out[16]_i_3_n_0\,
      O => \fracta_out[26]_i_24_n_0\
    );
\fracta_out[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48700000000B487"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => \fracta_out[23]_i_3_n_0\,
      I5 => \fracta_out[23]_i_2_n_0\,
      O => \fracta_out[26]_i_25_n_0\
    );
\fracta_out[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C93900000000C939"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \fracta_out[21]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(18),
      I4 => \fracta_out[20]_i_3_n_0\,
      I5 => \fracta_out[20]_i_2_n_0\,
      O => \fracta_out[26]_i_26_n_0\
    );
\fracta_out[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C93900000000C939"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => \fracta_out[19]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(16),
      I4 => \fracta_out[18]_i_3_n_0\,
      I5 => \fracta_out[18]_i_2_n_0\,
      O => \fracta_out[26]_i_27_n_0\
    );
\fracta_out[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C93900000000C939"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => \fracta_out[17]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => \fracta_out[16]_i_3_n_0\,
      I5 => \fracta_out[16]_i_2_n_0\,
      O => \fracta_out[26]_i_28_n_0\
    );
\fracta_out[26]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AA"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => \fracta_out[25]_i_3_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \^co\(0),
      O => \fracta_out[26]_i_29_n_0\
    );
\fracta_out[26]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(22),
      I1 => \^co\(0),
      I2 => \fracta_out[25]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[26]_i_30_n_0\
    );
\fracta_out[26]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(28),
      I1 => Q(23),
      I2 => Q(27),
      I3 => Q(24),
      O => \fracta_out[26]_i_31_n_0\
    );
\fracta_out[26]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => \^co\(0),
      I2 => Q(26),
      O => \fracta_out[26]_i_32_n_0\
    );
\fracta_out[26]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(25),
      I1 => \^co\(0),
      I2 => Q(25),
      O => \fracta_out[26]_i_33_n_0\
    );
\fracta_out[26]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => \^co\(0),
      I2 => Q(24),
      O => \fracta_out[26]_i_34_n_0\
    );
\fracta_out[26]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      O => \fracta_out[26]_i_35_n_0\
    );
\fracta_out[26]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => Q(26),
      O => \fracta_out[26]_i_36_n_0\
    );
\fracta_out[26]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(25),
      I1 => Q(25),
      O => \fracta_out[26]_i_37_n_0\
    );
\fracta_out[26]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => Q(24),
      O => \fracta_out[26]_i_38_n_0\
    );
\fracta_out[26]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => \fracta_out[26]_i_14_n_0\,
      I1 => \fracta_out[26]_i_8_n_0\,
      I2 => Q(23),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(23),
      O => \fracta_out[26]_i_39_n_0\
    );
\fracta_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \fracta_out[26]_i_14_n_0\,
      I1 => \^co\(0),
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[26]_i_5_n_0\,
      I4 => \fracta_out[26]_i_6_n_0\,
      I5 => \fracta_out[26]_i_7_n_0\,
      O => fracta_n(26)
    );
\fracta_out[26]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000043404340FFFF"
    )
        port map (
      I0 => Q(11),
      I1 => \^co\(0),
      I2 => \fracta_out[14]_i_2_n_0\,
      I3 => signb_r_reg_0(11),
      I4 => \fracta_out[15]_i_2_n_0\,
      I5 => \fracta_out[15]_i_3_n_0\,
      O => \fracta_out[26]_i_41_n_0\
    );
\fracta_out[26]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000043404340FFFF"
    )
        port map (
      I0 => Q(9),
      I1 => \^co\(0),
      I2 => \fracta_out[12]_i_2_n_0\,
      I3 => signb_r_reg_0(9),
      I4 => \fracta_out[13]_i_2_n_0\,
      I5 => \fracta_out[13]_i_3_n_0\,
      O => \fracta_out[26]_i_42_n_0\
    );
\fracta_out[26]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000043404340FFFF"
    )
        port map (
      I0 => Q(7),
      I1 => \^co\(0),
      I2 => \fracta_out[10]_i_2_n_0\,
      I3 => signb_r_reg_0(7),
      I4 => \fracta_out[11]_i_2_n_0\,
      I5 => \fracta_out[11]_i_3_n_0\,
      O => \fracta_out[26]_i_43_n_0\
    );
\fracta_out[26]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \fracta_out[9]_i_3_n_0\,
      I1 => \fracta_out[9]_i_2_n_0\,
      I2 => \fracta_out[26]_i_57_n_0\,
      I3 => \fracta_out[8]_i_2_n_0\,
      I4 => \fracta_out[8]_i_3_n_0\,
      O => \fracta_out[26]_i_44_n_0\
    );
\fracta_out[26]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066060060000666"
    )
        port map (
      I0 => \fracta_out[15]_i_2_n_0\,
      I1 => \fracta_out[15]_i_3_n_0\,
      I2 => Q(11),
      I3 => \^co\(0),
      I4 => \fracta_out[14]_i_2_n_0\,
      I5 => signb_r_reg_0(11),
      O => \fracta_out[26]_i_45_n_0\
    );
\fracta_out[26]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066060060000666"
    )
        port map (
      I0 => \fracta_out[13]_i_2_n_0\,
      I1 => \fracta_out[13]_i_3_n_0\,
      I2 => Q(9),
      I3 => \^co\(0),
      I4 => \fracta_out[12]_i_2_n_0\,
      I5 => signb_r_reg_0(9),
      O => \fracta_out[26]_i_46_n_0\
    );
\fracta_out[26]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066060060000666"
    )
        port map (
      I0 => \fracta_out[11]_i_2_n_0\,
      I1 => \fracta_out[11]_i_3_n_0\,
      I2 => Q(7),
      I3 => \^co\(0),
      I4 => \fracta_out[10]_i_2_n_0\,
      I5 => signb_r_reg_0(7),
      O => \fracta_out[26]_i_47_n_0\
    );
\fracta_out[26]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \fracta_out[26]_i_57_n_0\,
      I1 => \fracta_out[8]_i_3_n_0\,
      I2 => \fracta_out[8]_i_2_n_0\,
      O => \fracta_out[26]_i_48_n_0\
    );
\fracta_out[26]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43400000FFFF4340"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => \fracta_out[6]_i_2_n_0\,
      I3 => signb_r_reg_0(3),
      I4 => \fracta_out[7]_i_2_n_0\,
      I5 => \fracta_out[7]_i_3_n_0\,
      O => \fracta_out[26]_i_49_n_0\
    );
\fracta_out[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \fracta_out[26]_i_15_n_0\,
      I1 => exp_diff2(0),
      I2 => \fracta_out[26]_i_17_n_0\,
      I3 => \fracta_out[26]_i_18_n_0\,
      O => \fracta_out[26]_i_5_n_0\
    );
\fracta_out[26]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43400000FFFF4340"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => \fracta_out[5]_i_2_n_0\,
      I5 => \fracta_out[5]_i_3_n_0\,
      O => \fracta_out[26]_i_50_n_0\
    );
\fracta_out[26]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C3B8C08"
    )
        port map (
      I0 => \fracta_out[2]_i_2_n_0\,
      I1 => \^co\(0),
      I2 => Q(0),
      I3 => \fracta_out[3]_i_2_n_0\,
      I4 => signb_r_reg_0(0),
      O => \fracta_out[26]_i_51_n_0\
    );
\fracta_out[26]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \fracta_out_reg[0]_i_2_n_0\,
      I1 => \fracta_out[1]_i_2_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[26]_i_52_n_0\
    );
\fracta_out[26]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099090090000999"
    )
        port map (
      I0 => \fracta_out[7]_i_2_n_0\,
      I1 => \fracta_out[7]_i_3_n_0\,
      I2 => Q(3),
      I3 => \^co\(0),
      I4 => \fracta_out[6]_i_2_n_0\,
      I5 => signb_r_reg_0(3),
      O => \fracta_out[26]_i_53_n_0\
    );
\fracta_out[26]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48700000000B487"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => \fracta_out[5]_i_3_n_0\,
      I5 => \fracta_out[5]_i_2_n_0\,
      O => \fracta_out[26]_i_54_n_0\
    );
\fracta_out[26]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B487"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \fracta_out[3]_i_2_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => \fracta_out[2]_i_2_n_0\,
      O => \fracta_out[26]_i_55_n_0\
    );
\fracta_out[26]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fracta_out_reg[0]_i_2_n_0\,
      I1 => \fracta_out[1]_i_2_n_0\,
      O => \fracta_out[26]_i_56_n_0\
    );
\fracta_out[26]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2EEE2DD1D111D"
    )
        port map (
      I0 => signb_r_reg_0(6),
      I1 => \^co\(0),
      I2 => \fracta_out[25]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[26]_i_58_n_0\,
      I5 => \fracta_out[9]_i_3_n_0\,
      O => \fracta_out[26]_i_57_n_0\
    );
\fracta_out[26]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_out[26]_i_59_n_0\,
      I1 => \fracta_out[26]_i_60_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[26]_i_61_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[26]_i_62_n_0\,
      O => \fracta_out[26]_i_58_n_0\
    );
\fracta_out[26]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11BB050511BBAFAF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[10]_i_6_n_0\,
      I2 => \fracta_out[6]_i_5_n_0\,
      I3 => \fracta_out[12]_i_9_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_7_n_0\,
      O => \fracta_out[26]_i_59_n_0\
    );
\fracta_out[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111111111F"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => O(2),
      I3 => O(1),
      I4 => O(3),
      I5 => exp_diff2(3),
      O => \fracta_out[26]_i_6_n_0\
    );
\fracta_out[26]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11BB050511BBAFAF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_8_n_0\,
      I2 => \fracta_out[13]_i_7_n_0\,
      I3 => \fracta_out[14]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[26]_i_60_n_0\
    );
\fracta_out[26]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11BB050511BBAFAF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_10_n_0\,
      I2 => \fracta_out[14]_i_7_n_0\,
      I3 => \fracta_out[12]_i_5_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[19]_i_5_n_0\,
      O => \fracta_out[26]_i_61_n_0\
    );
\fracta_out[26]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB05AF111105AF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[22]_i_4_n_0\,
      I2 => \fracta_out[12]_i_6_n_0\,
      I3 => \fracta_out[22]_i_5_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[26]_i_63_n_0\,
      O => \fracta_out[26]_i_62_n_0\
    );
\fracta_out[26]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => \^co\(0),
      I2 => Q(21),
      O => \fracta_out[26]_i_63_n_0\
    );
\fracta_out[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => exp_diff2(2),
      I3 => \fracta_out[26]_i_15_n_0\,
      O => \fracta_out[26]_i_7_n_0\
    );
\fracta_out[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => signb_r_reg_0(27),
      I2 => signb_r_reg_0(29),
      I3 => signb_r_reg_0(30),
      I4 => \fracta_out[26]_i_19_n_0\,
      O => \fracta_out[26]_i_8_n_0\
    );
\fracta_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[2]_i_2_n_0\,
      I2 => \^co\(0),
      O => fracta_s(2)
    );
\fracta_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[2]_i_3_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[10]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[18]_i_4_n_0\,
      O => \fracta_out[2]_i_2_n_0\
    );
\fracta_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0FFFFCAC00000"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[2]_i_4_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[2]_i_5_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[6]_i_4_n_0\,
      O => \fracta_out[2]_i_3_n_0\
    );
\fracta_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => signb_r_reg_0(1),
      I2 => Q(1),
      I3 => signb_r_reg_0(2),
      I4 => \^co\(0),
      I5 => Q(2),
      O => \fracta_out[2]_i_4_n_0\
    );
\fracta_out[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(0),
      I1 => \^co\(0),
      I2 => Q(0),
      O => \fracta_out[2]_i_5_n_0\
    );
\fracta_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \fracta_out[3]_i_2_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => fractb_lt_fracta,
      O => fracta_s(3)
    );
\fracta_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[3]_i_3_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[3]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[19]_i_3_n_0\,
      O => \fracta_out[3]_i_2_n_0\
    );
\fracta_out[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4FFE400"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[3]_i_5_n_0\,
      I2 => \fracta_out[3]_i_6_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \fracta_out[3]_i_7_n_0\,
      O => \fracta_out[3]_i_3_n_0\
    );
\fracta_out[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[3]_i_8_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[3]_i_9_n_0\,
      O => \fracta_out[3]_i_4_n_0\
    );
\fracta_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => signb_r_reg_0(1),
      I1 => Q(1),
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => \^co\(0),
      I5 => Q(0),
      O => \fracta_out[3]_i_5_n_0\
    );
\fracta_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => signb_r_reg_0(3),
      I1 => Q(3),
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => signb_r_reg_0(2),
      I4 => \^co\(0),
      I5 => Q(2),
      O => \fracta_out[3]_i_6_n_0\
    );
\fracta_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_out[10]_i_6_n_0\,
      I1 => \fracta_out[6]_i_5_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[6]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[3]_i_7_n_0\
    );
\fracta_out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[12]_i_9_n_0\,
      I2 => \fracta_out[10]_i_7_n_0\,
      I3 => \fracta_out[14]_i_8_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[13]_i_7_n_0\,
      O => \fracta_out[3]_i_8_n_0\
    );
\fracta_out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_6_n_0\,
      I2 => \fracta_out[14]_i_9_n_0\,
      I3 => \fracta_out[14]_i_10_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[14]_i_7_n_0\,
      O => \fracta_out[3]_i_9_n_0\
    );
\fracta_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => fractb_lt_fracta,
      O => fracta_s(4)
    );
\fracta_out[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[4]_i_3_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => \fracta_out[20]_i_4_n_0\,
      O => \fracta_out[4]_i_2_n_0\
    );
\fracta_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[4]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[4]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[12]_i_4_n_0\,
      O => \fracta_out[4]_i_3_n_0\
    );
\fracta_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[1]_i_5_n_0\,
      I3 => \fracta_out[5]_i_7_n_0\,
      I4 => \fracta_out[6]_i_7_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[4]_i_4_n_0\
    );
\fracta_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA504444FA50"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[6]_i_5_n_0\,
      I2 => \fracta_out[6]_i_6_n_0\,
      I3 => \fracta_out[10]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_7_n_0\,
      O => \fracta_out[4]_i_5_n_0\
    );
\fracta_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[5]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[5]_i_3_n_0\,
      O => fracta_s(5)
    );
\fracta_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088FFFFF0880000"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[21]_i_3_n_0\,
      I2 => \fracta_out[5]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \^co\(0),
      I5 => signb_r_reg_0(2),
      O => \fracta_out[5]_i_2_n_0\
    );
\fracta_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F088F088"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[21]_i_3_n_0\,
      I2 => \fracta_out[5]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => Q(2),
      I5 => \^co\(0),
      O => \fracta_out[5]_i_3_n_0\
    );
\fracta_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \fracta_out[13]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[13]_i_6_n_0\,
      I3 => \fracta_out[5]_i_5_n_0\,
      I4 => \fracta_out[5]_i_6_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[5]_i_4_n_0\
    );
\fracta_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[6]_i_7_n_0\,
      I2 => \fracta_out[5]_i_7_n_0\,
      I3 => \fracta_out[6]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[5]_i_5_n_0\
    );
\fracta_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[10]_i_6_n_0\,
      I2 => \fracta_out[6]_i_5_n_0\,
      I3 => \fracta_out[12]_i_9_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_7_n_0\,
      O => \fracta_out[5]_i_6_n_0\
    );
\fracta_out[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(2),
      I1 => \^co\(0),
      I2 => Q(2),
      O => \fracta_out[5]_i_7_n_0\
    );
\fracta_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => \fracta_out[6]_i_2_n_0\,
      I3 => signb_r_reg_0(3),
      I4 => fractb_lt_fracta,
      O => fracta_s(6)
    );
\fracta_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B800B800"
    )
        port map (
      I0 => \fracta_out[22]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[6]_i_3_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[6]_i_2_n_0\
    );
\fracta_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[6]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[10]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[14]_i_3_n_0\,
      O => \fracta_out[6]_i_3_n_0\
    );
\fracta_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \fracta_out[6]_i_5_n_0\,
      I1 => \fracta_out[6]_i_6_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[6]_i_7_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[6]_i_4_n_0\
    );
\fracta_out[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(6),
      I1 => \^co\(0),
      I2 => Q(6),
      O => \fracta_out[6]_i_5_n_0\
    );
\fracta_out[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(5),
      I1 => \^co\(0),
      I2 => Q(5),
      O => \fracta_out[6]_i_6_n_0\
    );
\fracta_out[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(3),
      I1 => \^co\(0),
      I2 => Q(3),
      O => \fracta_out[6]_i_7_n_0\
    );
\fracta_out[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(4),
      I1 => \^co\(0),
      I2 => Q(4),
      O => \fracta_out[6]_i_8_n_0\
    );
\fracta_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[7]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[7]_i_3_n_0\,
      O => fracta_s(7)
    );
\fracta_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[7]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(4),
      O => \fracta_out[7]_i_2_n_0\
    );
\fracta_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^co\(0),
      I2 => \fracta_out[7]_i_4_n_0\,
      O => \fracta_out[7]_i_3_n_0\
    );
\fracta_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \fracta_out[7]_i_5_n_0\,
      I1 => \fracta_out[15]_i_5_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[23]_i_4_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[7]_i_4_n_0\
    );
\fracta_out[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[3]_i_7_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[3]_i_8_n_0\,
      O => \fracta_out[7]_i_5_n_0\
    );
\fracta_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[8]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[8]_i_3_n_0\,
      O => fracta_s(8)
    );
\fracta_out[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[8]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(5),
      O => \fracta_out[8]_i_2_n_0\
    );
\fracta_out[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^co\(0),
      I2 => \fracta_out[8]_i_4_n_0\,
      O => \fracta_out[8]_i_3_n_0\
    );
\fracta_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \fracta_out[8]_i_5_n_0\,
      I1 => \fracta_out[8]_i_6_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[24]_i_3_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[8]_i_4_n_0\
    );
\fracta_out[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[4]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[12]_i_7_n_0\,
      O => \fracta_out[8]_i_5_n_0\
    );
\fracta_out[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[12]_i_8_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[12]_i_3_n_0\,
      O => \fracta_out[8]_i_6_n_0\
    );
\fracta_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[9]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[9]_i_3_n_0\,
      O => fracta_s(9)
    );
\fracta_out[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[9]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(6),
      O => \fracta_out[9]_i_2_n_0\
    );
\fracta_out[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^co\(0),
      I2 => \fracta_out[9]_i_4_n_0\,
      O => \fracta_out[9]_i_3_n_0\
    );
\fracta_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[1]_i_4_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[17]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[25]_i_3_n_0\,
      O => \fracta_out[9]_i_4_n_0\
    );
\fracta_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(0),
      Q => fracta(0),
      R => '0'
    );
\fracta_out_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fracta_out[0]_i_3_n_0\,
      I1 => \fracta_out[0]_i_4_n_0\,
      O => \fracta_out_reg[0]_i_2_n_0\,
      S => \fracta_out[25]_i_4_n_0\
    );
\fracta_out_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fracta_out[0]_i_16_n_0\,
      I1 => \fracta_out[0]_i_17_n_0\,
      O => \fracta_out_reg[0]_i_6_n_0\,
      S => \fracta_out[25]_i_15_n_0\
    );
\fracta_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(10),
      Q => fracta(10),
      R => '0'
    );
\fracta_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(11),
      Q => fracta(11),
      R => '0'
    );
\fracta_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(12),
      Q => fracta(12),
      R => '0'
    );
\fracta_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(13),
      Q => fracta(13),
      R => '0'
    );
\fracta_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(14),
      Q => fracta(14),
      R => '0'
    );
\fracta_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(15),
      Q => fracta(15),
      R => '0'
    );
\fracta_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(16),
      Q => fracta(16),
      R => '0'
    );
\fracta_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(17),
      Q => fracta(17),
      R => '0'
    );
\fracta_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(18),
      Q => fracta(18),
      R => '0'
    );
\fracta_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(19),
      Q => fracta(19),
      R => '0'
    );
\fracta_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(1),
      Q => fracta(1),
      R => '0'
    );
\fracta_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(20),
      Q => fracta(20),
      R => '0'
    );
\fracta_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(21),
      Q => fracta(21),
      R => '0'
    );
\fracta_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(22),
      Q => fracta(22),
      R => '0'
    );
\fracta_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(23),
      Q => fracta(23),
      R => '0'
    );
\fracta_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(24),
      Q => fracta(24),
      R => '0'
    );
\fracta_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(25),
      Q => fracta(25),
      R => '0'
    );
\fracta_out_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \fracta_out_reg[25]_i_2_n_1\,
      CO(1) => \fracta_out_reg[25]_i_2_n_2\,
      CO(0) => \fracta_out_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[25]_i_5_n_0\,
      DI(2) => \fracta_out[25]_i_6_n_0\,
      DI(1) => \fracta_out[25]_i_7_n_0\,
      DI(0) => \fracta_out[25]_i_8_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[25]_i_9_n_0\,
      S(2) => \fracta_out[25]_i_10_n_0\,
      S(1) => \fracta_out[25]_i_11_n_0\,
      S(0) => \fracta_out[25]_i_12_n_0\
    );
\fracta_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(26),
      Q => fracta(26),
      R => '0'
    );
\fracta_out_reg[26]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \opa_r_reg[23]\(0),
      CO(2) => \fracta_out_reg[26]_i_16_n_1\,
      CO(1) => \fracta_out_reg[26]_i_16_n_2\,
      CO(0) => \fracta_out_reg[26]_i_16_n_3\,
      CYINIT => exp_large(0),
      DI(3) => \fracta_out[26]_i_32_n_0\,
      DI(2) => \fracta_out[26]_i_33_n_0\,
      DI(1) => \fracta_out[26]_i_34_n_0\,
      DI(0) => \fracta_out[26]_i_35_n_0\,
      O(3 downto 0) => exp_diff2(3 downto 0),
      S(3) => \fracta_out[26]_i_36_n_0\,
      S(2) => \fracta_out[26]_i_37_n_0\,
      S(1) => \fracta_out[26]_i_38_n_0\,
      S(0) => \fracta_out[26]_i_39_n_0\
    );
\fracta_out_reg[26]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \fracta_out_reg[26]_i_40_n_0\,
      CO(3) => \fracta_out_reg[26]_i_20_n_0\,
      CO(2) => \fracta_out_reg[26]_i_20_n_1\,
      CO(1) => \fracta_out_reg[26]_i_20_n_2\,
      CO(0) => \fracta_out_reg[26]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[26]_i_41_n_0\,
      DI(2) => \fracta_out[26]_i_42_n_0\,
      DI(1) => \fracta_out[26]_i_43_n_0\,
      DI(0) => \fracta_out[26]_i_44_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[26]_i_45_n_0\,
      S(2) => \fracta_out[26]_i_46_n_0\,
      S(1) => \fracta_out[26]_i_47_n_0\,
      S(0) => \fracta_out[26]_i_48_n_0\
    );
\fracta_out_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fracta_out_reg[26]_i_9_n_0\,
      CO(3 downto 2) => \NLW_fracta_out_reg[26]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => fractb_lt_fracta,
      CO(0) => \fracta_out_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \fracta_out[26]_i_10_n_0\,
      DI(0) => \fracta_out[26]_i_11_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \fracta_out[26]_i_12_n_0\,
      S(0) => \fracta_out[26]_i_13_n_0\
    );
\fracta_out_reg[26]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fracta_out_reg[26]_i_40_n_0\,
      CO(2) => \fracta_out_reg[26]_i_40_n_1\,
      CO(1) => \fracta_out_reg[26]_i_40_n_2\,
      CO(0) => \fracta_out_reg[26]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[26]_i_49_n_0\,
      DI(2) => \fracta_out[26]_i_50_n_0\,
      DI(1) => \fracta_out[26]_i_51_n_0\,
      DI(0) => \fracta_out[26]_i_52_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[26]_i_53_n_0\,
      S(2) => \fracta_out[26]_i_54_n_0\,
      S(1) => \fracta_out[26]_i_55_n_0\,
      S(0) => \fracta_out[26]_i_56_n_0\
    );
\fracta_out_reg[26]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \fracta_out_reg[26]_i_20_n_0\,
      CO(3) => \fracta_out_reg[26]_i_9_n_0\,
      CO(2) => \fracta_out_reg[26]_i_9_n_1\,
      CO(1) => \fracta_out_reg[26]_i_9_n_2\,
      CO(0) => \fracta_out_reg[26]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[26]_i_21_n_0\,
      DI(2) => \fracta_out[26]_i_22_n_0\,
      DI(1) => \fracta_out[26]_i_23_n_0\,
      DI(0) => \fracta_out[26]_i_24_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[26]_i_25_n_0\,
      S(2) => \fracta_out[26]_i_26_n_0\,
      S(1) => \fracta_out[26]_i_27_n_0\,
      S(0) => \fracta_out[26]_i_28_n_0\
    );
\fracta_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(2),
      Q => fracta(2),
      R => '0'
    );
\fracta_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(3),
      Q => fracta(3),
      R => '0'
    );
\fracta_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(4),
      Q => fracta(4),
      R => '0'
    );
\fracta_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(5),
      Q => fracta(5),
      R => '0'
    );
\fracta_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(6),
      Q => fracta(6),
      R => '0'
    );
\fracta_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(7),
      Q => fracta(7),
      R => '0'
    );
\fracta_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(8),
      Q => fracta(8),
      R => '0'
    );
\fracta_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(9),
      Q => fracta(9),
      R => '0'
    );
\fractb_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \^co\(0),
      I2 => \fracta_out_reg[0]_i_2_n_0\,
      O => fractb_s(0)
    );
\fractb_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(7),
      I1 => \^co\(0),
      I2 => \fracta_out[10]_i_2_n_0\,
      I3 => signb_r_reg_0(7),
      I4 => fractb_lt_fracta,
      O => fractb_s(10)
    );
\fractb_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \fracta_out[11]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[11]_i_2_n_0\,
      O => fractb_s(11)
    );
\fractb_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(9),
      I1 => \^co\(0),
      I2 => \fracta_out[12]_i_2_n_0\,
      I3 => signb_r_reg_0(9),
      I4 => fractb_lt_fracta,
      O => fractb_s(12)
    );
\fractb_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \fracta_out[13]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[13]_i_2_n_0\,
      O => fractb_s(13)
    );
\fractb_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(11),
      I1 => \^co\(0),
      I2 => \fracta_out[14]_i_2_n_0\,
      I3 => signb_r_reg_0(11),
      I4 => fractb_lt_fracta,
      O => fractb_s(14)
    );
\fractb_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \fracta_out[15]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[15]_i_2_n_0\,
      O => fractb_s(15)
    );
\fractb_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[16]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[16]_i_2_n_0\,
      O => fractb_s(16)
    );
\fractb_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF83BC80"
    )
        port map (
      I0 => Q(14),
      I1 => fractb_lt_fracta,
      I2 => \^co\(0),
      I3 => \fracta_out[17]_i_2_n_0\,
      I4 => signb_r_reg_0(14),
      O => fractb_s(17)
    );
\fractb_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[18]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[18]_i_2_n_0\,
      O => fractb_s(18)
    );
\fractb_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF83BC80"
    )
        port map (
      I0 => Q(16),
      I1 => fractb_lt_fracta,
      I2 => \^co\(0),
      I3 => \fracta_out[19]_i_2_n_0\,
      I4 => signb_r_reg_0(16),
      O => fractb_s(19)
    );
\fractb_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[1]_i_2_n_0\,
      I2 => \^co\(0),
      O => fractb_s(1)
    );
\fractb_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[20]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[20]_i_2_n_0\,
      O => fractb_s(20)
    );
\fractb_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF83BC80"
    )
        port map (
      I0 => Q(18),
      I1 => fractb_lt_fracta,
      I2 => \^co\(0),
      I3 => \fracta_out[21]_i_2_n_0\,
      I4 => signb_r_reg_0(18),
      O => fractb_s(21)
    );
\fractb_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => fractb_lt_fracta,
      O => fractb_s(22)
    );
\fractb_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[23]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[23]_i_2_n_0\,
      O => fractb_s(23)
    );
\fractb_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => Q(21),
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[24]_i_2_n_0\,
      I3 => \^co\(0),
      I4 => signb_r_reg_0(21),
      O => fractb_s(24)
    );
\fractb_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888888FC303030"
    )
        port map (
      I0 => Q(22),
      I1 => fractb_lt_fracta,
      I2 => signb_r_reg_0(22),
      I3 => \fracta_out[25]_i_3_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      I5 => \^co\(0),
      O => fractb_s(25)
    );
\fractb_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fracta_n(26),
      I1 => fractb_lt_fracta,
      I2 => fractb_n(26),
      O => fractb_s(26)
    );
\fractb_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[2]_i_2_n_0\,
      I2 => \^co\(0),
      O => fractb_s(2)
    );
\fractb_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \fracta_out[3]_i_2_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => fractb_lt_fracta,
      O => fractb_s(3)
    );
\fractb_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => fractb_lt_fracta,
      O => fractb_s(4)
    );
\fractb_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[5]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[5]_i_2_n_0\,
      O => fractb_s(5)
    );
\fractb_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => \fracta_out[6]_i_2_n_0\,
      I3 => signb_r_reg_0(3),
      I4 => fractb_lt_fracta,
      O => fractb_s(6)
    );
\fractb_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[7]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[7]_i_2_n_0\,
      O => fractb_s(7)
    );
\fractb_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[8]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[8]_i_2_n_0\,
      O => fractb_s(8)
    );
\fractb_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[9]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[9]_i_2_n_0\,
      O => fractb_s(9)
    );
\fractb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(0),
      Q => fractb(0),
      R => '0'
    );
\fractb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(10),
      Q => fractb(10),
      R => '0'
    );
\fractb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(11),
      Q => fractb(11),
      R => '0'
    );
\fractb_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(12),
      Q => fractb(12),
      R => '0'
    );
\fractb_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(13),
      Q => fractb(13),
      R => '0'
    );
\fractb_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(14),
      Q => fractb(14),
      R => '0'
    );
\fractb_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(15),
      Q => fractb(15),
      R => '0'
    );
\fractb_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(16),
      Q => fractb(16),
      R => '0'
    );
\fractb_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(17),
      Q => fractb(17),
      R => '0'
    );
\fractb_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(18),
      Q => fractb(18),
      R => '0'
    );
\fractb_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(19),
      Q => fractb(19),
      R => '0'
    );
\fractb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(1),
      Q => fractb(1),
      R => '0'
    );
\fractb_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(20),
      Q => fractb(20),
      R => '0'
    );
\fractb_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(21),
      Q => fractb(21),
      R => '0'
    );
\fractb_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(22),
      Q => fractb(22),
      R => '0'
    );
\fractb_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(23),
      Q => fractb(23),
      R => '0'
    );
\fractb_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(24),
      Q => fractb(24),
      R => '0'
    );
\fractb_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(25),
      Q => fractb(25),
      R => '0'
    );
\fractb_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(26),
      Q => fractb(26),
      R => '0'
    );
\fractb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(2),
      Q => fractb(2),
      R => '0'
    );
\fractb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(3),
      Q => fractb(3),
      R => '0'
    );
\fractb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(4),
      Q => fractb(4),
      R => '0'
    );
\fractb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(5),
      Q => fractb(5),
      R => '0'
    );
\fractb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(6),
      Q => fractb(6),
      R => '0'
    );
\fractb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(7),
      Q => fractb(7),
      R => '0'
    );
\fractb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(8),
      Q => fractb(8),
      R => '0'
    );
\fractb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(9),
      Q => fractb(9),
      R => '0'
    );
nan_sign_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F0F40F00000"
    )
        port map (
      I0 => fracta_eq_fractb,
      I1 => fracta_lt_fractb,
      I2 => opb_nan,
      I3 => opa_nan,
      I4 => signb_r,
      I5 => signa_r,
      O => nan_sign_i_1_n_0
    );
nan_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => nan_sign_i_1_n_0,
      Q => nan_sign,
      R => '0'
    );
result_zero_sign_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signa_r,
      I1 => signb_r,
      O => result_zero_sign0
    );
result_zero_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => result_zero_sign0,
      Q => result_zero_sign,
      R => '0'
    );
sign_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(31),
      I1 => fractb_lt_fracta,
      I2 => Q(31),
      O => sign_d
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sign_d,
      Q => sign_fasu,
      R => '0'
    );
signa_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(31),
      Q => signa_r,
      R => '0'
    );
signb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => signb_r_reg_0(31),
      Q => signb_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm_5 is
  port (
    sign_fasu : out STD_LOGIC;
    nan_sign : out STD_LOGIC;
    result_zero_sign : out STD_LOGIC;
    fasu_op : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \opa_r_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \exp_dn_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sum0 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    signb_r_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    opb_nan : in STD_LOGIC;
    opa_nan : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm_5 : entity is "pre_norm";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm_5 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_d : STD_LOGIC;
  signal exp_diff2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal exp_dn_out0 : STD_LOGIC;
  signal exp_dn_out1 : STD_LOGIC;
  signal \exp_dn_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \exp_dn_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \exp_dn_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \exp_dn_out[7]_i_6_n_0\ : STD_LOGIC;
  signal exp_large : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^fasu_op\ : STD_LOGIC;
  signal \fract_out_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[11]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[11]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[11]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[15]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[19]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[23]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[27]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[27]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[27]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q[3]_i_6_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_3_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_4_n_0\ : STD_LOGIC;
  signal \fract_out_q[7]_i_5_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \fract_out_q_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal fracta : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal fracta_eq_fractb : STD_LOGIC;
  signal fracta_eq_fractb_i_10_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_3_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_4_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_5_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_6_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_7_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_8_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_i_9_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_1_n_1 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_1_n_2 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_1_n_3 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_0 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_1 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_2 : STD_LOGIC;
  signal fracta_eq_fractb_reg_i_2_n_3 : STD_LOGIC;
  signal fracta_lt_fractb : STD_LOGIC;
  signal fracta_lt_fractb_i_10_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_12_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_13_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_14_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_15_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_16_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_17_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_18_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_19_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_20_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_21_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_22_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_23_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_24_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_25_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_26_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_27_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_3_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_4_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_5_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_6_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_7_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_8_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_i_9_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_1 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_2 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_11_n_3 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_1 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_2 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_1_n_3 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_0 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_1 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_2 : STD_LOGIC;
  signal fracta_lt_fractb_reg_i_2_n_3 : STD_LOGIC;
  signal fracta_n : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \fracta_out[0]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_29_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_30_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_31_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_32_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_33_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_34_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_35_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_36_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_37_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_38_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_39_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_40_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_41_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_42_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_43_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[10]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[12]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[13]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[16]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[19]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[22]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[23]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_10_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_11_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_12_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_13_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_14_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_15_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_17_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_18_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_19_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_21_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_22_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_23_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_24_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_25_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_26_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_27_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_28_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_29_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_30_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_31_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_32_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_33_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_34_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_35_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_36_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_37_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_38_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_39_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_41_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_42_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_43_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_44_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_45_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_46_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_47_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_48_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_49_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_50_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_51_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_52_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_53_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_54_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_55_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_56_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_57_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_58_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_59_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_60_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_61_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_62_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_63_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[26]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_7_n_0\ : STD_LOGIC;
  signal \fracta_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \fracta_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \fracta_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_2_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_2_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_16_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_16_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_16_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_20_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_3_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_40_n_3\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[26]_i_9_n_3\ : STD_LOGIC;
  signal fracta_s : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal fractb : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal fractb_lt_fracta : STD_LOGIC;
  signal fractb_n : STD_LOGIC_VECTOR ( 26 to 26 );
  signal fractb_s : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal nan_sign_i_1_n_0 : STD_LOGIC;
  signal result_zero_sign0 : STD_LOGIC;
  signal sign_d : STD_LOGIC;
  signal signa_r : STD_LOGIC;
  signal signb_r : STD_LOGIC;
  signal \u3/p_1_in\ : STD_LOGIC;
  signal \NLW_fract_out_q_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_fracta_eq_fractb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_eq_fractb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_lt_fractb_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_lt_fractb_reg_i_11_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fracta_lt_fractb_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_fracta_out_reg[26]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_fracta_out_reg[26]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \exp_dn_out[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \exp_dn_out[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \exp_dn_out[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \exp_dn_out[4]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \exp_dn_out[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \exp_dn_out[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_5\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \exp_dn_out[7]_i_6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of fasu_op_i_1 : label is "soft_lutpair85";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[19]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[23]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[27]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fract_out_q_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_eq_fractb_reg_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_eq_fractb_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_lt_fractb_reg_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_lt_fractb_reg_i_11 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of fracta_lt_fractb_reg_i_2 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_14\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_23\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_24\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_25\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_26\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_29\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_35\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_36\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_38\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_40\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_41\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_42\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_43\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \fracta_out[0]_i_7\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_4\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \fracta_out[10]_i_7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \fracta_out[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \fracta_out[11]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \fracta_out[11]_i_3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_6\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fracta_out[12]_i_9\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \fracta_out[13]_i_7\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_10\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_6\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_7\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_8\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \fracta_out[14]_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \fracta_out[15]_i_5\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \fracta_out[16]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fracta_out[17]_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_3\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \fracta_out[18]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \fracta_out[19]_i_5\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_4\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \fracta_out[1]_i_5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \fracta_out[20]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \fracta_out[21]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \fracta_out[21]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \fracta_out[21]_i_3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \fracta_out[22]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \fracta_out[22]_i_4\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \fracta_out[22]_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \fracta_out[23]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fracta_out[23]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \fracta_out[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \fracta_out[24]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \fracta_out[24]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \fracta_out[25]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_17\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_29\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_30\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_5\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \fracta_out[26]_i_63\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \fracta_out[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \fracta_out[2]_i_5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \fracta_out[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \fracta_out[3]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \fracta_out[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \fracta_out[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \fracta_out[4]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \fracta_out[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \fracta_out[5]_i_7\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_5\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_6\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_7\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \fracta_out[6]_i_8\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \fracta_out[7]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_5\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \fracta_out[8]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \fracta_out[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \fracta_out[9]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \fracta_out[9]_i_3\ : label is "soft_lutpair50";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_16\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_40\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[26]_i_9\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \fractb_out[0]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \fractb_out[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \fractb_out[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \fractb_out[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \fractb_out[13]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \fractb_out[14]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \fractb_out[15]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \fractb_out[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \fractb_out[17]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \fractb_out[18]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \fractb_out[19]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \fractb_out[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \fractb_out[20]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \fractb_out[21]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \fractb_out[22]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \fractb_out[23]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \fractb_out[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \fractb_out[26]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \fractb_out[2]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \fractb_out[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \fractb_out[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \fractb_out[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \fractb_out[6]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \fractb_out[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \fractb_out[8]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \fractb_out[9]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of sign_i_1 : label is "soft_lutpair85";
begin
  CO(0) <= \^co\(0);
  fasu_op <= \^fasu_op\;
\exp_dn_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(23),
      O => exp_large(0)
    );
\exp_dn_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(24),
      O => exp_large(1)
    );
\exp_dn_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(25),
      O => exp_large(2)
    );
\exp_dn_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(26),
      O => exp_large(3)
    );
\exp_dn_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(27),
      O => exp_large(4)
    );
\exp_dn_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(28),
      O => exp_large(5)
    );
\exp_dn_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(29),
      O => exp_large(6)
    );
\exp_dn_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002800"
    )
        port map (
      I0 => exp_dn_out1,
      I1 => signb_r_reg_0(31),
      I2 => Q(31),
      I3 => \exp_dn_out[7]_i_3_n_0\,
      I4 => \exp_dn_out[7]_i_4_n_0\,
      O => exp_dn_out0
    );
\exp_dn_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(30),
      O => exp_large(7)
    );
\exp_dn_out[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => Q(26),
      I2 => signb_r_reg_0(25),
      I3 => Q(25),
      O => \exp_dn_out[7]_i_3_n_0\
    );
\exp_dn_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => Q(29),
      I1 => signb_r_reg_0(29),
      I2 => Q(30),
      I3 => signb_r_reg_0(30),
      I4 => \exp_dn_out[7]_i_5_n_0\,
      I5 => \exp_dn_out[7]_i_6_n_0\,
      O => \exp_dn_out[7]_i_4_n_0\
    );
\exp_dn_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(28),
      I1 => Q(28),
      I2 => signb_r_reg_0(27),
      I3 => Q(27),
      O => \exp_dn_out[7]_i_5_n_0\
    );
\exp_dn_out[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => Q(24),
      I2 => signb_r_reg_0(23),
      I3 => Q(23),
      O => \exp_dn_out[7]_i_6_n_0\
    );
\exp_dn_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(0),
      Q => \exp_dn_out_reg[7]_0\(0),
      R => exp_dn_out0
    );
\exp_dn_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(1),
      Q => \exp_dn_out_reg[7]_0\(1),
      R => exp_dn_out0
    );
\exp_dn_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(2),
      Q => \exp_dn_out_reg[7]_0\(2),
      R => exp_dn_out0
    );
\exp_dn_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(3),
      Q => \exp_dn_out_reg[7]_0\(3),
      R => exp_dn_out0
    );
\exp_dn_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(4),
      Q => \exp_dn_out_reg[7]_0\(4),
      R => exp_dn_out0
    );
\exp_dn_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(5),
      Q => \exp_dn_out_reg[7]_0\(5),
      R => exp_dn_out0
    );
\exp_dn_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(6),
      Q => \exp_dn_out_reg[7]_0\(6),
      R => exp_dn_out0
    );
\exp_dn_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_large(7),
      Q => \exp_dn_out_reg[7]_0\(7),
      R => exp_dn_out0
    );
fasu_op_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(31),
      I1 => Q(31),
      O => add_d
    );
fasu_op_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => add_d,
      Q => \^fasu_op\,
      R => '0'
    );
\fract_out_q[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(11),
      I1 => \^fasu_op\,
      I2 => fracta(11),
      O => \fract_out_q[11]_i_2_n_0\
    );
\fract_out_q[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(10),
      I1 => \^fasu_op\,
      I2 => fracta(10),
      O => \fract_out_q[11]_i_3_n_0\
    );
\fract_out_q[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(9),
      I1 => \^fasu_op\,
      I2 => fracta(9),
      O => \fract_out_q[11]_i_4_n_0\
    );
\fract_out_q[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(8),
      I1 => \^fasu_op\,
      I2 => fracta(8),
      O => \fract_out_q[11]_i_5_n_0\
    );
\fract_out_q[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(15),
      I1 => \^fasu_op\,
      I2 => fracta(15),
      O => \fract_out_q[15]_i_2_n_0\
    );
\fract_out_q[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(14),
      I1 => \^fasu_op\,
      I2 => fracta(14),
      O => \fract_out_q[15]_i_3_n_0\
    );
\fract_out_q[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(13),
      I1 => \^fasu_op\,
      I2 => fracta(13),
      O => \fract_out_q[15]_i_4_n_0\
    );
\fract_out_q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(12),
      I1 => \^fasu_op\,
      I2 => fracta(12),
      O => \fract_out_q[15]_i_5_n_0\
    );
\fract_out_q[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(19),
      I1 => \^fasu_op\,
      I2 => fracta(19),
      O => \fract_out_q[19]_i_2_n_0\
    );
\fract_out_q[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(18),
      I1 => \^fasu_op\,
      I2 => fracta(18),
      O => \fract_out_q[19]_i_3_n_0\
    );
\fract_out_q[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(17),
      I1 => \^fasu_op\,
      I2 => fracta(17),
      O => \fract_out_q[19]_i_4_n_0\
    );
\fract_out_q[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(16),
      I1 => \^fasu_op\,
      I2 => fracta(16),
      O => \fract_out_q[19]_i_5_n_0\
    );
\fract_out_q[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(23),
      I1 => \^fasu_op\,
      I2 => fracta(23),
      O => \fract_out_q[23]_i_2_n_0\
    );
\fract_out_q[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(22),
      I1 => \^fasu_op\,
      I2 => fracta(22),
      O => \fract_out_q[23]_i_3_n_0\
    );
\fract_out_q[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(21),
      I1 => \^fasu_op\,
      I2 => fracta(21),
      O => \fract_out_q[23]_i_4_n_0\
    );
\fract_out_q[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(20),
      I1 => \^fasu_op\,
      I2 => fracta(20),
      O => \fract_out_q[23]_i_5_n_0\
    );
\fract_out_q[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fasu_op\,
      O => \u3/p_1_in\
    );
\fract_out_q[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(26),
      I1 => \^fasu_op\,
      I2 => fracta(26),
      O => \fract_out_q[27]_i_3_n_0\
    );
\fract_out_q[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(25),
      I1 => \^fasu_op\,
      I2 => fracta(25),
      O => \fract_out_q[27]_i_4_n_0\
    );
\fract_out_q[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(24),
      I1 => \^fasu_op\,
      I2 => fracta(24),
      O => \fract_out_q[27]_i_5_n_0\
    );
\fract_out_q[3]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fasu_op\,
      O => \fract_out_q[3]_i_2_n_0\
    );
\fract_out_q[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(3),
      I1 => \^fasu_op\,
      I2 => fracta(3),
      O => \fract_out_q[3]_i_3_n_0\
    );
\fract_out_q[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(2),
      I1 => \^fasu_op\,
      I2 => fracta(2),
      O => \fract_out_q[3]_i_4_n_0\
    );
\fract_out_q[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(1),
      I1 => \^fasu_op\,
      I2 => fracta(1),
      O => \fract_out_q[3]_i_5_n_0\
    );
\fract_out_q[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fractb(0),
      O => \fract_out_q[3]_i_6_n_0\
    );
\fract_out_q[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(7),
      I1 => \^fasu_op\,
      I2 => fracta(7),
      O => \fract_out_q[7]_i_2_n_0\
    );
\fract_out_q[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(6),
      I1 => \^fasu_op\,
      I2 => fracta(6),
      O => \fract_out_q[7]_i_3_n_0\
    );
\fract_out_q[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(5),
      I1 => \^fasu_op\,
      I2 => fracta(5),
      O => \fract_out_q[7]_i_4_n_0\
    );
\fract_out_q[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => fractb(4),
      I1 => \^fasu_op\,
      I2 => fracta(4),
      O => \fract_out_q[7]_i_5_n_0\
    );
\fract_out_q_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[7]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[11]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[11]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[11]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(11 downto 8),
      O(3 downto 0) => sum0(11 downto 8),
      S(3) => \fract_out_q[11]_i_2_n_0\,
      S(2) => \fract_out_q[11]_i_3_n_0\,
      S(1) => \fract_out_q[11]_i_4_n_0\,
      S(0) => \fract_out_q[11]_i_5_n_0\
    );
\fract_out_q_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[11]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[15]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[15]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[15]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(15 downto 12),
      O(3 downto 0) => sum0(15 downto 12),
      S(3) => \fract_out_q[15]_i_2_n_0\,
      S(2) => \fract_out_q[15]_i_3_n_0\,
      S(1) => \fract_out_q[15]_i_4_n_0\,
      S(0) => \fract_out_q[15]_i_5_n_0\
    );
\fract_out_q_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[15]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[19]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[19]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[19]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(19 downto 16),
      O(3 downto 0) => sum0(19 downto 16),
      S(3) => \fract_out_q[19]_i_2_n_0\,
      S(2) => \fract_out_q[19]_i_3_n_0\,
      S(1) => \fract_out_q[19]_i_4_n_0\,
      S(0) => \fract_out_q[19]_i_5_n_0\
    );
\fract_out_q_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[19]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[23]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[23]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[23]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(23 downto 20),
      O(3 downto 0) => sum0(23 downto 20),
      S(3) => \fract_out_q[23]_i_2_n_0\,
      S(2) => \fract_out_q[23]_i_3_n_0\,
      S(1) => \fract_out_q[23]_i_4_n_0\,
      S(0) => \fract_out_q[23]_i_5_n_0\
    );
\fract_out_q_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[23]_i_1_n_0\,
      CO(3) => \NLW_fract_out_q_reg[27]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \fract_out_q_reg[27]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[27]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => fracta(26 downto 24),
      O(3 downto 0) => sum0(27 downto 24),
      S(3) => \u3/p_1_in\,
      S(2) => \fract_out_q[27]_i_3_n_0\,
      S(1) => \fract_out_q[27]_i_4_n_0\,
      S(0) => \fract_out_q[27]_i_5_n_0\
    );
\fract_out_q_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fract_out_q_reg[3]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[3]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[3]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[3]_i_1_n_3\,
      CYINIT => fracta(0),
      DI(3 downto 1) => fracta(3 downto 1),
      DI(0) => \fract_out_q[3]_i_2_n_0\,
      O(3 downto 0) => sum0(3 downto 0),
      S(3) => \fract_out_q[3]_i_3_n_0\,
      S(2) => \fract_out_q[3]_i_4_n_0\,
      S(1) => \fract_out_q[3]_i_5_n_0\,
      S(0) => \fract_out_q[3]_i_6_n_0\
    );
\fract_out_q_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \fract_out_q_reg[3]_i_1_n_0\,
      CO(3) => \fract_out_q_reg[7]_i_1_n_0\,
      CO(2) => \fract_out_q_reg[7]_i_1_n_1\,
      CO(1) => \fract_out_q_reg[7]_i_1_n_2\,
      CO(0) => \fract_out_q_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => fracta(7 downto 4),
      O(3 downto 0) => sum0(7 downto 4),
      S(3) => \fract_out_q[7]_i_2_n_0\,
      S(2) => \fract_out_q[7]_i_3_n_0\,
      S(1) => \fract_out_q[7]_i_4_n_0\,
      S(0) => \fract_out_q[7]_i_5_n_0\
    );
fracta_eq_fractb_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(0),
      I1 => signb_r_reg_0(0),
      I2 => Q(1),
      I3 => signb_r_reg_0(1),
      I4 => signb_r_reg_0(2),
      I5 => Q(2),
      O => fracta_eq_fractb_i_10_n_0
    );
fracta_eq_fractb_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => Q(21),
      I2 => signb_r_reg_0(22),
      I3 => Q(22),
      O => fracta_eq_fractb_i_3_n_0
    );
fracta_eq_fractb_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => Q(20),
      I2 => Q(18),
      I3 => signb_r_reg_0(18),
      I4 => Q(19),
      I5 => signb_r_reg_0(19),
      O => fracta_eq_fractb_i_4_n_0
    );
fracta_eq_fractb_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(16),
      I1 => signb_r_reg_0(16),
      I2 => Q(17),
      I3 => signb_r_reg_0(17),
      I4 => signb_r_reg_0(15),
      I5 => Q(15),
      O => fracta_eq_fractb_i_5_n_0
    );
fracta_eq_fractb_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => Q(14),
      I2 => Q(12),
      I3 => signb_r_reg_0(12),
      I4 => Q(13),
      I5 => signb_r_reg_0(13),
      O => fracta_eq_fractb_i_6_n_0
    );
fracta_eq_fractb_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(10),
      I1 => signb_r_reg_0(10),
      I2 => Q(11),
      I3 => signb_r_reg_0(11),
      I4 => signb_r_reg_0(9),
      I5 => Q(9),
      O => fracta_eq_fractb_i_7_n_0
    );
fracta_eq_fractb_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => Q(8),
      I2 => Q(6),
      I3 => signb_r_reg_0(6),
      I4 => Q(7),
      I5 => signb_r_reg_0(7),
      O => fracta_eq_fractb_i_8_n_0
    );
fracta_eq_fractb_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(4),
      I1 => signb_r_reg_0(4),
      I2 => Q(5),
      I3 => signb_r_reg_0(5),
      I4 => signb_r_reg_0(3),
      I5 => Q(3),
      O => fracta_eq_fractb_i_9_n_0
    );
fracta_eq_fractb_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_dn_out1,
      Q => fracta_eq_fractb,
      R => '0'
    );
fracta_eq_fractb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => fracta_eq_fractb_reg_i_2_n_0,
      CO(3) => exp_dn_out1,
      CO(2) => fracta_eq_fractb_reg_i_1_n_1,
      CO(1) => fracta_eq_fractb_reg_i_1_n_2,
      CO(0) => fracta_eq_fractb_reg_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fracta_eq_fractb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_eq_fractb_i_3_n_0,
      S(2) => fracta_eq_fractb_i_4_n_0,
      S(1) => fracta_eq_fractb_i_5_n_0,
      S(0) => fracta_eq_fractb_i_6_n_0
    );
fracta_eq_fractb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fracta_eq_fractb_reg_i_2_n_0,
      CO(2) => fracta_eq_fractb_reg_i_2_n_1,
      CO(1) => fracta_eq_fractb_reg_i_2_n_2,
      CO(0) => fracta_eq_fractb_reg_i_2_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fracta_eq_fractb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_eq_fractb_i_7_n_0,
      S(2) => fracta_eq_fractb_i_8_n_0,
      S(1) => fracta_eq_fractb_i_9_n_0,
      S(0) => fracta_eq_fractb_i_10_n_0
    );
fracta_lt_fractb_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(17),
      I1 => Q(17),
      I2 => signb_r_reg_0(16),
      I3 => Q(16),
      O => fracta_lt_fractb_i_10_n_0
    );
fracta_lt_fractb_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(15),
      I1 => signb_r_reg_0(15),
      I2 => signb_r_reg_0(14),
      I3 => Q(14),
      O => fracta_lt_fractb_i_12_n_0
    );
fracta_lt_fractb_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(13),
      I1 => signb_r_reg_0(13),
      I2 => signb_r_reg_0(12),
      I3 => Q(12),
      O => fracta_lt_fractb_i_13_n_0
    );
fracta_lt_fractb_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(11),
      I1 => signb_r_reg_0(11),
      I2 => signb_r_reg_0(10),
      I3 => Q(10),
      O => fracta_lt_fractb_i_14_n_0
    );
fracta_lt_fractb_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(9),
      I1 => signb_r_reg_0(9),
      I2 => signb_r_reg_0(8),
      I3 => Q(8),
      O => fracta_lt_fractb_i_15_n_0
    );
fracta_lt_fractb_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => Q(14),
      I2 => signb_r_reg_0(15),
      I3 => Q(15),
      O => fracta_lt_fractb_i_16_n_0
    );
fracta_lt_fractb_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(13),
      I1 => Q(13),
      I2 => signb_r_reg_0(12),
      I3 => Q(12),
      O => fracta_lt_fractb_i_17_n_0
    );
fracta_lt_fractb_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(11),
      I1 => Q(11),
      I2 => signb_r_reg_0(10),
      I3 => Q(10),
      O => fracta_lt_fractb_i_18_n_0
    );
fracta_lt_fractb_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => Q(8),
      I2 => signb_r_reg_0(9),
      I3 => Q(9),
      O => fracta_lt_fractb_i_19_n_0
    );
fracta_lt_fractb_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(7),
      I1 => signb_r_reg_0(7),
      I2 => signb_r_reg_0(6),
      I3 => Q(6),
      O => fracta_lt_fractb_i_20_n_0
    );
fracta_lt_fractb_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(5),
      I1 => signb_r_reg_0(5),
      I2 => signb_r_reg_0(4),
      I3 => Q(4),
      O => fracta_lt_fractb_i_21_n_0
    );
fracta_lt_fractb_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(3),
      I1 => signb_r_reg_0(3),
      I2 => signb_r_reg_0(2),
      I3 => Q(2),
      O => fracta_lt_fractb_i_22_n_0
    );
fracta_lt_fractb_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(1),
      I1 => signb_r_reg_0(1),
      I2 => signb_r_reg_0(0),
      I3 => Q(0),
      O => fracta_lt_fractb_i_23_n_0
    );
fracta_lt_fractb_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(7),
      I1 => Q(7),
      I2 => signb_r_reg_0(6),
      I3 => Q(6),
      O => fracta_lt_fractb_i_24_n_0
    );
fracta_lt_fractb_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(5),
      I1 => Q(5),
      I2 => signb_r_reg_0(4),
      I3 => Q(4),
      O => fracta_lt_fractb_i_25_n_0
    );
fracta_lt_fractb_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(2),
      I1 => Q(2),
      I2 => signb_r_reg_0(3),
      I3 => Q(3),
      O => fracta_lt_fractb_i_26_n_0
    );
fracta_lt_fractb_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(1),
      I1 => Q(1),
      I2 => signb_r_reg_0(0),
      I3 => Q(0),
      O => fracta_lt_fractb_i_27_n_0
    );
fracta_lt_fractb_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => Q(22),
      O => fracta_lt_fractb_i_3_n_0
    );
fracta_lt_fractb_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(21),
      I1 => signb_r_reg_0(21),
      I2 => signb_r_reg_0(20),
      I3 => Q(20),
      O => fracta_lt_fractb_i_4_n_0
    );
fracta_lt_fractb_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(19),
      I1 => signb_r_reg_0(19),
      I2 => signb_r_reg_0(18),
      I3 => Q(18),
      O => fracta_lt_fractb_i_5_n_0
    );
fracta_lt_fractb_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => Q(17),
      I1 => signb_r_reg_0(17),
      I2 => signb_r_reg_0(16),
      I3 => Q(16),
      O => fracta_lt_fractb_i_6_n_0
    );
fracta_lt_fractb_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => Q(22),
      O => fracta_lt_fractb_i_7_n_0
    );
fracta_lt_fractb_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => Q(20),
      I2 => signb_r_reg_0(21),
      I3 => Q(21),
      O => fracta_lt_fractb_i_8_n_0
    );
fracta_lt_fractb_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(19),
      I1 => Q(19),
      I2 => signb_r_reg_0(18),
      I3 => Q(18),
      O => fracta_lt_fractb_i_9_n_0
    );
fracta_lt_fractb_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_lt_fractb_reg_i_1_n_0,
      Q => fracta_lt_fractb,
      R => '0'
    );
fracta_lt_fractb_reg_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => fracta_lt_fractb_reg_i_2_n_0,
      CO(3) => fracta_lt_fractb_reg_i_1_n_0,
      CO(2) => fracta_lt_fractb_reg_i_1_n_1,
      CO(1) => fracta_lt_fractb_reg_i_1_n_2,
      CO(0) => fracta_lt_fractb_reg_i_1_n_3,
      CYINIT => '0',
      DI(3) => fracta_lt_fractb_i_3_n_0,
      DI(2) => fracta_lt_fractb_i_4_n_0,
      DI(1) => fracta_lt_fractb_i_5_n_0,
      DI(0) => fracta_lt_fractb_i_6_n_0,
      O(3 downto 0) => NLW_fracta_lt_fractb_reg_i_1_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_lt_fractb_i_7_n_0,
      S(2) => fracta_lt_fractb_i_8_n_0,
      S(1) => fracta_lt_fractb_i_9_n_0,
      S(0) => fracta_lt_fractb_i_10_n_0
    );
fracta_lt_fractb_reg_i_11: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fracta_lt_fractb_reg_i_11_n_0,
      CO(2) => fracta_lt_fractb_reg_i_11_n_1,
      CO(1) => fracta_lt_fractb_reg_i_11_n_2,
      CO(0) => fracta_lt_fractb_reg_i_11_n_3,
      CYINIT => '0',
      DI(3) => fracta_lt_fractb_i_20_n_0,
      DI(2) => fracta_lt_fractb_i_21_n_0,
      DI(1) => fracta_lt_fractb_i_22_n_0,
      DI(0) => fracta_lt_fractb_i_23_n_0,
      O(3 downto 0) => NLW_fracta_lt_fractb_reg_i_11_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_lt_fractb_i_24_n_0,
      S(2) => fracta_lt_fractb_i_25_n_0,
      S(1) => fracta_lt_fractb_i_26_n_0,
      S(0) => fracta_lt_fractb_i_27_n_0
    );
fracta_lt_fractb_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => fracta_lt_fractb_reg_i_11_n_0,
      CO(3) => fracta_lt_fractb_reg_i_2_n_0,
      CO(2) => fracta_lt_fractb_reg_i_2_n_1,
      CO(1) => fracta_lt_fractb_reg_i_2_n_2,
      CO(0) => fracta_lt_fractb_reg_i_2_n_3,
      CYINIT => '0',
      DI(3) => fracta_lt_fractb_i_12_n_0,
      DI(2) => fracta_lt_fractb_i_13_n_0,
      DI(1) => fracta_lt_fractb_i_14_n_0,
      DI(0) => fracta_lt_fractb_i_15_n_0,
      O(3 downto 0) => NLW_fracta_lt_fractb_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => fracta_lt_fractb_i_16_n_0,
      S(2) => fracta_lt_fractb_i_17_n_0,
      S(1) => fracta_lt_fractb_i_18_n_0,
      S(0) => fracta_lt_fractb_i_19_n_0
    );
\fracta_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \^co\(0),
      I2 => \fracta_out_reg[0]_i_2_n_0\,
      O => fracta_s(0)
    );
\fracta_out[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040444FF04FF44FF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[0]_i_18_n_0\,
      I2 => \fracta_out[6]_i_6_n_0\,
      I3 => \fracta_out[0]_i_24_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_6_n_0\,
      O => \fracta_out[0]_i_10_n_0\
    );
\fracta_out[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8FF00FF"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[0]_i_25_n_0\,
      I2 => \fracta_out[0]_i_26_n_0\,
      I3 => \fracta_out[0]_i_27_n_0\,
      I4 => \fracta_out[26]_i_18_n_0\,
      I5 => \fracta_out[26]_i_7_n_0\,
      O => \fracta_out[0]_i_11_n_0\
    );
\fracta_out[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFCFFF0FF80"
    )
        port map (
      I0 => \fracta_out[22]_i_4_n_0\,
      I1 => \fracta_out[25]_i_15_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[0]_i_28_n_0\,
      I4 => \fracta_out[12]_i_6_n_0\,
      I5 => \fracta_out[12]_i_5_n_0\,
      O => \fracta_out[0]_i_12_n_0\
    );
\fracta_out[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA50EEEEFA504444"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => Q(13),
      I2 => signb_r_reg_0(13),
      I3 => signb_r_reg_0(15),
      I4 => \^co\(0),
      I5 => Q(15),
      O => \fracta_out[0]_i_13_n_0\
    );
\fracta_out[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \fracta_out[25]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[0]_i_14_n_0\
    );
\fracta_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFDFDDDDDDDDD"
    )
        port map (
      I0 => \fracta_out[0]_i_18_n_0\,
      I1 => \fracta_out[0]_i_19_n_0\,
      I2 => Q(13),
      I3 => signb_r_reg_0(13),
      I4 => \^co\(0),
      I5 => \fracta_out[25]_i_15_n_0\,
      O => \fracta_out[0]_i_15_n_0\
    );
\fracta_out[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \fracta_out[0]_i_18_n_0\,
      I1 => \fracta_out[0]_i_28_n_0\,
      I2 => \fracta_out[22]_i_4_n_0\,
      I3 => \fracta_out[22]_i_5_n_0\,
      I4 => \fracta_out[0]_i_29_n_0\,
      I5 => \fracta_out[0]_i_19_n_0\,
      O => \fracta_out[0]_i_16_n_0\
    );
\fracta_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \fracta_out[0]_i_30_n_0\,
      I1 => \fracta_out[0]_i_31_n_0\,
      I2 => \fracta_out[0]_i_32_n_0\,
      I3 => \fracta_out[14]_i_6_n_0\,
      I4 => \fracta_out[14]_i_9_n_0\,
      I5 => \fracta_out[0]_i_25_n_0\,
      O => \fracta_out[0]_i_17_n_0\
    );
\fracta_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002020000A202A"
    )
        port map (
      I0 => \fracta_out[0]_i_33_n_0\,
      I1 => signb_r_reg_0(4),
      I2 => \^co\(0),
      I3 => Q(4),
      I4 => signb_r_reg_0(3),
      I5 => Q(3),
      O => \fracta_out[0]_i_18_n_0\
    );
\fracta_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFD8"
    )
        port map (
      I0 => \^co\(0),
      I1 => signb_r_reg_0(11),
      I2 => Q(11),
      I3 => \fracta_out[14]_i_9_n_0\,
      I4 => \fracta_out[0]_i_26_n_0\,
      I5 => \fracta_out[0]_i_34_n_0\,
      O => \fracta_out[0]_i_19_n_0\
    );
\fracta_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFAFFFFFFFA"
    )
        port map (
      I0 => \fracta_out[22]_i_4_n_0\,
      I1 => \fracta_out[26]_i_17_n_0\,
      I2 => \fracta_out[0]_i_35_n_0\,
      I3 => \fracta_out[0]_i_36_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[0]_i_37_n_0\,
      O => \fracta_out[0]_i_20_n_0\
    );
\fracta_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \^co\(0),
      I2 => Q(18),
      I3 => signb_r_reg_0(17),
      I4 => Q(17),
      I5 => \fracta_out[0]_i_28_n_0\,
      O => \fracta_out[0]_i_21_n_0\
    );
\fracta_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330177013301FF01"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[2]_i_5_n_0\,
      I3 => \fracta_out[0]_i_38_n_0\,
      I4 => \fracta_out[5]_i_7_n_0\,
      I5 => \fracta_out[6]_i_7_n_0\,
      O => \fracta_out[0]_i_22_n_0\
    );
\fracta_out[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => Q(0),
      I2 => \^co\(0),
      I3 => signb_r_reg_0(0),
      O => \fracta_out[0]_i_23_n_0\
    );
\fracta_out[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE2"
    )
        port map (
      I0 => Q(6),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(6),
      I3 => \fracta_out[0]_i_30_n_0\,
      O => \fracta_out[0]_i_24_n_0\
    );
\fracta_out[0]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => signb_r_reg_0(11),
      I1 => Q(11),
      I2 => Q(10),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(10),
      O => \fracta_out[0]_i_25_n_0\
    );
\fracta_out[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFCAAFC"
    )
        port map (
      I0 => signb_r_reg_0(9),
      I1 => Q(9),
      I2 => Q(10),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(10),
      O => \fracta_out[0]_i_26_n_0\
    );
\fracta_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10101010101F1010"
    )
        port map (
      I0 => \fracta_out[0]_i_30_n_0\,
      I1 => \fracta_out[0]_i_32_n_0\,
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => \fracta_out[0]_i_34_n_0\,
      I4 => \fracta_out[0]_i_39_n_0\,
      I5 => \fracta_out[2]_i_5_n_0\,
      O => \fracta_out[0]_i_27_n_0\
    );
\fracta_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAEFEFEFEA"
    )
        port map (
      I0 => \fracta_out[0]_i_40_n_0\,
      I1 => signb_r_reg_0(14),
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => Q(13),
      I5 => signb_r_reg_0(13),
      O => \fracta_out[0]_i_28_n_0\
    );
\fracta_out[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(17),
      I1 => signb_r_reg_0(17),
      I2 => Q(18),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(18),
      O => \fracta_out[0]_i_29_n_0\
    );
\fracta_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030FFBA30307530"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[16]_i_5_n_0\,
      I2 => \fracta_out[0]_i_5_n_0\,
      I3 => \fracta_out_reg[0]_i_6_n_0\,
      I4 => \fracta_out[0]_i_7_n_0\,
      I5 => \fracta_out[0]_i_8_n_0\,
      O => \fracta_out[0]_i_3_n_0\
    );
\fracta_out[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEFFFFFFFF"
    )
        port map (
      I0 => \fracta_out[6]_i_6_n_0\,
      I1 => Q(4),
      I2 => \^co\(0),
      I3 => signb_r_reg_0(4),
      I4 => \fracta_out[0]_i_41_n_0\,
      I5 => \fracta_out[0]_i_38_n_0\,
      O => \fracta_out[0]_i_30_n_0\
    );
\fracta_out[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBBFCB8FFFFFFFF"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => \^co\(0),
      I2 => Q(21),
      I3 => signb_r_reg_0(20),
      I4 => Q(20),
      I5 => \fracta_out[0]_i_37_n_0\,
      O => \fracta_out[0]_i_31_n_0\
    );
\fracta_out[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFFFFFFAFCFC"
    )
        port map (
      I0 => signb_r_reg_0(9),
      I1 => Q(9),
      I2 => \fracta_out[0]_i_42_n_0\,
      I3 => signb_r_reg_0(6),
      I4 => \^co\(0),
      I5 => Q(6),
      O => \fracta_out[0]_i_32_n_0\
    );
\fracta_out[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => signb_r_reg_0(0),
      I1 => \^co\(0),
      I2 => Q(0),
      I3 => signb_r_reg_0(1),
      I4 => Q(1),
      I5 => \fracta_out[5]_i_7_n_0\,
      O => \fracta_out[0]_i_33_n_0\
    );
\fracta_out[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \fracta_out[0]_i_42_n_0\,
      I1 => signb_r_reg_0(5),
      I2 => \^co\(0),
      I3 => Q(5),
      I4 => signb_r_reg_0(6),
      I5 => Q(6),
      O => \fracta_out[0]_i_34_n_0\
    );
\fracta_out[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => \^co\(0),
      I2 => Q(22),
      O => \fracta_out[0]_i_35_n_0\
    );
\fracta_out[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(20),
      I1 => signb_r_reg_0(20),
      I2 => Q(21),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(21),
      O => \fracta_out[0]_i_36_n_0\
    );
\fracta_out[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => \fracta_out[0]_i_40_n_0\,
      I1 => signb_r_reg_0(14),
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => \fracta_out[0]_i_29_n_0\,
      I5 => \fracta_out[22]_i_4_n_0\,
      O => \fracta_out[0]_i_37_n_0\
    );
\fracta_out[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => Q(1),
      I1 => signb_r_reg_0(1),
      I2 => Q(0),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(0),
      O => \fracta_out[0]_i_38_n_0\
    );
\fracta_out[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000440347"
    )
        port map (
      I0 => signb_r_reg_0(2),
      I1 => \^co\(0),
      I2 => Q(2),
      I3 => signb_r_reg_0(1),
      I4 => Q(1),
      I5 => \fracta_out[0]_i_43_n_0\,
      O => \fracta_out[0]_i_39_n_0\
    );
\fracta_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAEF"
    )
        port map (
      I0 => \fracta_out[0]_i_9_n_0\,
      I1 => \fracta_out[0]_i_10_n_0\,
      I2 => \fracta_out[26]_i_7_n_0\,
      I3 => \fracta_out[8]_i_5_n_0\,
      I4 => \fracta_out[26]_i_6_n_0\,
      I5 => \fracta_out[0]_i_11_n_0\,
      O => \fracta_out[0]_i_4_n_0\
    );
\fracta_out[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(15),
      I1 => signb_r_reg_0(15),
      I2 => Q(16),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(16),
      O => \fracta_out[0]_i_40_n_0\
    );
\fracta_out[0]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(3),
      I1 => signb_r_reg_0(3),
      I2 => Q(2),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(2),
      O => \fracta_out[0]_i_41_n_0\
    );
\fracta_out[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(7),
      I1 => signb_r_reg_0(7),
      I2 => Q(8),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(8),
      O => \fracta_out[0]_i_42_n_0\
    );
\fracta_out[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(3),
      I1 => signb_r_reg_0(3),
      I2 => Q(4),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(4),
      O => \fracta_out[0]_i_43_n_0\
    );
\fracta_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003333555F"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[0]_i_12_n_0\,
      I2 => \fracta_out[0]_i_13_n_0\,
      I3 => \fracta_out[14]_i_7_n_0\,
      I4 => \fracta_out[0]_i_14_n_0\,
      I5 => \fracta_out[0]_i_15_n_0\,
      O => \fracta_out[0]_i_5_n_0\
    );
\fracta_out[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      O => \fracta_out[0]_i_7_n_0\
    );
\fracta_out[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002002200020000"
    )
        port map (
      I0 => \fracta_out[0]_i_18_n_0\,
      I1 => \fracta_out[0]_i_19_n_0\,
      I2 => \fracta_out[14]_i_6_n_0\,
      I3 => \fracta_out[0]_i_20_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[0]_i_21_n_0\,
      O => \fracta_out[0]_i_8_n_0\
    );
\fracta_out[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55000C00FF000C00"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[0]_i_22_n_0\,
      I2 => \fracta_out[4]_i_4_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[0]_i_23_n_0\,
      O => \fracta_out[0]_i_9_n_0\
    );
\fracta_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^co\(0),
      I2 => \fracta_out[10]_i_2_n_0\,
      I3 => signb_r_reg_0(7),
      I4 => fractb_lt_fracta,
      O => fracta_s(10)
    );
\fracta_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \fracta_out[10]_i_3_n_0\,
      I1 => \fracta_out[10]_i_4_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \fracta_out[26]_i_5_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[10]_i_2_n_0\
    );
\fracta_out[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[10]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[14]_i_4_n_0\,
      O => \fracta_out[10]_i_3_n_0\
    );
\fracta_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[14]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[22]_i_3_n_0\,
      O => \fracta_out[10]_i_4_n_0\
    );
\fracta_out[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[10]_i_6_n_0\,
      I3 => \fracta_out[10]_i_7_n_0\,
      I4 => \fracta_out[12]_i_9_n_0\,
      I5 => \fracta_out[13]_i_7_n_0\,
      O => \fracta_out[10]_i_5_n_0\
    );
\fracta_out[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(7),
      I1 => \^co\(0),
      I2 => Q(7),
      O => \fracta_out[10]_i_6_n_0\
    );
\fracta_out[10]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => \^co\(0),
      I2 => Q(8),
      O => \fracta_out[10]_i_7_n_0\
    );
\fracta_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_out[11]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[11]_i_3_n_0\,
      O => fracta_s(11)
    );
\fracta_out[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => signb_r_reg_0(8),
      I1 => \fracta_out[11]_i_4_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[11]_i_2_n_0\
    );
\fracta_out[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^co\(0),
      I2 => \fracta_out[11]_i_4_n_0\,
      O => \fracta_out[11]_i_3_n_0\
    );
\fracta_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \fracta_out[19]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[23]_i_4_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[3]_i_4_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[11]_i_4_n_0\
    );
\fracta_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^co\(0),
      I2 => \fracta_out[12]_i_2_n_0\,
      I3 => signb_r_reg_0(9),
      I4 => fractb_lt_fracta,
      O => fracta_s(12)
    );
\fracta_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \fracta_out[12]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[12]_i_4_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[12]_i_2_n_0\
    );
\fracta_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[12]_i_5_n_0\,
      I3 => \fracta_out[12]_i_6_n_0\,
      I4 => \fracta_out[22]_i_4_n_0\,
      I5 => \fracta_out[22]_i_5_n_0\,
      O => \fracta_out[12]_i_3_n_0\
    );
\fracta_out[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[12]_i_7_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[12]_i_8_n_0\,
      O => \fracta_out[12]_i_4_n_0\
    );
\fracta_out[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(17),
      I1 => \^co\(0),
      I2 => Q(17),
      O => \fracta_out[12]_i_5_n_0\
    );
\fracta_out[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \^co\(0),
      I2 => Q(18),
      O => \fracta_out[12]_i_6_n_0\
    );
\fracta_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[12]_i_9_n_0\,
      I3 => \fracta_out[13]_i_7_n_0\,
      I4 => \fracta_out[14]_i_8_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[12]_i_7_n_0\
    );
\fracta_out[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[14]_i_6_n_0\,
      I3 => \fracta_out[14]_i_7_n_0\,
      I4 => \fracta_out[14]_i_10_n_0\,
      I5 => \fracta_out[19]_i_5_n_0\,
      O => \fracta_out[12]_i_8_n_0\
    );
\fracta_out[12]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(9),
      I1 => signb_r_reg_0(9),
      I2 => \^co\(0),
      O => \fracta_out[12]_i_9_n_0\
    );
\fracta_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_out[13]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[13]_i_3_n_0\,
      O => fracta_s(13)
    );
\fracta_out[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => signb_r_reg_0(10),
      I1 => \fracta_out[13]_i_4_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[13]_i_2_n_0\
    );
\fracta_out[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^co\(0),
      I2 => \fracta_out[13]_i_4_n_0\,
      O => \fracta_out[13]_i_3_n_0\
    );
\fracta_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => \fracta_out[13]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[13]_i_6_n_0\,
      I3 => \fracta_out[21]_i_3_n_0\,
      I4 => \fracta_out[26]_i_6_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[13]_i_4_n_0\
    );
\fracta_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_8_n_0\,
      I2 => \fracta_out[13]_i_7_n_0\,
      I3 => \fracta_out[14]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[13]_i_5_n_0\
    );
\fracta_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_10_n_0\,
      I2 => \fracta_out[14]_i_7_n_0\,
      I3 => \fracta_out[12]_i_5_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[19]_i_5_n_0\,
      O => \fracta_out[13]_i_6_n_0\
    );
\fracta_out[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(10),
      I1 => \^co\(0),
      I2 => Q(10),
      O => \fracta_out[13]_i_7_n_0\
    );
\fracta_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^co\(0),
      I2 => \fracta_out[14]_i_2_n_0\,
      I3 => signb_r_reg_0(11),
      I4 => fractb_lt_fracta,
      O => fracta_s(14)
    );
\fracta_out[14]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(15),
      I1 => \^co\(0),
      I2 => Q(15),
      O => \fracta_out[14]_i_10_n_0\
    );
\fracta_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB800B800000000"
    )
        port map (
      I0 => \fracta_out[22]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[14]_i_3_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[14]_i_2_n_0\
    );
\fracta_out[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[14]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[14]_i_5_n_0\,
      O => \fracta_out[14]_i_3_n_0\
    );
\fracta_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4FFE4AAE455E400"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[14]_i_6_n_0\,
      I2 => \fracta_out[14]_i_7_n_0\,
      I3 => \fracta_out[26]_i_18_n_0\,
      I4 => \fracta_out[14]_i_8_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[14]_i_4_n_0\
    );
\fracta_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[14]_i_10_n_0\,
      I3 => \fracta_out[19]_i_5_n_0\,
      I4 => \fracta_out[12]_i_5_n_0\,
      I5 => \fracta_out[12]_i_6_n_0\,
      O => \fracta_out[14]_i_5_n_0\
    );
\fracta_out[14]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(13),
      I1 => signb_r_reg_0(13),
      I2 => \^co\(0),
      O => \fracta_out[14]_i_6_n_0\
    );
\fracta_out[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => \^co\(0),
      I2 => Q(14),
      O => \fracta_out[14]_i_7_n_0\
    );
\fracta_out[14]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(11),
      I1 => signb_r_reg_0(11),
      I2 => \^co\(0),
      O => \fracta_out[14]_i_8_n_0\
    );
\fracta_out[14]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(12),
      I1 => \^co\(0),
      I2 => Q(12),
      O => \fracta_out[14]_i_9_n_0\
    );
\fracta_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \fracta_out[15]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[15]_i_3_n_0\,
      O => fracta_s(15)
    );
\fracta_out[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => signb_r_reg_0(12),
      I1 => \fracta_out[15]_i_4_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[15]_i_2_n_0\
    );
\fracta_out[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^co\(0),
      I2 => \fracta_out[15]_i_4_n_0\,
      O => \fracta_out[15]_i_3_n_0\
    );
\fracta_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8080000"
    )
        port map (
      I0 => \fracta_out[26]_i_7_n_0\,
      I1 => \fracta_out[23]_i_4_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[15]_i_5_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[15]_i_4_n_0\
    );
\fracta_out[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[3]_i_9_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[19]_i_4_n_0\,
      O => \fracta_out[15]_i_5_n_0\
    );
\fracta_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[16]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[16]_i_3_n_0\,
      O => fracta_s(16)
    );
\fracta_out[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[16]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(13),
      O => \fracta_out[16]_i_2_n_0\
    );
\fracta_out[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^co\(0),
      I2 => \fracta_out[16]_i_4_n_0\,
      O => \fracta_out[16]_i_3_n_0\
    );
\fracta_out[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880000"
    )
        port map (
      I0 => \fracta_out[16]_i_5_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[26]_i_7_n_0\,
      I3 => \fracta_out[24]_i_3_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[16]_i_4_n_0\
    );
\fracta_out[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \fracta_out[8]_i_6_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[16]_i_5_n_0\
    );
\fracta_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => fractb_lt_fracta,
      I2 => Q(14),
      I3 => \^co\(0),
      I4 => \fracta_out[17]_i_2_n_0\,
      O => fracta_s(17)
    );
\fracta_out[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fracta_out[17]_i_3_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[17]_i_2_n_0\
    );
\fracta_out[17]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \fracta_out[17]_i_4_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[25]_i_13_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      O => \fracta_out[17]_i_3_n_0\
    );
\fracta_out[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[13]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[21]_i_4_n_0\,
      O => \fracta_out[17]_i_4_n_0\
    );
\fracta_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[18]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[18]_i_3_n_0\,
      O => fracta_s(18)
    );
\fracta_out[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \fracta_out[18]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => \^co\(0),
      I3 => signb_r_reg_0(15),
      O => \fracta_out[18]_i_2_n_0\
    );
\fracta_out[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \fracta_out[18]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => Q(15),
      I3 => \^co\(0),
      O => \fracta_out[18]_i_3_n_0\
    );
\fracta_out[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \fracta_out[10]_i_4_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      O => \fracta_out[18]_i_4_n_0\
    );
\fracta_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => fractb_lt_fracta,
      I2 => Q(16),
      I3 => \^co\(0),
      I4 => \fracta_out[19]_i_2_n_0\,
      O => fracta_s(19)
    );
\fracta_out[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fracta_out[25]_i_4_n_0\,
      I1 => \fracta_out[19]_i_3_n_0\,
      O => \fracta_out[19]_i_2_n_0\
    );
\fracta_out[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \fracta_out[19]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[23]_i_4_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[19]_i_3_n_0\
    );
\fracta_out[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[12]_i_5_n_0\,
      I2 => \fracta_out[19]_i_5_n_0\,
      I3 => \fracta_out[22]_i_4_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[12]_i_6_n_0\,
      O => \fracta_out[19]_i_4_n_0\
    );
\fracta_out[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => \^co\(0),
      I2 => Q(16),
      O => \fracta_out[19]_i_5_n_0\
    );
\fracta_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[1]_i_2_n_0\,
      I2 => \^co\(0),
      O => fracta_s(1)
    );
\fracta_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[1]_i_3_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[1]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[17]_i_3_n_0\,
      O => \fracta_out[1]_i_2_n_0\
    );
\fracta_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[2]_i_5_n_0\,
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => \fracta_out[1]_i_5_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[5]_i_5_n_0\,
      O => \fracta_out[1]_i_3_n_0\
    );
\fracta_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[5]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[13]_i_5_n_0\,
      O => \fracta_out[1]_i_4_n_0\
    );
\fracta_out[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(1),
      I1 => \^co\(0),
      I2 => Q(1),
      O => \fracta_out[1]_i_5_n_0\
    );
\fracta_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[20]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[20]_i_3_n_0\,
      O => fracta_s(20)
    );
\fracta_out[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \fracta_out[20]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => \^co\(0),
      I3 => signb_r_reg_0(17),
      O => \fracta_out[20]_i_2_n_0\
    );
\fracta_out[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \fracta_out[20]_i_4_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => Q(17),
      I3 => \^co\(0),
      O => \fracta_out[20]_i_3_n_0\
    );
\fracta_out[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => \fracta_out[12]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[20]_i_4_n_0\
    );
\fracta_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => fractb_lt_fracta,
      I2 => Q(18),
      I3 => \^co\(0),
      I4 => \fracta_out[21]_i_2_n_0\,
      O => fracta_s(21)
    );
\fracta_out[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[21]_i_3_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[21]_i_2_n_0\
    );
\fracta_out[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[21]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[25]_i_13_n_0\,
      O => \fracta_out[21]_i_3_n_0\
    );
\fracta_out[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA4540"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[22]_i_4_n_0\,
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => \fracta_out[12]_i_6_n_0\,
      I4 => \fracta_out[23]_i_6_n_0\,
      O => \fracta_out[21]_i_4_n_0\
    );
\fracta_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => fractb_lt_fracta,
      O => fracta_s(22)
    );
\fracta_out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \fracta_out[22]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[22]_i_2_n_0\
    );
\fracta_out[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCAC5C0"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[24]_i_4_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[22]_i_4_n_0\,
      I4 => \fracta_out[22]_i_5_n_0\,
      O => \fracta_out[22]_i_3_n_0\
    );
\fracta_out[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => Q(19),
      I1 => signb_r_reg_0(19),
      I2 => \^co\(0),
      O => \fracta_out[22]_i_4_n_0\
    );
\fracta_out[22]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => \^co\(0),
      I2 => Q(20),
      O => \fracta_out[22]_i_5_n_0\
    );
\fracta_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[23]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[23]_i_3_n_0\,
      O => fracta_s(23)
    );
\fracta_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000000AAAAAAAA"
    )
        port map (
      I0 => signb_r_reg_0(20),
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[26]_i_7_n_0\,
      I3 => \fracta_out[23]_i_4_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      I5 => \^co\(0),
      O => \fracta_out[23]_i_2_n_0\
    );
\fracta_out[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => Q(20),
      I1 => \^co\(0),
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \fracta_out[23]_i_4_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[23]_i_3_n_0\
    );
\fracta_out[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[23]_i_5_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[23]_i_6_n_0\,
      O => \fracta_out[23]_i_4_n_0\
    );
\fracta_out[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \fracta_out[26]_i_17_n_0\,
      I1 => \fracta_out[25]_i_15_n_0\,
      I2 => signb_r_reg_0(22),
      I3 => \^co\(0),
      I4 => Q(22),
      O => \fracta_out[23]_i_5_n_0\
    );
\fracta_out[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA504444FA50"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => signb_r_reg_0(20),
      I2 => Q(20),
      I3 => Q(21),
      I4 => \^co\(0),
      I5 => signb_r_reg_0(21),
      O => \fracta_out[23]_i_6_n_0\
    );
\fracta_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => fractb_lt_fracta,
      I2 => Q(21),
      I3 => \^co\(0),
      I4 => \fracta_out[24]_i_2_n_0\,
      O => fracta_s(24)
    );
\fracta_out[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[24]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[24]_i_2_n_0\
    );
\fracta_out[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57550200"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[26]_i_15_n_0\,
      I2 => exp_diff2(0),
      I3 => \fracta_out[26]_i_17_n_0\,
      I4 => \fracta_out[24]_i_4_n_0\,
      O => \fracta_out[24]_i_3_n_0\
    );
\fracta_out[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => Q(22),
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => Q(21),
      I4 => \^co\(0),
      I5 => signb_r_reg_0(21),
      O => \fracta_out[24]_i_4_n_0\
    );
\fracta_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCBB308830883088"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => fractb_lt_fracta,
      I2 => Q(22),
      I3 => \^co\(0),
      I4 => \fracta_out[25]_i_3_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => fracta_s(25)
    );
\fracta_out[25]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(28),
      I1 => Q(28),
      I2 => signb_r_reg_0(27),
      I3 => Q(27),
      O => \fracta_out[25]_i_10_n_0\
    );
\fracta_out[25]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => Q(26),
      I2 => signb_r_reg_0(25),
      I3 => Q(25),
      O => \fracta_out[25]_i_11_n_0\
    );
\fracta_out[25]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => Q(24),
      I2 => signb_r_reg_0(23),
      I3 => Q(23),
      O => \fracta_out[25]_i_12_n_0\
    );
\fracta_out[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(22),
      I1 => \^co\(0),
      I2 => signb_r_reg_0(22),
      I3 => \fracta_out[25]_i_15_n_0\,
      I4 => \fracta_out[26]_i_17_n_0\,
      I5 => \fracta_out[26]_i_18_n_0\,
      O => \fracta_out[25]_i_13_n_0\
    );
\fracta_out[25]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => \fracta_out[26]_i_15_n_0\,
      I3 => exp_diff2(0),
      O => \fracta_out[25]_i_15_n_0\
    );
\fracta_out[25]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \fracta_out[25]_i_13_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[25]_i_3_n_0\
    );
\fracta_out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111111111F"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => O(2),
      I3 => O(1),
      I4 => O(3),
      I5 => O(0),
      O => \fracta_out[25]_i_4_n_0\
    );
\fracta_out[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(30),
      I1 => signb_r_reg_0(30),
      I2 => Q(29),
      I3 => signb_r_reg_0(29),
      O => \fracta_out[25]_i_5_n_0\
    );
\fracta_out[25]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(28),
      I1 => signb_r_reg_0(28),
      I2 => Q(27),
      I3 => signb_r_reg_0(27),
      O => \fracta_out[25]_i_6_n_0\
    );
\fracta_out[25]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(26),
      I1 => signb_r_reg_0(26),
      I2 => Q(25),
      I3 => signb_r_reg_0(25),
      O => \fracta_out[25]_i_7_n_0\
    );
\fracta_out[25]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => Q(24),
      I1 => signb_r_reg_0(24),
      I2 => Q(23),
      I3 => signb_r_reg_0(23),
      O => \fracta_out[25]_i_8_n_0\
    );
\fracta_out[25]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => signb_r_reg_0(30),
      I1 => Q(30),
      I2 => signb_r_reg_0(29),
      I3 => Q(29),
      O => \fracta_out[25]_i_9_n_0\
    );
\fracta_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fractb_n(26),
      I1 => fractb_lt_fracta,
      I2 => fracta_n(26),
      O => fracta_s(26)
    );
\fracta_out[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => fractb_n(26),
      I1 => fracta_n(26),
      O => \fracta_out[26]_i_10_n_0\
    );
\fracta_out[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2BB2222B2"
    )
        port map (
      I0 => \fracta_out[26]_i_29_n_0\,
      I1 => \fracta_out[26]_i_30_n_0\,
      I2 => signb_r_reg_0(21),
      I3 => \fracta_out[24]_i_2_n_0\,
      I4 => \^co\(0),
      I5 => Q(21),
      O => \fracta_out[26]_i_11_n_0\
    );
\fracta_out[26]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => fracta_n(26),
      I1 => fractb_n(26),
      O => \fracta_out[26]_i_12_n_0\
    );
\fracta_out[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099090090000999"
    )
        port map (
      I0 => \fracta_out[26]_i_30_n_0\,
      I1 => \fracta_out[26]_i_29_n_0\,
      I2 => Q(21),
      I3 => \^co\(0),
      I4 => \fracta_out[24]_i_2_n_0\,
      I5 => signb_r_reg_0(21),
      O => \fracta_out[26]_i_13_n_0\
    );
\fracta_out[26]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(29),
      I2 => Q(25),
      I3 => Q(30),
      I4 => \fracta_out[26]_i_31_n_0\,
      O => \fracta_out[26]_i_14_n_0\
    );
\fracta_out[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFEFEFEFE"
    )
        port map (
      I0 => O(3),
      I1 => O(1),
      I2 => O(2),
      I3 => exp_diff2(3),
      I4 => exp_diff2(2),
      I5 => O(0),
      O => \fracta_out[26]_i_15_n_0\
    );
\fracta_out[26]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \^co\(0),
      I2 => \fracta_out[26]_i_14_n_0\,
      O => \fracta_out[26]_i_17_n_0\
    );
\fracta_out[26]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => \fracta_out[26]_i_15_n_0\,
      I3 => exp_diff2(1),
      O => \fracta_out[26]_i_18_n_0\
    );
\fracta_out[26]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => signb_r_reg_0(25),
      I1 => signb_r_reg_0(23),
      I2 => signb_r_reg_0(28),
      I3 => signb_r_reg_0(26),
      O => \fracta_out[26]_i_19_n_0\
    );
\fracta_out[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \fracta_out[25]_i_4_n_0\,
      I1 => \fracta_out[26]_i_5_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \^co\(0),
      I5 => \fracta_out[26]_i_8_n_0\,
      O => fractb_n(26)
    );
\fracta_out[26]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43400000FFFF4340"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => \fracta_out[23]_i_2_n_0\,
      I5 => \fracta_out[23]_i_3_n_0\,
      O => \fracta_out[26]_i_21_n_0\
    );
\fracta_out[26]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C202C2CBFB02C2"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \fracta_out[21]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(18),
      I4 => \fracta_out[20]_i_2_n_0\,
      I5 => \fracta_out[20]_i_3_n_0\,
      O => \fracta_out[26]_i_22_n_0\
    );
\fracta_out[26]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C202C2CBFB02C2"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => \fracta_out[19]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(16),
      I4 => \fracta_out[18]_i_2_n_0\,
      I5 => \fracta_out[18]_i_3_n_0\,
      O => \fracta_out[26]_i_23_n_0\
    );
\fracta_out[26]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02C202C2CBFB02C2"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => \fracta_out[17]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => \fracta_out[16]_i_2_n_0\,
      I5 => \fracta_out[16]_i_3_n_0\,
      O => \fracta_out[26]_i_24_n_0\
    );
\fracta_out[26]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48700000000B487"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => \fracta_out[23]_i_3_n_0\,
      I5 => \fracta_out[23]_i_2_n_0\,
      O => \fracta_out[26]_i_25_n_0\
    );
\fracta_out[26]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C93900000000C939"
    )
        port map (
      I0 => signb_r_reg_0(18),
      I1 => \fracta_out[21]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(18),
      I4 => \fracta_out[20]_i_3_n_0\,
      I5 => \fracta_out[20]_i_2_n_0\,
      O => \fracta_out[26]_i_26_n_0\
    );
\fracta_out[26]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C93900000000C939"
    )
        port map (
      I0 => signb_r_reg_0(16),
      I1 => \fracta_out[19]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(16),
      I4 => \fracta_out[18]_i_3_n_0\,
      I5 => \fracta_out[18]_i_2_n_0\,
      O => \fracta_out[26]_i_27_n_0\
    );
\fracta_out[26]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C93900000000C939"
    )
        port map (
      I0 => signb_r_reg_0(14),
      I1 => \fracta_out[17]_i_2_n_0\,
      I2 => \^co\(0),
      I3 => Q(14),
      I4 => \fracta_out[16]_i_3_n_0\,
      I5 => \fracta_out[16]_i_2_n_0\,
      O => \fracta_out[26]_i_28_n_0\
    );
\fracta_out[26]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0AA"
    )
        port map (
      I0 => signb_r_reg_0(22),
      I1 => \fracta_out[25]_i_3_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \^co\(0),
      O => \fracta_out[26]_i_29_n_0\
    );
\fracta_out[26]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => Q(22),
      I1 => \^co\(0),
      I2 => \fracta_out[25]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[26]_i_30_n_0\
    );
\fracta_out[26]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(28),
      I1 => Q(23),
      I2 => Q(27),
      I3 => Q(24),
      O => \fracta_out[26]_i_31_n_0\
    );
\fracta_out[26]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => \^co\(0),
      I2 => Q(26),
      O => \fracta_out[26]_i_32_n_0\
    );
\fracta_out[26]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(25),
      I1 => \^co\(0),
      I2 => Q(25),
      O => \fracta_out[26]_i_33_n_0\
    );
\fracta_out[26]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => \^co\(0),
      I2 => Q(24),
      O => \fracta_out[26]_i_34_n_0\
    );
\fracta_out[26]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      O => \fracta_out[26]_i_35_n_0\
    );
\fracta_out[26]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(26),
      I1 => Q(26),
      O => \fracta_out[26]_i_36_n_0\
    );
\fracta_out[26]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(25),
      I1 => Q(25),
      O => \fracta_out[26]_i_37_n_0\
    );
\fracta_out[26]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => Q(24),
      O => \fracta_out[26]_i_38_n_0\
    );
\fracta_out[26]_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88877787"
    )
        port map (
      I0 => \fracta_out[26]_i_14_n_0\,
      I1 => \fracta_out[26]_i_8_n_0\,
      I2 => Q(23),
      I3 => \^co\(0),
      I4 => signb_r_reg_0(23),
      O => \fracta_out[26]_i_39_n_0\
    );
\fracta_out[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888888888888888"
    )
        port map (
      I0 => \fracta_out[26]_i_14_n_0\,
      I1 => \^co\(0),
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[26]_i_5_n_0\,
      I4 => \fracta_out[26]_i_6_n_0\,
      I5 => \fracta_out[26]_i_7_n_0\,
      O => fracta_n(26)
    );
\fracta_out[26]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000043404340FFFF"
    )
        port map (
      I0 => Q(11),
      I1 => \^co\(0),
      I2 => \fracta_out[14]_i_2_n_0\,
      I3 => signb_r_reg_0(11),
      I4 => \fracta_out[15]_i_2_n_0\,
      I5 => \fracta_out[15]_i_3_n_0\,
      O => \fracta_out[26]_i_41_n_0\
    );
\fracta_out[26]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000043404340FFFF"
    )
        port map (
      I0 => Q(9),
      I1 => \^co\(0),
      I2 => \fracta_out[12]_i_2_n_0\,
      I3 => signb_r_reg_0(9),
      I4 => \fracta_out[13]_i_2_n_0\,
      I5 => \fracta_out[13]_i_3_n_0\,
      O => \fracta_out[26]_i_42_n_0\
    );
\fracta_out[26]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000043404340FFFF"
    )
        port map (
      I0 => Q(7),
      I1 => \^co\(0),
      I2 => \fracta_out[10]_i_2_n_0\,
      I3 => signb_r_reg_0(7),
      I4 => \fracta_out[11]_i_2_n_0\,
      I5 => \fracta_out[11]_i_3_n_0\,
      O => \fracta_out[26]_i_43_n_0\
    );
\fracta_out[26]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \fracta_out[9]_i_3_n_0\,
      I1 => \fracta_out[9]_i_2_n_0\,
      I2 => \fracta_out[26]_i_57_n_0\,
      I3 => \fracta_out[8]_i_2_n_0\,
      I4 => \fracta_out[8]_i_3_n_0\,
      O => \fracta_out[26]_i_44_n_0\
    );
\fracta_out[26]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066060060000666"
    )
        port map (
      I0 => \fracta_out[15]_i_2_n_0\,
      I1 => \fracta_out[15]_i_3_n_0\,
      I2 => Q(11),
      I3 => \^co\(0),
      I4 => \fracta_out[14]_i_2_n_0\,
      I5 => signb_r_reg_0(11),
      O => \fracta_out[26]_i_45_n_0\
    );
\fracta_out[26]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066060060000666"
    )
        port map (
      I0 => \fracta_out[13]_i_2_n_0\,
      I1 => \fracta_out[13]_i_3_n_0\,
      I2 => Q(9),
      I3 => \^co\(0),
      I4 => \fracta_out[12]_i_2_n_0\,
      I5 => signb_r_reg_0(9),
      O => \fracta_out[26]_i_46_n_0\
    );
\fracta_out[26]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6066060060000666"
    )
        port map (
      I0 => \fracta_out[11]_i_2_n_0\,
      I1 => \fracta_out[11]_i_3_n_0\,
      I2 => Q(7),
      I3 => \^co\(0),
      I4 => \fracta_out[10]_i_2_n_0\,
      I5 => signb_r_reg_0(7),
      O => \fracta_out[26]_i_47_n_0\
    );
\fracta_out[26]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \fracta_out[26]_i_57_n_0\,
      I1 => \fracta_out[8]_i_3_n_0\,
      I2 => \fracta_out[8]_i_2_n_0\,
      O => \fracta_out[26]_i_48_n_0\
    );
\fracta_out[26]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43400000FFFF4340"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => \fracta_out[6]_i_2_n_0\,
      I3 => signb_r_reg_0(3),
      I4 => \fracta_out[7]_i_2_n_0\,
      I5 => \fracta_out[7]_i_3_n_0\,
      O => \fracta_out[26]_i_49_n_0\
    );
\fracta_out[26]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \fracta_out[26]_i_15_n_0\,
      I1 => exp_diff2(0),
      I2 => \fracta_out[26]_i_17_n_0\,
      I3 => \fracta_out[26]_i_18_n_0\,
      O => \fracta_out[26]_i_5_n_0\
    );
\fracta_out[26]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"43400000FFFF4340"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => \fracta_out[5]_i_2_n_0\,
      I5 => \fracta_out[5]_i_3_n_0\,
      O => \fracta_out[26]_i_50_n_0\
    );
\fracta_out[26]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C3B8C08"
    )
        port map (
      I0 => \fracta_out[2]_i_2_n_0\,
      I1 => \^co\(0),
      I2 => Q(0),
      I3 => \fracta_out[3]_i_2_n_0\,
      I4 => signb_r_reg_0(0),
      O => \fracta_out[26]_i_51_n_0\
    );
\fracta_out[26]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \fracta_out_reg[0]_i_2_n_0\,
      I1 => \fracta_out[1]_i_2_n_0\,
      I2 => \^co\(0),
      O => \fracta_out[26]_i_52_n_0\
    );
\fracta_out[26]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099090090000999"
    )
        port map (
      I0 => \fracta_out[7]_i_2_n_0\,
      I1 => \fracta_out[7]_i_3_n_0\,
      I2 => Q(3),
      I3 => \^co\(0),
      I4 => \fracta_out[6]_i_2_n_0\,
      I5 => signb_r_reg_0(3),
      O => \fracta_out[26]_i_53_n_0\
    );
\fracta_out[26]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B48700000000B487"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => \fracta_out[5]_i_3_n_0\,
      I5 => \fracta_out[5]_i_2_n_0\,
      O => \fracta_out[26]_i_54_n_0\
    );
\fracta_out[26]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B487"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \fracta_out[3]_i_2_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => \fracta_out[2]_i_2_n_0\,
      O => \fracta_out[26]_i_55_n_0\
    );
\fracta_out[26]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \fracta_out_reg[0]_i_2_n_0\,
      I1 => \fracta_out[1]_i_2_n_0\,
      O => \fracta_out[26]_i_56_n_0\
    );
\fracta_out[26]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22E2EEE2DD1D111D"
    )
        port map (
      I0 => signb_r_reg_0(6),
      I1 => \^co\(0),
      I2 => \fracta_out[25]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[26]_i_58_n_0\,
      I5 => \fracta_out[9]_i_3_n_0\,
      O => \fracta_out[26]_i_57_n_0\
    );
\fracta_out[26]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_out[26]_i_59_n_0\,
      I1 => \fracta_out[26]_i_60_n_0\,
      I2 => \fracta_out[26]_i_6_n_0\,
      I3 => \fracta_out[26]_i_61_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[26]_i_62_n_0\,
      O => \fracta_out[26]_i_58_n_0\
    );
\fracta_out[26]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11BB050511BBAFAF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[10]_i_6_n_0\,
      I2 => \fracta_out[6]_i_5_n_0\,
      I3 => \fracta_out[12]_i_9_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_7_n_0\,
      O => \fracta_out[26]_i_59_n_0\
    );
\fracta_out[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111111111111111F"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => O(2),
      I3 => O(1),
      I4 => O(3),
      I5 => exp_diff2(3),
      O => \fracta_out[26]_i_6_n_0\
    );
\fracta_out[26]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11BB050511BBAFAF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_8_n_0\,
      I2 => \fracta_out[13]_i_7_n_0\,
      I3 => \fracta_out[14]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[14]_i_9_n_0\,
      O => \fracta_out[26]_i_60_n_0\
    );
\fracta_out[26]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11BB050511BBAFAF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_10_n_0\,
      I2 => \fracta_out[14]_i_7_n_0\,
      I3 => \fracta_out[12]_i_5_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[19]_i_5_n_0\,
      O => \fracta_out[26]_i_61_n_0\
    );
\fracta_out[26]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB05AF111105AF"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[22]_i_4_n_0\,
      I2 => \fracta_out[12]_i_6_n_0\,
      I3 => \fracta_out[22]_i_5_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[26]_i_63_n_0\,
      O => \fracta_out[26]_i_62_n_0\
    );
\fracta_out[26]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => signb_r_reg_0(21),
      I1 => \^co\(0),
      I2 => Q(21),
      O => \fracta_out[26]_i_63_n_0\
    );
\fracta_out[26]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => \fracta_out[26]_i_8_n_0\,
      I1 => \fracta_out[26]_i_14_n_0\,
      I2 => exp_diff2(2),
      I3 => \fracta_out[26]_i_15_n_0\,
      O => \fracta_out[26]_i_7_n_0\
    );
\fracta_out[26]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => signb_r_reg_0(24),
      I1 => signb_r_reg_0(27),
      I2 => signb_r_reg_0(29),
      I3 => signb_r_reg_0(30),
      I4 => \fracta_out[26]_i_19_n_0\,
      O => \fracta_out[26]_i_8_n_0\
    );
\fracta_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[2]_i_2_n_0\,
      I2 => \^co\(0),
      O => fracta_s(2)
    );
\fracta_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[2]_i_3_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[10]_i_3_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[18]_i_4_n_0\,
      O => \fracta_out[2]_i_2_n_0\
    );
\fracta_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0FFFFCAC00000"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[2]_i_4_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[2]_i_5_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[6]_i_4_n_0\,
      O => \fracta_out[2]_i_3_n_0\
    );
\fracta_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => signb_r_reg_0(1),
      I2 => Q(1),
      I3 => signb_r_reg_0(2),
      I4 => \^co\(0),
      I5 => Q(2),
      O => \fracta_out[2]_i_4_n_0\
    );
\fracta_out[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(0),
      I1 => \^co\(0),
      I2 => Q(0),
      O => \fracta_out[2]_i_5_n_0\
    );
\fracta_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \fracta_out[3]_i_2_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => fractb_lt_fracta,
      O => fracta_s(3)
    );
\fracta_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[3]_i_3_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[3]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[19]_i_3_n_0\,
      O => \fracta_out[3]_i_2_n_0\
    );
\fracta_out[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4FFE400"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[3]_i_5_n_0\,
      I2 => \fracta_out[3]_i_6_n_0\,
      I3 => \fracta_out[26]_i_7_n_0\,
      I4 => \fracta_out[3]_i_7_n_0\,
      O => \fracta_out[3]_i_3_n_0\
    );
\fracta_out[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[3]_i_8_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[3]_i_9_n_0\,
      O => \fracta_out[3]_i_4_n_0\
    );
\fracta_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => signb_r_reg_0(1),
      I1 => Q(1),
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => \^co\(0),
      I5 => Q(0),
      O => \fracta_out[3]_i_5_n_0\
    );
\fracta_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => signb_r_reg_0(3),
      I1 => Q(3),
      I2 => \fracta_out[25]_i_15_n_0\,
      I3 => signb_r_reg_0(2),
      I4 => \^co\(0),
      I5 => Q(2),
      O => \fracta_out[3]_i_6_n_0\
    );
\fracta_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \fracta_out[10]_i_6_n_0\,
      I1 => \fracta_out[6]_i_5_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[6]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[3]_i_7_n_0\
    );
\fracta_out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[12]_i_9_n_0\,
      I2 => \fracta_out[10]_i_7_n_0\,
      I3 => \fracta_out[14]_i_8_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[13]_i_7_n_0\,
      O => \fracta_out[3]_i_8_n_0\
    );
\fracta_out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[14]_i_6_n_0\,
      I2 => \fracta_out[14]_i_9_n_0\,
      I3 => \fracta_out[14]_i_10_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[14]_i_7_n_0\,
      O => \fracta_out[3]_i_9_n_0\
    );
\fracta_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => fractb_lt_fracta,
      O => fracta_s(4)
    );
\fracta_out[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[4]_i_3_n_0\,
      I1 => \fracta_out[25]_i_4_n_0\,
      I2 => \fracta_out[20]_i_4_n_0\,
      O => \fracta_out[4]_i_2_n_0\
    );
\fracta_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[4]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[4]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[12]_i_4_n_0\,
      O => \fracta_out[4]_i_3_n_0\
    );
\fracta_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEDCBA9876543210"
    )
        port map (
      I0 => \fracta_out[25]_i_15_n_0\,
      I1 => \fracta_out[26]_i_18_n_0\,
      I2 => \fracta_out[1]_i_5_n_0\,
      I3 => \fracta_out[5]_i_7_n_0\,
      I4 => \fracta_out[6]_i_7_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[4]_i_4_n_0\
    );
\fracta_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFA504444FA50"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[6]_i_5_n_0\,
      I2 => \fracta_out[6]_i_6_n_0\,
      I3 => \fracta_out[10]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_7_n_0\,
      O => \fracta_out[4]_i_5_n_0\
    );
\fracta_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[5]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[5]_i_3_n_0\,
      O => fracta_s(5)
    );
\fracta_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088FFFFF0880000"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[21]_i_3_n_0\,
      I2 => \fracta_out[5]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \^co\(0),
      I5 => signb_r_reg_0(2),
      O => \fracta_out[5]_i_2_n_0\
    );
\fracta_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000F088F088"
    )
        port map (
      I0 => \fracta_out[26]_i_6_n_0\,
      I1 => \fracta_out[21]_i_3_n_0\,
      I2 => \fracta_out[5]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => Q(2),
      I5 => \^co\(0),
      O => \fracta_out[5]_i_3_n_0\
    );
\fracta_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \fracta_out[13]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[13]_i_6_n_0\,
      I3 => \fracta_out[5]_i_5_n_0\,
      I4 => \fracta_out[5]_i_6_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[5]_i_4_n_0\
    );
\fracta_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[6]_i_7_n_0\,
      I2 => \fracta_out[5]_i_7_n_0\,
      I3 => \fracta_out[6]_i_6_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[5]_i_5_n_0\
    );
\fracta_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE44FAFAEE445050"
    )
        port map (
      I0 => \fracta_out[26]_i_18_n_0\,
      I1 => \fracta_out[10]_i_6_n_0\,
      I2 => \fracta_out[6]_i_5_n_0\,
      I3 => \fracta_out[12]_i_9_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[10]_i_7_n_0\,
      O => \fracta_out[5]_i_6_n_0\
    );
\fracta_out[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(2),
      I1 => \^co\(0),
      I2 => Q(2),
      O => \fracta_out[5]_i_7_n_0\
    );
\fracta_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3C0B8B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => \fracta_out[6]_i_2_n_0\,
      I3 => signb_r_reg_0(3),
      I4 => fractb_lt_fracta,
      O => fracta_s(6)
    );
\fracta_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B800B800"
    )
        port map (
      I0 => \fracta_out[22]_i_3_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[26]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[6]_i_3_n_0\,
      I5 => \fracta_out[25]_i_4_n_0\,
      O => \fracta_out[6]_i_2_n_0\
    );
\fracta_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[6]_i_4_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[10]_i_5_n_0\,
      I3 => \fracta_out[26]_i_6_n_0\,
      I4 => \fracta_out[14]_i_3_n_0\,
      O => \fracta_out[6]_i_3_n_0\
    );
\fracta_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0A0A0CFC0"
    )
        port map (
      I0 => \fracta_out[6]_i_5_n_0\,
      I1 => \fracta_out[6]_i_6_n_0\,
      I2 => \fracta_out[26]_i_18_n_0\,
      I3 => \fracta_out[6]_i_7_n_0\,
      I4 => \fracta_out[25]_i_15_n_0\,
      I5 => \fracta_out[6]_i_8_n_0\,
      O => \fracta_out[6]_i_4_n_0\
    );
\fracta_out[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(6),
      I1 => \^co\(0),
      I2 => Q(6),
      O => \fracta_out[6]_i_5_n_0\
    );
\fracta_out[6]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(5),
      I1 => \^co\(0),
      I2 => Q(5),
      O => \fracta_out[6]_i_6_n_0\
    );
\fracta_out[6]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(3),
      I1 => \^co\(0),
      I2 => Q(3),
      O => \fracta_out[6]_i_7_n_0\
    );
\fracta_out[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(4),
      I1 => \^co\(0),
      I2 => Q(4),
      O => \fracta_out[6]_i_8_n_0\
    );
\fracta_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[7]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[7]_i_3_n_0\,
      O => fracta_s(7)
    );
\fracta_out[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[7]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(4),
      O => \fracta_out[7]_i_2_n_0\
    );
\fracta_out[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^co\(0),
      I2 => \fracta_out[7]_i_4_n_0\,
      O => \fracta_out[7]_i_3_n_0\
    );
\fracta_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \fracta_out[7]_i_5_n_0\,
      I1 => \fracta_out[15]_i_5_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[23]_i_4_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[7]_i_4_n_0\
    );
\fracta_out[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[3]_i_7_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[3]_i_8_n_0\,
      O => \fracta_out[7]_i_5_n_0\
    );
\fracta_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[8]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[8]_i_3_n_0\,
      O => fracta_s(8)
    );
\fracta_out[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[8]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(5),
      O => \fracta_out[8]_i_2_n_0\
    );
\fracta_out[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^co\(0),
      I2 => \fracta_out[8]_i_4_n_0\,
      O => \fracta_out[8]_i_3_n_0\
    );
\fracta_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0A0A0C0C0C0C0"
    )
        port map (
      I0 => \fracta_out[8]_i_5_n_0\,
      I1 => \fracta_out[8]_i_6_n_0\,
      I2 => \fracta_out[25]_i_4_n_0\,
      I3 => \fracta_out[24]_i_3_n_0\,
      I4 => \fracta_out[26]_i_7_n_0\,
      I5 => \fracta_out[26]_i_6_n_0\,
      O => \fracta_out[8]_i_4_n_0\
    );
\fracta_out[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[4]_i_5_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[12]_i_7_n_0\,
      O => \fracta_out[8]_i_5_n_0\
    );
\fracta_out[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[12]_i_8_n_0\,
      I1 => \fracta_out[26]_i_7_n_0\,
      I2 => \fracta_out[12]_i_3_n_0\,
      O => \fracta_out[8]_i_6_n_0\
    );
\fracta_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[9]_i_2_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[9]_i_3_n_0\,
      O => fracta_s(9)
    );
\fracta_out[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[9]_i_4_n_0\,
      I1 => \^co\(0),
      I2 => signb_r_reg_0(6),
      O => \fracta_out[9]_i_2_n_0\
    );
\fracta_out[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^co\(0),
      I2 => \fracta_out[9]_i_4_n_0\,
      O => \fracta_out[9]_i_3_n_0\
    );
\fracta_out[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \fracta_out[1]_i_4_n_0\,
      I1 => \fracta_out[26]_i_6_n_0\,
      I2 => \fracta_out[17]_i_4_n_0\,
      I3 => \fracta_out[25]_i_4_n_0\,
      I4 => \fracta_out[25]_i_3_n_0\,
      O => \fracta_out[9]_i_4_n_0\
    );
\fracta_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(0),
      Q => fracta(0),
      R => '0'
    );
\fracta_out_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fracta_out[0]_i_3_n_0\,
      I1 => \fracta_out[0]_i_4_n_0\,
      O => \fracta_out_reg[0]_i_2_n_0\,
      S => \fracta_out[25]_i_4_n_0\
    );
\fracta_out_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \fracta_out[0]_i_16_n_0\,
      I1 => \fracta_out[0]_i_17_n_0\,
      O => \fracta_out_reg[0]_i_6_n_0\,
      S => \fracta_out[25]_i_15_n_0\
    );
\fracta_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(10),
      Q => fracta(10),
      R => '0'
    );
\fracta_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(11),
      Q => fracta(11),
      R => '0'
    );
\fracta_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(12),
      Q => fracta(12),
      R => '0'
    );
\fracta_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(13),
      Q => fracta(13),
      R => '0'
    );
\fracta_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(14),
      Q => fracta(14),
      R => '0'
    );
\fracta_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(15),
      Q => fracta(15),
      R => '0'
    );
\fracta_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(16),
      Q => fracta(16),
      R => '0'
    );
\fracta_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(17),
      Q => fracta(17),
      R => '0'
    );
\fracta_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(18),
      Q => fracta(18),
      R => '0'
    );
\fracta_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(19),
      Q => fracta(19),
      R => '0'
    );
\fracta_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(1),
      Q => fracta(1),
      R => '0'
    );
\fracta_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(20),
      Q => fracta(20),
      R => '0'
    );
\fracta_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(21),
      Q => fracta(21),
      R => '0'
    );
\fracta_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(22),
      Q => fracta(22),
      R => '0'
    );
\fracta_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(23),
      Q => fracta(23),
      R => '0'
    );
\fracta_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(24),
      Q => fracta(24),
      R => '0'
    );
\fracta_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(25),
      Q => fracta(25),
      R => '0'
    );
\fracta_out_reg[25]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => \fracta_out_reg[25]_i_2_n_1\,
      CO(1) => \fracta_out_reg[25]_i_2_n_2\,
      CO(0) => \fracta_out_reg[25]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[25]_i_5_n_0\,
      DI(2) => \fracta_out[25]_i_6_n_0\,
      DI(1) => \fracta_out[25]_i_7_n_0\,
      DI(0) => \fracta_out[25]_i_8_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[25]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[25]_i_9_n_0\,
      S(2) => \fracta_out[25]_i_10_n_0\,
      S(1) => \fracta_out[25]_i_11_n_0\,
      S(0) => \fracta_out[25]_i_12_n_0\
    );
\fracta_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(26),
      Q => fracta(26),
      R => '0'
    );
\fracta_out_reg[26]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \opa_r_reg[23]\(0),
      CO(2) => \fracta_out_reg[26]_i_16_n_1\,
      CO(1) => \fracta_out_reg[26]_i_16_n_2\,
      CO(0) => \fracta_out_reg[26]_i_16_n_3\,
      CYINIT => exp_large(0),
      DI(3) => \fracta_out[26]_i_32_n_0\,
      DI(2) => \fracta_out[26]_i_33_n_0\,
      DI(1) => \fracta_out[26]_i_34_n_0\,
      DI(0) => \fracta_out[26]_i_35_n_0\,
      O(3 downto 0) => exp_diff2(3 downto 0),
      S(3) => \fracta_out[26]_i_36_n_0\,
      S(2) => \fracta_out[26]_i_37_n_0\,
      S(1) => \fracta_out[26]_i_38_n_0\,
      S(0) => \fracta_out[26]_i_39_n_0\
    );
\fracta_out_reg[26]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \fracta_out_reg[26]_i_40_n_0\,
      CO(3) => \fracta_out_reg[26]_i_20_n_0\,
      CO(2) => \fracta_out_reg[26]_i_20_n_1\,
      CO(1) => \fracta_out_reg[26]_i_20_n_2\,
      CO(0) => \fracta_out_reg[26]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[26]_i_41_n_0\,
      DI(2) => \fracta_out[26]_i_42_n_0\,
      DI(1) => \fracta_out[26]_i_43_n_0\,
      DI(0) => \fracta_out[26]_i_44_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[26]_i_45_n_0\,
      S(2) => \fracta_out[26]_i_46_n_0\,
      S(1) => \fracta_out[26]_i_47_n_0\,
      S(0) => \fracta_out[26]_i_48_n_0\
    );
\fracta_out_reg[26]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \fracta_out_reg[26]_i_9_n_0\,
      CO(3 downto 2) => \NLW_fracta_out_reg[26]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => fractb_lt_fracta,
      CO(0) => \fracta_out_reg[26]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \fracta_out[26]_i_10_n_0\,
      DI(0) => \fracta_out[26]_i_11_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \fracta_out[26]_i_12_n_0\,
      S(0) => \fracta_out[26]_i_13_n_0\
    );
\fracta_out_reg[26]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \fracta_out_reg[26]_i_40_n_0\,
      CO(2) => \fracta_out_reg[26]_i_40_n_1\,
      CO(1) => \fracta_out_reg[26]_i_40_n_2\,
      CO(0) => \fracta_out_reg[26]_i_40_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[26]_i_49_n_0\,
      DI(2) => \fracta_out[26]_i_50_n_0\,
      DI(1) => \fracta_out[26]_i_51_n_0\,
      DI(0) => \fracta_out[26]_i_52_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_40_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[26]_i_53_n_0\,
      S(2) => \fracta_out[26]_i_54_n_0\,
      S(1) => \fracta_out[26]_i_55_n_0\,
      S(0) => \fracta_out[26]_i_56_n_0\
    );
\fracta_out_reg[26]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \fracta_out_reg[26]_i_20_n_0\,
      CO(3) => \fracta_out_reg[26]_i_9_n_0\,
      CO(2) => \fracta_out_reg[26]_i_9_n_1\,
      CO(1) => \fracta_out_reg[26]_i_9_n_2\,
      CO(0) => \fracta_out_reg[26]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \fracta_out[26]_i_21_n_0\,
      DI(2) => \fracta_out[26]_i_22_n_0\,
      DI(1) => \fracta_out[26]_i_23_n_0\,
      DI(0) => \fracta_out[26]_i_24_n_0\,
      O(3 downto 0) => \NLW_fracta_out_reg[26]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \fracta_out[26]_i_25_n_0\,
      S(2) => \fracta_out[26]_i_26_n_0\,
      S(1) => \fracta_out[26]_i_27_n_0\,
      S(0) => \fracta_out[26]_i_28_n_0\
    );
\fracta_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(2),
      Q => fracta(2),
      R => '0'
    );
\fracta_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(3),
      Q => fracta(3),
      R => '0'
    );
\fracta_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(4),
      Q => fracta(4),
      R => '0'
    );
\fracta_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(5),
      Q => fracta(5),
      R => '0'
    );
\fracta_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(6),
      Q => fracta(6),
      R => '0'
    );
\fracta_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(7),
      Q => fracta(7),
      R => '0'
    );
\fracta_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(8),
      Q => fracta(8),
      R => '0'
    );
\fracta_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fracta_s(9),
      Q => fracta(9),
      R => '0'
    );
\fractb_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \^co\(0),
      I2 => \fracta_out_reg[0]_i_2_n_0\,
      O => fractb_s(0)
    );
\fractb_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(7),
      I1 => \^co\(0),
      I2 => \fracta_out[10]_i_2_n_0\,
      I3 => signb_r_reg_0(7),
      I4 => fractb_lt_fracta,
      O => fractb_s(10)
    );
\fractb_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \fracta_out[11]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[11]_i_2_n_0\,
      O => fractb_s(11)
    );
\fractb_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(9),
      I1 => \^co\(0),
      I2 => \fracta_out[12]_i_2_n_0\,
      I3 => signb_r_reg_0(9),
      I4 => fractb_lt_fracta,
      O => fractb_s(12)
    );
\fractb_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \fracta_out[13]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[13]_i_2_n_0\,
      O => fractb_s(13)
    );
\fractb_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(11),
      I1 => \^co\(0),
      I2 => \fracta_out[14]_i_2_n_0\,
      I3 => signb_r_reg_0(11),
      I4 => fractb_lt_fracta,
      O => fractb_s(14)
    );
\fractb_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \fracta_out[15]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[15]_i_2_n_0\,
      O => fractb_s(15)
    );
\fractb_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[16]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[16]_i_2_n_0\,
      O => fractb_s(16)
    );
\fractb_out[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF83BC80"
    )
        port map (
      I0 => Q(14),
      I1 => fractb_lt_fracta,
      I2 => \^co\(0),
      I3 => \fracta_out[17]_i_2_n_0\,
      I4 => signb_r_reg_0(14),
      O => fractb_s(17)
    );
\fractb_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[18]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[18]_i_2_n_0\,
      O => fractb_s(18)
    );
\fractb_out[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF83BC80"
    )
        port map (
      I0 => Q(16),
      I1 => fractb_lt_fracta,
      I2 => \^co\(0),
      I3 => \fracta_out[19]_i_2_n_0\,
      I4 => signb_r_reg_0(16),
      O => fractb_s(19)
    );
\fractb_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[1]_i_2_n_0\,
      I2 => \^co\(0),
      O => fractb_s(1)
    );
\fractb_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[20]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[20]_i_2_n_0\,
      O => fractb_s(20)
    );
\fractb_out[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF83BC80"
    )
        port map (
      I0 => Q(18),
      I1 => fractb_lt_fracta,
      I2 => \^co\(0),
      I3 => \fracta_out[21]_i_2_n_0\,
      I4 => signb_r_reg_0(18),
      O => fractb_s(21)
    );
\fractb_out[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(19),
      I1 => \^co\(0),
      I2 => \fracta_out[22]_i_2_n_0\,
      I3 => signb_r_reg_0(19),
      I4 => fractb_lt_fracta,
      O => fractb_s(22)
    );
\fractb_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[23]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[23]_i_2_n_0\,
      O => fractb_s(23)
    );
\fractb_out[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => Q(21),
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[24]_i_2_n_0\,
      I3 => \^co\(0),
      I4 => signb_r_reg_0(21),
      O => fractb_s(24)
    );
\fractb_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB888888FC303030"
    )
        port map (
      I0 => Q(22),
      I1 => fractb_lt_fracta,
      I2 => signb_r_reg_0(22),
      I3 => \fracta_out[25]_i_3_n_0\,
      I4 => \fracta_out[25]_i_4_n_0\,
      I5 => \^co\(0),
      O => fractb_s(25)
    );
\fractb_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fracta_n(26),
      I1 => fractb_lt_fracta,
      I2 => fractb_n(26),
      O => fractb_s(26)
    );
\fractb_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => fractb_lt_fracta,
      I1 => \fracta_out[2]_i_2_n_0\,
      I2 => \^co\(0),
      O => fractb_s(2)
    );
\fractb_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(0),
      I1 => \^co\(0),
      I2 => \fracta_out[3]_i_2_n_0\,
      I3 => signb_r_reg_0(0),
      I4 => fractb_lt_fracta,
      O => fractb_s(3)
    );
\fractb_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(1),
      I1 => \^co\(0),
      I2 => \fracta_out[4]_i_2_n_0\,
      I3 => signb_r_reg_0(1),
      I4 => fractb_lt_fracta,
      O => fractb_s(4)
    );
\fractb_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[5]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[5]_i_2_n_0\,
      O => fractb_s(5)
    );
\fractb_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8F3C0"
    )
        port map (
      I0 => Q(3),
      I1 => \^co\(0),
      I2 => \fracta_out[6]_i_2_n_0\,
      I3 => signb_r_reg_0(3),
      I4 => fractb_lt_fracta,
      O => fractb_s(6)
    );
\fractb_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[7]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[7]_i_2_n_0\,
      O => fractb_s(7)
    );
\fractb_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[8]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[8]_i_2_n_0\,
      O => fractb_s(8)
    );
\fractb_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \fracta_out[9]_i_3_n_0\,
      I1 => fractb_lt_fracta,
      I2 => \fracta_out[9]_i_2_n_0\,
      O => fractb_s(9)
    );
\fractb_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(0),
      Q => fractb(0),
      R => '0'
    );
\fractb_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(10),
      Q => fractb(10),
      R => '0'
    );
\fractb_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(11),
      Q => fractb(11),
      R => '0'
    );
\fractb_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(12),
      Q => fractb(12),
      R => '0'
    );
\fractb_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(13),
      Q => fractb(13),
      R => '0'
    );
\fractb_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(14),
      Q => fractb(14),
      R => '0'
    );
\fractb_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(15),
      Q => fractb(15),
      R => '0'
    );
\fractb_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(16),
      Q => fractb(16),
      R => '0'
    );
\fractb_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(17),
      Q => fractb(17),
      R => '0'
    );
\fractb_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(18),
      Q => fractb(18),
      R => '0'
    );
\fractb_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(19),
      Q => fractb(19),
      R => '0'
    );
\fractb_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(1),
      Q => fractb(1),
      R => '0'
    );
\fractb_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(20),
      Q => fractb(20),
      R => '0'
    );
\fractb_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(21),
      Q => fractb(21),
      R => '0'
    );
\fractb_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(22),
      Q => fractb(22),
      R => '0'
    );
\fractb_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(23),
      Q => fractb(23),
      R => '0'
    );
\fractb_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(24),
      Q => fractb(24),
      R => '0'
    );
\fractb_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(25),
      Q => fractb(25),
      R => '0'
    );
\fractb_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(26),
      Q => fractb(26),
      R => '0'
    );
\fractb_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(2),
      Q => fractb(2),
      R => '0'
    );
\fractb_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(3),
      Q => fractb(3),
      R => '0'
    );
\fractb_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(4),
      Q => fractb(4),
      R => '0'
    );
\fractb_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(5),
      Q => fractb(5),
      R => '0'
    );
\fractb_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(6),
      Q => fractb(6),
      R => '0'
    );
\fractb_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(7),
      Q => fractb(7),
      R => '0'
    );
\fractb_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(8),
      Q => fractb(8),
      R => '0'
    );
\fractb_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fractb_s(9),
      Q => fractb(9),
      R => '0'
    );
nan_sign_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F0F40F00000"
    )
        port map (
      I0 => fracta_eq_fractb,
      I1 => fracta_lt_fractb,
      I2 => opb_nan,
      I3 => opa_nan,
      I4 => signb_r,
      I5 => signa_r,
      O => nan_sign_i_1_n_0
    );
nan_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => nan_sign_i_1_n_0,
      Q => nan_sign,
      R => '0'
    );
result_zero_sign_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => signa_r,
      I1 => signb_r,
      O => result_zero_sign0
    );
result_zero_sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => result_zero_sign0,
      Q => result_zero_sign,
      R => '0'
    );
sign_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => signb_r_reg_0(31),
      I1 => fractb_lt_fracta,
      I2 => Q(31),
      O => sign_d
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sign_d,
      Q => sign_fasu,
      R => '0'
    );
signa_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(31),
      Q => signa_r,
      R => '0'
    );
signb_r_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => signb_r_reg_0(31),
      Q => signb_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI is
  port (
    spam_din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    spam_wr_en : out STD_LOGIC;
    spam_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ham_din : out STD_LOGIC;
    ham_wr_en : out STD_LOGIC;
    ham_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    spam_write_done : out STD_LOGIC;
    ham_write_done : out STD_LOGIC;
    result : in STD_LOGIC;
    S_AXI_ACLK : in STD_LOGIC;
    S_AXI_ARESETN : in STD_LOGIC;
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC
  );
  attribute ADDR_LSB : integer;
  attribute ADDR_LSB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI : entity is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI : entity is 6;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI : entity is 32;
  attribute OPT_MEM_ADDR_BITS : integer;
  attribute OPT_MEM_ADDR_BITS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI : entity is 3;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_arready\ : STD_LOGIC;
  signal \^s_axi_awready\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^ham_din\ : STD_LOGIC;
  signal \^ham_wr_en\ : STD_LOGIC;
  signal \^ham_write_done\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg11 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg12 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg13 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg14 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg15 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[0]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg1[0]_i_3_n_0\ : STD_LOGIC;
  signal \slv_reg1[0]_i_4_n_0\ : STD_LOGIC;
  signal slv_reg3 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \slv_reg3[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[0]_i_2_n_0\ : STD_LOGIC;
  signal slv_reg6 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \slv_reg6[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg7 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \slv_reg7[0]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg9 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  signal \^spam_din\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^spam_wr_en\ : STD_LOGIC;
  signal \^spam_write_done\ : STD_LOGIC;
begin
  S_AXI_ARREADY <= \^s_axi_arready\;
  S_AXI_AWREADY <= \^s_axi_awready\;
  S_AXI_BRESP(1) <= \<const0>\;
  S_AXI_BRESP(0) <= \<const0>\;
  S_AXI_BVALID <= \^s_axi_bvalid\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
  S_AXI_RVALID <= \^s_axi_rvalid\;
  S_AXI_WREADY <= \^s_axi_wready\;
  ham_din <= \^ham_din\;
  ham_wr_en <= \^ham_wr_en\;
  ham_write_done <= \^ham_write_done\;
  spam_din(31 downto 0) <= \^spam_din\(31 downto 0);
  spam_wr_en <= \^spam_wr_en\;
  spam_write_done <= \^spam_write_done\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => aw_en_reg_n_0,
      I2 => \^s_axi_awready\,
      I3 => S_AXI_WVALID,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \p_0_in__0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_arready0,
      D => S_AXI_ARADDR(2),
      Q => sel0(0),
      R => \p_0_in__0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_arready0,
      D => S_AXI_ARADDR(3),
      Q => sel0(1),
      R => \p_0_in__0\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_arready0,
      D => S_AXI_ARADDR(4),
      Q => sel0(2),
      R => \p_0_in__0\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_arready0,
      D => S_AXI_ARADDR(5),
      Q => sel0(3),
      R => \p_0_in__0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_arready0,
      Q => \^s_axi_arready\,
      R => \p_0_in__0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_awready0,
      D => S_AXI_AWADDR(2),
      Q => p_0_in(0),
      R => \p_0_in__0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_awready0,
      D => S_AXI_AWADDR(3),
      Q => p_0_in(1),
      R => \p_0_in__0\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_awready0,
      D => S_AXI_AWADDR(4),
      Q => p_0_in(2),
      R => \p_0_in__0\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => axi_awready0,
      D => S_AXI_AWADDR(5),
      Q => p_0_in(3),
      R => \p_0_in__0\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => \^s_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => S_AXI_AWVALID,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_awready0,
      Q => \^s_axi_awready\,
      R => \p_0_in__0\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => S_AXI_WVALID,
      I2 => \^s_axi_awready\,
      I3 => \^s_axi_wready\,
      I4 => S_AXI_BREADY,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \p_0_in__0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ham_din\,
      I1 => spam_out(0),
      I2 => sel0(1),
      I3 => \^spam_wr_en\,
      I4 => sel0(0),
      I5 => \^spam_din\(0),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ham_write_done\,
      I1 => \^spam_write_done\,
      I2 => sel0(1),
      I3 => ham_out(0),
      I4 => sel0(0),
      I5 => \^ham_wr_en\,
      O => \axi_rdata[0]_i_5_n_0\
    );
\axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg11(0),
      I1 => slv_reg10(0),
      I2 => sel0(1),
      I3 => slv_reg9(0),
      I4 => sel0(0),
      I5 => result,
      O => \axi_rdata[0]_i_6_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(0),
      I1 => slv_reg14(0),
      I2 => sel0(1),
      I3 => slv_reg13(0),
      I4 => sel0(0),
      I5 => slv_reg12(0),
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(10),
      I1 => spam_out(10),
      I2 => sel0(1),
      I3 => \^spam_din\(10),
      I4 => sel0(0),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(10),
      I1 => slv_reg6(10),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(10),
      O => \axi_rdata[10]_i_5_n_0\
    );
\axi_rdata[10]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(10),
      I1 => slv_reg10(10),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(10),
      O => \axi_rdata[10]_i_6_n_0\
    );
\axi_rdata[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(10),
      I1 => slv_reg14(10),
      I2 => sel0(1),
      I3 => slv_reg13(10),
      I4 => sel0(0),
      I5 => slv_reg12(10),
      O => \axi_rdata[10]_i_7_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(11),
      I1 => spam_out(11),
      I2 => sel0(1),
      I3 => \^spam_din\(11),
      I4 => sel0(0),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(11),
      I1 => slv_reg6(11),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(11),
      O => \axi_rdata[11]_i_5_n_0\
    );
\axi_rdata[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(11),
      I1 => slv_reg10(11),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(11),
      O => \axi_rdata[11]_i_6_n_0\
    );
\axi_rdata[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(11),
      I1 => slv_reg14(11),
      I2 => sel0(1),
      I3 => slv_reg13(11),
      I4 => sel0(0),
      I5 => slv_reg12(11),
      O => \axi_rdata[11]_i_7_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(12),
      I1 => spam_out(12),
      I2 => sel0(1),
      I3 => \^spam_din\(12),
      I4 => sel0(0),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(12),
      I1 => slv_reg6(12),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(12),
      O => \axi_rdata[12]_i_5_n_0\
    );
\axi_rdata[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(12),
      I1 => slv_reg10(12),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(12),
      O => \axi_rdata[12]_i_6_n_0\
    );
\axi_rdata[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(12),
      I1 => slv_reg14(12),
      I2 => sel0(1),
      I3 => slv_reg13(12),
      I4 => sel0(0),
      I5 => slv_reg12(12),
      O => \axi_rdata[12]_i_7_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(13),
      I1 => spam_out(13),
      I2 => sel0(1),
      I3 => \^spam_din\(13),
      I4 => sel0(0),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(13),
      I1 => slv_reg6(13),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(13),
      O => \axi_rdata[13]_i_5_n_0\
    );
\axi_rdata[13]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(13),
      I1 => slv_reg10(13),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(13),
      O => \axi_rdata[13]_i_6_n_0\
    );
\axi_rdata[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(13),
      I1 => slv_reg14(13),
      I2 => sel0(1),
      I3 => slv_reg13(13),
      I4 => sel0(0),
      I5 => slv_reg12(13),
      O => \axi_rdata[13]_i_7_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(14),
      I1 => spam_out(14),
      I2 => sel0(1),
      I3 => \^spam_din\(14),
      I4 => sel0(0),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(14),
      I1 => slv_reg6(14),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(14),
      O => \axi_rdata[14]_i_5_n_0\
    );
\axi_rdata[14]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(14),
      I1 => slv_reg10(14),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(14),
      O => \axi_rdata[14]_i_6_n_0\
    );
\axi_rdata[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(14),
      I1 => slv_reg14(14),
      I2 => sel0(1),
      I3 => slv_reg13(14),
      I4 => sel0(0),
      I5 => slv_reg12(14),
      O => \axi_rdata[14]_i_7_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(15),
      I1 => spam_out(15),
      I2 => sel0(1),
      I3 => \^spam_din\(15),
      I4 => sel0(0),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(15),
      I1 => slv_reg6(15),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(15),
      O => \axi_rdata[15]_i_5_n_0\
    );
\axi_rdata[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(15),
      I1 => slv_reg10(15),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(15),
      O => \axi_rdata[15]_i_6_n_0\
    );
\axi_rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(15),
      I1 => slv_reg14(15),
      I2 => sel0(1),
      I3 => slv_reg13(15),
      I4 => sel0(0),
      I5 => slv_reg12(15),
      O => \axi_rdata[15]_i_7_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(16),
      I1 => spam_out(16),
      I2 => sel0(1),
      I3 => \^spam_din\(16),
      I4 => sel0(0),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(16),
      I1 => slv_reg6(16),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(16),
      O => \axi_rdata[16]_i_5_n_0\
    );
\axi_rdata[16]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(16),
      I1 => slv_reg10(16),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(16),
      O => \axi_rdata[16]_i_6_n_0\
    );
\axi_rdata[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(16),
      I1 => slv_reg14(16),
      I2 => sel0(1),
      I3 => slv_reg13(16),
      I4 => sel0(0),
      I5 => slv_reg12(16),
      O => \axi_rdata[16]_i_7_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(17),
      I1 => spam_out(17),
      I2 => sel0(1),
      I3 => \^spam_din\(17),
      I4 => sel0(0),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(17),
      I1 => slv_reg6(17),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(17),
      O => \axi_rdata[17]_i_5_n_0\
    );
\axi_rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(17),
      I1 => slv_reg10(17),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(17),
      O => \axi_rdata[17]_i_6_n_0\
    );
\axi_rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(17),
      I1 => slv_reg14(17),
      I2 => sel0(1),
      I3 => slv_reg13(17),
      I4 => sel0(0),
      I5 => slv_reg12(17),
      O => \axi_rdata[17]_i_7_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(18),
      I1 => spam_out(18),
      I2 => sel0(1),
      I3 => \^spam_din\(18),
      I4 => sel0(0),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[18]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(18),
      I1 => slv_reg6(18),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(18),
      O => \axi_rdata[18]_i_5_n_0\
    );
\axi_rdata[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(18),
      I1 => slv_reg10(18),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(18),
      O => \axi_rdata[18]_i_6_n_0\
    );
\axi_rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(18),
      I1 => slv_reg14(18),
      I2 => sel0(1),
      I3 => slv_reg13(18),
      I4 => sel0(0),
      I5 => slv_reg12(18),
      O => \axi_rdata[18]_i_7_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(19),
      I1 => spam_out(19),
      I2 => sel0(1),
      I3 => \^spam_din\(19),
      I4 => sel0(0),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(19),
      I1 => slv_reg6(19),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(19),
      O => \axi_rdata[19]_i_5_n_0\
    );
\axi_rdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(19),
      I1 => slv_reg10(19),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(19),
      O => \axi_rdata[19]_i_6_n_0\
    );
\axi_rdata[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(19),
      I1 => slv_reg14(19),
      I2 => sel0(1),
      I3 => slv_reg13(19),
      I4 => sel0(0),
      I5 => slv_reg12(19),
      O => \axi_rdata[19]_i_7_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(1),
      I1 => spam_out(1),
      I2 => sel0(1),
      I3 => \^spam_din\(1),
      I4 => sel0(0),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(1),
      I1 => slv_reg6(1),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(1),
      O => \axi_rdata[1]_i_5_n_0\
    );
\axi_rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(1),
      I1 => slv_reg10(1),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(1),
      O => \axi_rdata[1]_i_6_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(1),
      I1 => slv_reg14(1),
      I2 => sel0(1),
      I3 => slv_reg13(1),
      I4 => sel0(0),
      I5 => slv_reg12(1),
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(20),
      I1 => spam_out(20),
      I2 => sel0(1),
      I3 => \^spam_din\(20),
      I4 => sel0(0),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(20),
      I1 => slv_reg6(20),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(20),
      O => \axi_rdata[20]_i_5_n_0\
    );
\axi_rdata[20]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(20),
      I1 => slv_reg10(20),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(20),
      O => \axi_rdata[20]_i_6_n_0\
    );
\axi_rdata[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(20),
      I1 => slv_reg14(20),
      I2 => sel0(1),
      I3 => slv_reg13(20),
      I4 => sel0(0),
      I5 => slv_reg12(20),
      O => \axi_rdata[20]_i_7_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(21),
      I1 => spam_out(21),
      I2 => sel0(1),
      I3 => \^spam_din\(21),
      I4 => sel0(0),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(21),
      I1 => slv_reg6(21),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(21),
      O => \axi_rdata[21]_i_5_n_0\
    );
\axi_rdata[21]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(21),
      I1 => slv_reg10(21),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(21),
      O => \axi_rdata[21]_i_6_n_0\
    );
\axi_rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(21),
      I1 => slv_reg14(21),
      I2 => sel0(1),
      I3 => slv_reg13(21),
      I4 => sel0(0),
      I5 => slv_reg12(21),
      O => \axi_rdata[21]_i_7_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(22),
      I1 => spam_out(22),
      I2 => sel0(1),
      I3 => \^spam_din\(22),
      I4 => sel0(0),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(22),
      I1 => slv_reg6(22),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(22),
      O => \axi_rdata[22]_i_5_n_0\
    );
\axi_rdata[22]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(22),
      I1 => slv_reg10(22),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(22),
      O => \axi_rdata[22]_i_6_n_0\
    );
\axi_rdata[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(22),
      I1 => slv_reg14(22),
      I2 => sel0(1),
      I3 => slv_reg13(22),
      I4 => sel0(0),
      I5 => slv_reg12(22),
      O => \axi_rdata[22]_i_7_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(23),
      I1 => spam_out(23),
      I2 => sel0(1),
      I3 => \^spam_din\(23),
      I4 => sel0(0),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(23),
      I1 => slv_reg6(23),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(23),
      O => \axi_rdata[23]_i_5_n_0\
    );
\axi_rdata[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(23),
      I1 => slv_reg10(23),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(23),
      O => \axi_rdata[23]_i_6_n_0\
    );
\axi_rdata[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(23),
      I1 => slv_reg14(23),
      I2 => sel0(1),
      I3 => slv_reg13(23),
      I4 => sel0(0),
      I5 => slv_reg12(23),
      O => \axi_rdata[23]_i_7_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(24),
      I1 => spam_out(24),
      I2 => sel0(1),
      I3 => \^spam_din\(24),
      I4 => sel0(0),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(24),
      I1 => slv_reg6(24),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(24),
      O => \axi_rdata[24]_i_5_n_0\
    );
\axi_rdata[24]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(24),
      I1 => slv_reg10(24),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(24),
      O => \axi_rdata[24]_i_6_n_0\
    );
\axi_rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(24),
      I1 => slv_reg14(24),
      I2 => sel0(1),
      I3 => slv_reg13(24),
      I4 => sel0(0),
      I5 => slv_reg12(24),
      O => \axi_rdata[24]_i_7_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(25),
      I1 => spam_out(25),
      I2 => sel0(1),
      I3 => \^spam_din\(25),
      I4 => sel0(0),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(25),
      I1 => slv_reg6(25),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(25),
      O => \axi_rdata[25]_i_5_n_0\
    );
\axi_rdata[25]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(25),
      I1 => slv_reg10(25),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(25),
      O => \axi_rdata[25]_i_6_n_0\
    );
\axi_rdata[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(25),
      I1 => slv_reg14(25),
      I2 => sel0(1),
      I3 => slv_reg13(25),
      I4 => sel0(0),
      I5 => slv_reg12(25),
      O => \axi_rdata[25]_i_7_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(26),
      I1 => spam_out(26),
      I2 => sel0(1),
      I3 => \^spam_din\(26),
      I4 => sel0(0),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[26]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(26),
      I1 => slv_reg6(26),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(26),
      O => \axi_rdata[26]_i_5_n_0\
    );
\axi_rdata[26]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(26),
      I1 => slv_reg10(26),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(26),
      O => \axi_rdata[26]_i_6_n_0\
    );
\axi_rdata[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(26),
      I1 => slv_reg14(26),
      I2 => sel0(1),
      I3 => slv_reg13(26),
      I4 => sel0(0),
      I5 => slv_reg12(26),
      O => \axi_rdata[26]_i_7_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(27),
      I1 => spam_out(27),
      I2 => sel0(1),
      I3 => \^spam_din\(27),
      I4 => sel0(0),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(27),
      I1 => slv_reg6(27),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(27),
      O => \axi_rdata[27]_i_5_n_0\
    );
\axi_rdata[27]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(27),
      I1 => slv_reg10(27),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(27),
      O => \axi_rdata[27]_i_6_n_0\
    );
\axi_rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(27),
      I1 => slv_reg14(27),
      I2 => sel0(1),
      I3 => slv_reg13(27),
      I4 => sel0(0),
      I5 => slv_reg12(27),
      O => \axi_rdata[27]_i_7_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(28),
      I1 => spam_out(28),
      I2 => sel0(1),
      I3 => \^spam_din\(28),
      I4 => sel0(0),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(28),
      I1 => slv_reg6(28),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(28),
      O => \axi_rdata[28]_i_5_n_0\
    );
\axi_rdata[28]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(28),
      I1 => slv_reg10(28),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(28),
      O => \axi_rdata[28]_i_6_n_0\
    );
\axi_rdata[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(28),
      I1 => slv_reg14(28),
      I2 => sel0(1),
      I3 => slv_reg13(28),
      I4 => sel0(0),
      I5 => slv_reg12(28),
      O => \axi_rdata[28]_i_7_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(29),
      I1 => spam_out(29),
      I2 => sel0(1),
      I3 => \^spam_din\(29),
      I4 => sel0(0),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(29),
      I1 => slv_reg6(29),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(29),
      O => \axi_rdata[29]_i_5_n_0\
    );
\axi_rdata[29]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(29),
      I1 => slv_reg10(29),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(29),
      O => \axi_rdata[29]_i_6_n_0\
    );
\axi_rdata[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(29),
      I1 => slv_reg14(29),
      I2 => sel0(1),
      I3 => slv_reg13(29),
      I4 => sel0(0),
      I5 => slv_reg12(29),
      O => \axi_rdata[29]_i_7_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(2),
      I1 => spam_out(2),
      I2 => sel0(1),
      I3 => \^spam_din\(2),
      I4 => sel0(0),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(2),
      I1 => slv_reg6(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(2),
      O => \axi_rdata[2]_i_5_n_0\
    );
\axi_rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(2),
      I1 => slv_reg10(2),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(2),
      O => \axi_rdata[2]_i_6_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(2),
      I1 => slv_reg14(2),
      I2 => sel0(1),
      I3 => slv_reg13(2),
      I4 => sel0(0),
      I5 => slv_reg12(2),
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(30),
      I1 => spam_out(30),
      I2 => sel0(1),
      I3 => \^spam_din\(30),
      I4 => sel0(0),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[30]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(30),
      I1 => slv_reg6(30),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(30),
      O => \axi_rdata[30]_i_5_n_0\
    );
\axi_rdata[30]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(30),
      I1 => slv_reg10(30),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(30),
      O => \axi_rdata[30]_i_6_n_0\
    );
\axi_rdata[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(30),
      I1 => slv_reg14(30),
      I2 => sel0(1),
      I3 => slv_reg13(30),
      I4 => sel0(0),
      I5 => slv_reg12(30),
      O => \axi_rdata[30]_i_7_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S_AXI_ARVALID,
      I1 => \^s_axi_rvalid\,
      I2 => \^s_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(31),
      I1 => spam_out(31),
      I2 => sel0(1),
      I3 => \^spam_din\(31),
      I4 => sel0(0),
      O => \axi_rdata[31]_i_5_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(31),
      I1 => slv_reg6(31),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(31),
      I1 => slv_reg10(31),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(31),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(31),
      I1 => slv_reg14(31),
      I2 => sel0(1),
      I3 => slv_reg13(31),
      I4 => sel0(0),
      I5 => slv_reg12(31),
      O => \axi_rdata[31]_i_8_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(3),
      I1 => spam_out(3),
      I2 => sel0(1),
      I3 => \^spam_din\(3),
      I4 => sel0(0),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(3),
      I1 => slv_reg6(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(3),
      O => \axi_rdata[3]_i_5_n_0\
    );
\axi_rdata[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(3),
      I1 => slv_reg10(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(3),
      O => \axi_rdata[3]_i_6_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(3),
      I1 => slv_reg14(3),
      I2 => sel0(1),
      I3 => slv_reg13(3),
      I4 => sel0(0),
      I5 => slv_reg12(3),
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(4),
      I1 => spam_out(4),
      I2 => sel0(1),
      I3 => \^spam_din\(4),
      I4 => sel0(0),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(4),
      I1 => slv_reg6(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(4),
      O => \axi_rdata[4]_i_5_n_0\
    );
\axi_rdata[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(4),
      I1 => slv_reg10(4),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(4),
      O => \axi_rdata[4]_i_6_n_0\
    );
\axi_rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(4),
      I1 => slv_reg14(4),
      I2 => sel0(1),
      I3 => slv_reg13(4),
      I4 => sel0(0),
      I5 => slv_reg12(4),
      O => \axi_rdata[4]_i_7_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(5),
      I1 => spam_out(5),
      I2 => sel0(1),
      I3 => \^spam_din\(5),
      I4 => sel0(0),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(5),
      I1 => slv_reg6(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(5),
      O => \axi_rdata[5]_i_5_n_0\
    );
\axi_rdata[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(5),
      I1 => slv_reg10(5),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(5),
      O => \axi_rdata[5]_i_6_n_0\
    );
\axi_rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(5),
      I1 => slv_reg14(5),
      I2 => sel0(1),
      I3 => slv_reg13(5),
      I4 => sel0(0),
      I5 => slv_reg12(5),
      O => \axi_rdata[5]_i_7_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(6),
      I1 => spam_out(6),
      I2 => sel0(1),
      I3 => \^spam_din\(6),
      I4 => sel0(0),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(6),
      I1 => slv_reg6(6),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(6),
      O => \axi_rdata[6]_i_5_n_0\
    );
\axi_rdata[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(6),
      I1 => slv_reg10(6),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(6),
      O => \axi_rdata[6]_i_6_n_0\
    );
\axi_rdata[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(6),
      I1 => slv_reg14(6),
      I2 => sel0(1),
      I3 => slv_reg13(6),
      I4 => sel0(0),
      I5 => slv_reg12(6),
      O => \axi_rdata[6]_i_7_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(7),
      I1 => spam_out(7),
      I2 => sel0(1),
      I3 => \^spam_din\(7),
      I4 => sel0(0),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(7),
      I1 => slv_reg6(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(7),
      O => \axi_rdata[7]_i_5_n_0\
    );
\axi_rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(7),
      I1 => slv_reg10(7),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(7),
      O => \axi_rdata[7]_i_6_n_0\
    );
\axi_rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(7),
      I1 => slv_reg14(7),
      I2 => sel0(1),
      I3 => slv_reg13(7),
      I4 => sel0(0),
      I5 => slv_reg12(7),
      O => \axi_rdata[7]_i_7_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(8),
      I1 => spam_out(8),
      I2 => sel0(1),
      I3 => \^spam_din\(8),
      I4 => sel0(0),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(8),
      I1 => slv_reg6(8),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(8),
      O => \axi_rdata[8]_i_5_n_0\
    );
\axi_rdata[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(8),
      I1 => slv_reg10(8),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(8),
      O => \axi_rdata[8]_i_6_n_0\
    );
\axi_rdata[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(8),
      I1 => slv_reg14(8),
      I2 => sel0(1),
      I3 => slv_reg13(8),
      I4 => sel0(0),
      I5 => slv_reg12(8),
      O => \axi_rdata[8]_i_7_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A0CFC0"
    )
        port map (
      I0 => slv_reg3(9),
      I1 => spam_out(9),
      I2 => sel0(1),
      I3 => \^spam_din\(9),
      I4 => sel0(0),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg7(9),
      I1 => slv_reg6(9),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => ham_out(9),
      O => \axi_rdata[9]_i_5_n_0\
    );
\axi_rdata[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => slv_reg11(9),
      I1 => slv_reg10(9),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => slv_reg9(9),
      O => \axi_rdata[9]_i_6_n_0\
    );
\axi_rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => slv_reg15(9),
      I1 => slv_reg14(9),
      I2 => sel0(1),
      I3 => slv_reg13(9),
      I4 => sel0(0),
      I5 => slv_reg12(9),
      O => \axi_rdata[9]_i_7_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => S_AXI_RDATA(0),
      R => \p_0_in__0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[0]_i_2_n_0\,
      I1 => \axi_rdata_reg[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(3)
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_4_n_0\,
      I1 => \axi_rdata[0]_i_5_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_6_n_0\,
      I1 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata_reg[0]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => S_AXI_RDATA(10),
      R => \p_0_in__0\
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[10]_i_2_n_0\,
      I1 => \axi_rdata_reg[10]_i_3_n_0\,
      O => reg_data_out(10),
      S => sel0(3)
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_4_n_0\,
      I1 => \axi_rdata[10]_i_5_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_6_n_0\,
      I1 => \axi_rdata[10]_i_7_n_0\,
      O => \axi_rdata_reg[10]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => S_AXI_RDATA(11),
      R => \p_0_in__0\
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[11]_i_2_n_0\,
      I1 => \axi_rdata_reg[11]_i_3_n_0\,
      O => reg_data_out(11),
      S => sel0(3)
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_4_n_0\,
      I1 => \axi_rdata[11]_i_5_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_6_n_0\,
      I1 => \axi_rdata[11]_i_7_n_0\,
      O => \axi_rdata_reg[11]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => S_AXI_RDATA(12),
      R => \p_0_in__0\
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[12]_i_2_n_0\,
      I1 => \axi_rdata_reg[12]_i_3_n_0\,
      O => reg_data_out(12),
      S => sel0(3)
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_4_n_0\,
      I1 => \axi_rdata[12]_i_5_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_6_n_0\,
      I1 => \axi_rdata[12]_i_7_n_0\,
      O => \axi_rdata_reg[12]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => S_AXI_RDATA(13),
      R => \p_0_in__0\
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[13]_i_2_n_0\,
      I1 => \axi_rdata_reg[13]_i_3_n_0\,
      O => reg_data_out(13),
      S => sel0(3)
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_4_n_0\,
      I1 => \axi_rdata[13]_i_5_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_6_n_0\,
      I1 => \axi_rdata[13]_i_7_n_0\,
      O => \axi_rdata_reg[13]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => S_AXI_RDATA(14),
      R => \p_0_in__0\
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[14]_i_2_n_0\,
      I1 => \axi_rdata_reg[14]_i_3_n_0\,
      O => reg_data_out(14),
      S => sel0(3)
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_4_n_0\,
      I1 => \axi_rdata[14]_i_5_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_6_n_0\,
      I1 => \axi_rdata[14]_i_7_n_0\,
      O => \axi_rdata_reg[14]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => S_AXI_RDATA(15),
      R => \p_0_in__0\
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[15]_i_2_n_0\,
      I1 => \axi_rdata_reg[15]_i_3_n_0\,
      O => reg_data_out(15),
      S => sel0(3)
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_4_n_0\,
      I1 => \axi_rdata[15]_i_5_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_6_n_0\,
      I1 => \axi_rdata[15]_i_7_n_0\,
      O => \axi_rdata_reg[15]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => S_AXI_RDATA(16),
      R => \p_0_in__0\
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[16]_i_2_n_0\,
      I1 => \axi_rdata_reg[16]_i_3_n_0\,
      O => reg_data_out(16),
      S => sel0(3)
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_4_n_0\,
      I1 => \axi_rdata[16]_i_5_n_0\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_6_n_0\,
      I1 => \axi_rdata[16]_i_7_n_0\,
      O => \axi_rdata_reg[16]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => S_AXI_RDATA(17),
      R => \p_0_in__0\
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[17]_i_2_n_0\,
      I1 => \axi_rdata_reg[17]_i_3_n_0\,
      O => reg_data_out(17),
      S => sel0(3)
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_4_n_0\,
      I1 => \axi_rdata[17]_i_5_n_0\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_6_n_0\,
      I1 => \axi_rdata[17]_i_7_n_0\,
      O => \axi_rdata_reg[17]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => S_AXI_RDATA(18),
      R => \p_0_in__0\
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[18]_i_2_n_0\,
      I1 => \axi_rdata_reg[18]_i_3_n_0\,
      O => reg_data_out(18),
      S => sel0(3)
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_4_n_0\,
      I1 => \axi_rdata[18]_i_5_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_6_n_0\,
      I1 => \axi_rdata[18]_i_7_n_0\,
      O => \axi_rdata_reg[18]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => S_AXI_RDATA(19),
      R => \p_0_in__0\
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[19]_i_2_n_0\,
      I1 => \axi_rdata_reg[19]_i_3_n_0\,
      O => reg_data_out(19),
      S => sel0(3)
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_4_n_0\,
      I1 => \axi_rdata[19]_i_5_n_0\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_6_n_0\,
      I1 => \axi_rdata[19]_i_7_n_0\,
      O => \axi_rdata_reg[19]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => S_AXI_RDATA(1),
      R => \p_0_in__0\
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[1]_i_2_n_0\,
      I1 => \axi_rdata_reg[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(3)
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_4_n_0\,
      I1 => \axi_rdata[1]_i_5_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_6_n_0\,
      I1 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata_reg[1]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => S_AXI_RDATA(20),
      R => \p_0_in__0\
    );
\axi_rdata_reg[20]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[20]_i_2_n_0\,
      I1 => \axi_rdata_reg[20]_i_3_n_0\,
      O => reg_data_out(20),
      S => sel0(3)
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_4_n_0\,
      I1 => \axi_rdata[20]_i_5_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_6_n_0\,
      I1 => \axi_rdata[20]_i_7_n_0\,
      O => \axi_rdata_reg[20]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => S_AXI_RDATA(21),
      R => \p_0_in__0\
    );
\axi_rdata_reg[21]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[21]_i_2_n_0\,
      I1 => \axi_rdata_reg[21]_i_3_n_0\,
      O => reg_data_out(21),
      S => sel0(3)
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_4_n_0\,
      I1 => \axi_rdata[21]_i_5_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_6_n_0\,
      I1 => \axi_rdata[21]_i_7_n_0\,
      O => \axi_rdata_reg[21]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => S_AXI_RDATA(22),
      R => \p_0_in__0\
    );
\axi_rdata_reg[22]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[22]_i_2_n_0\,
      I1 => \axi_rdata_reg[22]_i_3_n_0\,
      O => reg_data_out(22),
      S => sel0(3)
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_4_n_0\,
      I1 => \axi_rdata[22]_i_5_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_6_n_0\,
      I1 => \axi_rdata[22]_i_7_n_0\,
      O => \axi_rdata_reg[22]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => S_AXI_RDATA(23),
      R => \p_0_in__0\
    );
\axi_rdata_reg[23]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[23]_i_2_n_0\,
      I1 => \axi_rdata_reg[23]_i_3_n_0\,
      O => reg_data_out(23),
      S => sel0(3)
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_4_n_0\,
      I1 => \axi_rdata[23]_i_5_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_6_n_0\,
      I1 => \axi_rdata[23]_i_7_n_0\,
      O => \axi_rdata_reg[23]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => S_AXI_RDATA(24),
      R => \p_0_in__0\
    );
\axi_rdata_reg[24]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[24]_i_2_n_0\,
      I1 => \axi_rdata_reg[24]_i_3_n_0\,
      O => reg_data_out(24),
      S => sel0(3)
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_4_n_0\,
      I1 => \axi_rdata[24]_i_5_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_6_n_0\,
      I1 => \axi_rdata[24]_i_7_n_0\,
      O => \axi_rdata_reg[24]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => S_AXI_RDATA(25),
      R => \p_0_in__0\
    );
\axi_rdata_reg[25]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[25]_i_2_n_0\,
      I1 => \axi_rdata_reg[25]_i_3_n_0\,
      O => reg_data_out(25),
      S => sel0(3)
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_4_n_0\,
      I1 => \axi_rdata[25]_i_5_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_6_n_0\,
      I1 => \axi_rdata[25]_i_7_n_0\,
      O => \axi_rdata_reg[25]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => S_AXI_RDATA(26),
      R => \p_0_in__0\
    );
\axi_rdata_reg[26]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[26]_i_2_n_0\,
      I1 => \axi_rdata_reg[26]_i_3_n_0\,
      O => reg_data_out(26),
      S => sel0(3)
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_4_n_0\,
      I1 => \axi_rdata[26]_i_5_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_6_n_0\,
      I1 => \axi_rdata[26]_i_7_n_0\,
      O => \axi_rdata_reg[26]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => S_AXI_RDATA(27),
      R => \p_0_in__0\
    );
\axi_rdata_reg[27]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[27]_i_2_n_0\,
      I1 => \axi_rdata_reg[27]_i_3_n_0\,
      O => reg_data_out(27),
      S => sel0(3)
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_4_n_0\,
      I1 => \axi_rdata[27]_i_5_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_6_n_0\,
      I1 => \axi_rdata[27]_i_7_n_0\,
      O => \axi_rdata_reg[27]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => S_AXI_RDATA(28),
      R => \p_0_in__0\
    );
\axi_rdata_reg[28]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[28]_i_2_n_0\,
      I1 => \axi_rdata_reg[28]_i_3_n_0\,
      O => reg_data_out(28),
      S => sel0(3)
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_4_n_0\,
      I1 => \axi_rdata[28]_i_5_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_6_n_0\,
      I1 => \axi_rdata[28]_i_7_n_0\,
      O => \axi_rdata_reg[28]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => S_AXI_RDATA(29),
      R => \p_0_in__0\
    );
\axi_rdata_reg[29]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[29]_i_2_n_0\,
      I1 => \axi_rdata_reg[29]_i_3_n_0\,
      O => reg_data_out(29),
      S => sel0(3)
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_4_n_0\,
      I1 => \axi_rdata[29]_i_5_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_6_n_0\,
      I1 => \axi_rdata[29]_i_7_n_0\,
      O => \axi_rdata_reg[29]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => S_AXI_RDATA(2),
      R => \p_0_in__0\
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[2]_i_2_n_0\,
      I1 => \axi_rdata_reg[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(3)
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_4_n_0\,
      I1 => \axi_rdata[2]_i_5_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_6_n_0\,
      I1 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata_reg[2]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => S_AXI_RDATA(30),
      R => \p_0_in__0\
    );
\axi_rdata_reg[30]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[30]_i_2_n_0\,
      I1 => \axi_rdata_reg[30]_i_3_n_0\,
      O => reg_data_out(30),
      S => sel0(3)
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_4_n_0\,
      I1 => \axi_rdata[30]_i_5_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_6_n_0\,
      I1 => \axi_rdata[30]_i_7_n_0\,
      O => \axi_rdata_reg[30]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => S_AXI_RDATA(31),
      R => \p_0_in__0\
    );
\axi_rdata_reg[31]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[31]_i_3_n_0\,
      I1 => \axi_rdata_reg[31]_i_4_n_0\,
      O => reg_data_out(31),
      S => sel0(3)
    );
\axi_rdata_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_5_n_0\,
      I1 => \axi_rdata[31]_i_6_n_0\,
      O => \axi_rdata_reg[31]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_7_n_0\,
      I1 => \axi_rdata[31]_i_8_n_0\,
      O => \axi_rdata_reg[31]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => S_AXI_RDATA(3),
      R => \p_0_in__0\
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[3]_i_2_n_0\,
      I1 => \axi_rdata_reg[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(3)
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_4_n_0\,
      I1 => \axi_rdata[3]_i_5_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_6_n_0\,
      I1 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata_reg[3]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => S_AXI_RDATA(4),
      R => \p_0_in__0\
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[4]_i_2_n_0\,
      I1 => \axi_rdata_reg[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => sel0(3)
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_4_n_0\,
      I1 => \axi_rdata[4]_i_5_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_6_n_0\,
      I1 => \axi_rdata[4]_i_7_n_0\,
      O => \axi_rdata_reg[4]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => S_AXI_RDATA(5),
      R => \p_0_in__0\
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[5]_i_2_n_0\,
      I1 => \axi_rdata_reg[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => sel0(3)
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_4_n_0\,
      I1 => \axi_rdata[5]_i_5_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_6_n_0\,
      I1 => \axi_rdata[5]_i_7_n_0\,
      O => \axi_rdata_reg[5]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => S_AXI_RDATA(6),
      R => \p_0_in__0\
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[6]_i_2_n_0\,
      I1 => \axi_rdata_reg[6]_i_3_n_0\,
      O => reg_data_out(6),
      S => sel0(3)
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_4_n_0\,
      I1 => \axi_rdata[6]_i_5_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_6_n_0\,
      I1 => \axi_rdata[6]_i_7_n_0\,
      O => \axi_rdata_reg[6]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => S_AXI_RDATA(7),
      R => \p_0_in__0\
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[7]_i_2_n_0\,
      I1 => \axi_rdata_reg[7]_i_3_n_0\,
      O => reg_data_out(7),
      S => sel0(3)
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_4_n_0\,
      I1 => \axi_rdata[7]_i_5_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_6_n_0\,
      I1 => \axi_rdata[7]_i_7_n_0\,
      O => \axi_rdata_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => S_AXI_RDATA(8),
      R => \p_0_in__0\
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[8]_i_2_n_0\,
      I1 => \axi_rdata_reg[8]_i_3_n_0\,
      O => reg_data_out(8),
      S => sel0(3)
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_4_n_0\,
      I1 => \axi_rdata[8]_i_5_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_6_n_0\,
      I1 => \axi_rdata[8]_i_7_n_0\,
      O => \axi_rdata_reg[8]_i_3_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => S_AXI_RDATA(9),
      R => \p_0_in__0\
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \axi_rdata_reg[9]_i_2_n_0\,
      I1 => \axi_rdata_reg[9]_i_3_n_0\,
      O => reg_data_out(9),
      S => sel0(3)
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_4_n_0\,
      I1 => \axi_rdata[9]_i_5_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_6_n_0\,
      I1 => \axi_rdata[9]_i_7_n_0\,
      O => \axi_rdata_reg[9]_i_3_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s_axi_arready\,
      I1 => S_AXI_ARVALID,
      I2 => \^s_axi_rvalid\,
      I3 => S_AXI_RREADY,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => \p_0_in__0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => S_AXI_AWVALID,
      I1 => S_AXI_WVALID,
      I2 => \^s_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => axi_wready0,
      Q => \^s_axi_wready\,
      R => \p_0_in__0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => S_AXI_WSTRB(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => S_AXI_WSTRB(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ARESETN,
      O => \p_0_in__0\
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => S_AXI_WSTRB(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s_axi_wready\,
      I1 => \^s_axi_awready\,
      I2 => S_AXI_AWVALID,
      I3 => S_AXI_WVALID,
      O => slv_reg_wren
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => S_AXI_WSTRB(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(0),
      Q => \^spam_din\(0),
      R => \p_0_in__0\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(10),
      Q => \^spam_din\(10),
      R => \p_0_in__0\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(11),
      Q => \^spam_din\(11),
      R => \p_0_in__0\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(12),
      Q => \^spam_din\(12),
      R => \p_0_in__0\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(13),
      Q => \^spam_din\(13),
      R => \p_0_in__0\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(14),
      Q => \^spam_din\(14),
      R => \p_0_in__0\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(15),
      Q => \^spam_din\(15),
      R => \p_0_in__0\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(16),
      Q => \^spam_din\(16),
      R => \p_0_in__0\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(17),
      Q => \^spam_din\(17),
      R => \p_0_in__0\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(18),
      Q => \^spam_din\(18),
      R => \p_0_in__0\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(19),
      Q => \^spam_din\(19),
      R => \p_0_in__0\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(1),
      Q => \^spam_din\(1),
      R => \p_0_in__0\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(20),
      Q => \^spam_din\(20),
      R => \p_0_in__0\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(21),
      Q => \^spam_din\(21),
      R => \p_0_in__0\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(22),
      Q => \^spam_din\(22),
      R => \p_0_in__0\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(23),
      D => S_AXI_WDATA(23),
      Q => \^spam_din\(23),
      R => \p_0_in__0\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(24),
      Q => \^spam_din\(24),
      R => \p_0_in__0\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(25),
      Q => \^spam_din\(25),
      R => \p_0_in__0\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(26),
      Q => \^spam_din\(26),
      R => \p_0_in__0\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(27),
      Q => \^spam_din\(27),
      R => \p_0_in__0\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(28),
      Q => \^spam_din\(28),
      R => \p_0_in__0\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(29),
      Q => \^spam_din\(29),
      R => \p_0_in__0\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(2),
      Q => \^spam_din\(2),
      R => \p_0_in__0\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(30),
      Q => \^spam_din\(30),
      R => \p_0_in__0\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(31),
      D => S_AXI_WDATA(31),
      Q => \^spam_din\(31),
      R => \p_0_in__0\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(3),
      Q => \^spam_din\(3),
      R => \p_0_in__0\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(4),
      Q => \^spam_din\(4),
      R => \p_0_in__0\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(5),
      Q => \^spam_din\(5),
      R => \p_0_in__0\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(6),
      Q => \^spam_din\(6),
      R => \p_0_in__0\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(7),
      D => S_AXI_WDATA(7),
      Q => \^spam_din\(7),
      R => \p_0_in__0\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(8),
      Q => \^spam_din\(8),
      R => \p_0_in__0\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => p_1_in(15),
      D => S_AXI_WDATA(9),
      Q => \^spam_din\(9),
      R => \p_0_in__0\
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(1),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(0),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg10(0),
      R => \p_0_in__0\
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg10(10),
      R => \p_0_in__0\
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg10(11),
      R => \p_0_in__0\
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg10(12),
      R => \p_0_in__0\
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg10(13),
      R => \p_0_in__0\
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg10(14),
      R => \p_0_in__0\
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg10(15),
      R => \p_0_in__0\
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg10(16),
      R => \p_0_in__0\
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg10(17),
      R => \p_0_in__0\
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg10(18),
      R => \p_0_in__0\
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg10(19),
      R => \p_0_in__0\
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg10(1),
      R => \p_0_in__0\
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg10(20),
      R => \p_0_in__0\
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg10(21),
      R => \p_0_in__0\
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg10(22),
      R => \p_0_in__0\
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg10(23),
      R => \p_0_in__0\
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg10(24),
      R => \p_0_in__0\
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg10(25),
      R => \p_0_in__0\
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg10(26),
      R => \p_0_in__0\
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg10(27),
      R => \p_0_in__0\
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg10(28),
      R => \p_0_in__0\
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg10(29),
      R => \p_0_in__0\
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg10(2),
      R => \p_0_in__0\
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg10(30),
      R => \p_0_in__0\
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg10(31),
      R => \p_0_in__0\
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg10(3),
      R => \p_0_in__0\
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg10(4),
      R => \p_0_in__0\
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg10(5),
      R => \p_0_in__0\
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg10(6),
      R => \p_0_in__0\
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg10(7),
      R => \p_0_in__0\
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg10(8),
      R => \p_0_in__0\
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg10(9),
      R => \p_0_in__0\
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg11(0),
      R => \p_0_in__0\
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg11(10),
      R => \p_0_in__0\
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg11(11),
      R => \p_0_in__0\
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg11(12),
      R => \p_0_in__0\
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg11(13),
      R => \p_0_in__0\
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg11(14),
      R => \p_0_in__0\
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg11(15),
      R => \p_0_in__0\
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg11(16),
      R => \p_0_in__0\
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg11(17),
      R => \p_0_in__0\
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg11(18),
      R => \p_0_in__0\
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg11(19),
      R => \p_0_in__0\
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg11(1),
      R => \p_0_in__0\
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg11(20),
      R => \p_0_in__0\
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg11(21),
      R => \p_0_in__0\
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg11(22),
      R => \p_0_in__0\
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg11(23),
      R => \p_0_in__0\
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg11(24),
      R => \p_0_in__0\
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg11(25),
      R => \p_0_in__0\
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg11(26),
      R => \p_0_in__0\
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg11(27),
      R => \p_0_in__0\
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg11(28),
      R => \p_0_in__0\
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg11(29),
      R => \p_0_in__0\
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg11(2),
      R => \p_0_in__0\
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg11(30),
      R => \p_0_in__0\
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg11(31),
      R => \p_0_in__0\
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg11(3),
      R => \p_0_in__0\
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg11(4),
      R => \p_0_in__0\
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg11(5),
      R => \p_0_in__0\
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg11(6),
      R => \p_0_in__0\
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg11(7),
      R => \p_0_in__0\
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg11(8),
      R => \p_0_in__0\
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg11(9),
      R => \p_0_in__0\
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(1),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(2),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => S_AXI_WSTRB(0),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg12(0),
      R => \p_0_in__0\
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg12(10),
      R => \p_0_in__0\
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg12(11),
      R => \p_0_in__0\
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg12(12),
      R => \p_0_in__0\
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg12(13),
      R => \p_0_in__0\
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg12(14),
      R => \p_0_in__0\
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg12(15),
      R => \p_0_in__0\
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg12(16),
      R => \p_0_in__0\
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg12(17),
      R => \p_0_in__0\
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg12(18),
      R => \p_0_in__0\
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg12(19),
      R => \p_0_in__0\
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg12(1),
      R => \p_0_in__0\
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg12(20),
      R => \p_0_in__0\
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg12(21),
      R => \p_0_in__0\
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg12(22),
      R => \p_0_in__0\
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg12(23),
      R => \p_0_in__0\
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg12(24),
      R => \p_0_in__0\
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg12(25),
      R => \p_0_in__0\
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg12(26),
      R => \p_0_in__0\
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg12(27),
      R => \p_0_in__0\
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg12(28),
      R => \p_0_in__0\
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg12(29),
      R => \p_0_in__0\
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg12(2),
      R => \p_0_in__0\
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg12(30),
      R => \p_0_in__0\
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg12(31),
      R => \p_0_in__0\
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg12(3),
      R => \p_0_in__0\
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg12(4),
      R => \p_0_in__0\
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg12(5),
      R => \p_0_in__0\
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg12(6),
      R => \p_0_in__0\
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg12(7),
      R => \p_0_in__0\
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg12(8),
      R => \p_0_in__0\
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg12(9),
      R => \p_0_in__0\
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => S_AXI_WSTRB(1),
      I5 => p_0_in(1),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => S_AXI_WSTRB(2),
      I5 => p_0_in(1),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => S_AXI_WSTRB(3),
      I5 => p_0_in(1),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => S_AXI_WSTRB(0),
      I5 => p_0_in(1),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg13(0),
      R => \p_0_in__0\
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg13(10),
      R => \p_0_in__0\
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg13(11),
      R => \p_0_in__0\
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg13(12),
      R => \p_0_in__0\
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg13(13),
      R => \p_0_in__0\
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg13(14),
      R => \p_0_in__0\
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg13(15),
      R => \p_0_in__0\
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg13(16),
      R => \p_0_in__0\
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg13(17),
      R => \p_0_in__0\
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg13(18),
      R => \p_0_in__0\
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg13(19),
      R => \p_0_in__0\
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg13(1),
      R => \p_0_in__0\
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg13(20),
      R => \p_0_in__0\
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg13(21),
      R => \p_0_in__0\
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg13(22),
      R => \p_0_in__0\
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg13(23),
      R => \p_0_in__0\
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg13(24),
      R => \p_0_in__0\
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg13(25),
      R => \p_0_in__0\
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg13(26),
      R => \p_0_in__0\
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg13(27),
      R => \p_0_in__0\
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg13(28),
      R => \p_0_in__0\
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg13(29),
      R => \p_0_in__0\
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg13(2),
      R => \p_0_in__0\
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg13(30),
      R => \p_0_in__0\
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg13(31),
      R => \p_0_in__0\
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg13(3),
      R => \p_0_in__0\
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg13(4),
      R => \p_0_in__0\
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg13(5),
      R => \p_0_in__0\
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg13(6),
      R => \p_0_in__0\
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg13(7),
      R => \p_0_in__0\
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg13(8),
      R => \p_0_in__0\
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg13(9),
      R => \p_0_in__0\
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => S_AXI_WSTRB(1),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => S_AXI_WSTRB(2),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => S_AXI_WSTRB(3),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => S_AXI_WSTRB(0),
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg14(0),
      R => \p_0_in__0\
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg14(10),
      R => \p_0_in__0\
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg14(11),
      R => \p_0_in__0\
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg14(12),
      R => \p_0_in__0\
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg14(13),
      R => \p_0_in__0\
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg14(14),
      R => \p_0_in__0\
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg14(15),
      R => \p_0_in__0\
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg14(16),
      R => \p_0_in__0\
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg14(17),
      R => \p_0_in__0\
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg14(18),
      R => \p_0_in__0\
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg14(19),
      R => \p_0_in__0\
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg14(1),
      R => \p_0_in__0\
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg14(20),
      R => \p_0_in__0\
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg14(21),
      R => \p_0_in__0\
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg14(22),
      R => \p_0_in__0\
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg14(23),
      R => \p_0_in__0\
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg14(24),
      R => \p_0_in__0\
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg14(25),
      R => \p_0_in__0\
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg14(26),
      R => \p_0_in__0\
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg14(27),
      R => \p_0_in__0\
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg14(28),
      R => \p_0_in__0\
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg14(29),
      R => \p_0_in__0\
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg14(2),
      R => \p_0_in__0\
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg14(30),
      R => \p_0_in__0\
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg14(31),
      R => \p_0_in__0\
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg14(3),
      R => \p_0_in__0\
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg14(4),
      R => \p_0_in__0\
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg14(5),
      R => \p_0_in__0\
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg14(6),
      R => \p_0_in__0\
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg14(7),
      R => \p_0_in__0\
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg14(8),
      R => \p_0_in__0\
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg14(9),
      R => \p_0_in__0\
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg15(0),
      R => \p_0_in__0\
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg15(10),
      R => \p_0_in__0\
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg15(11),
      R => \p_0_in__0\
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg15(12),
      R => \p_0_in__0\
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg15(13),
      R => \p_0_in__0\
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg15(14),
      R => \p_0_in__0\
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg15(15),
      R => \p_0_in__0\
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg15(16),
      R => \p_0_in__0\
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg15(17),
      R => \p_0_in__0\
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg15(18),
      R => \p_0_in__0\
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg15(19),
      R => \p_0_in__0\
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg15(1),
      R => \p_0_in__0\
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg15(20),
      R => \p_0_in__0\
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg15(21),
      R => \p_0_in__0\
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg15(22),
      R => \p_0_in__0\
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg15(23),
      R => \p_0_in__0\
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg15(24),
      R => \p_0_in__0\
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg15(25),
      R => \p_0_in__0\
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg15(26),
      R => \p_0_in__0\
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg15(27),
      R => \p_0_in__0\
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg15(28),
      R => \p_0_in__0\
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg15(29),
      R => \p_0_in__0\
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg15(2),
      R => \p_0_in__0\
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg15(30),
      R => \p_0_in__0\
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg15(31),
      R => \p_0_in__0\
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg15(3),
      R => \p_0_in__0\
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg15(4),
      R => \p_0_in__0\
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg15(5),
      R => \p_0_in__0\
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg15(6),
      R => \p_0_in__0\
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg15(7),
      R => \p_0_in__0\
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg15(8),
      R => \p_0_in__0\
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg15(9),
      R => \p_0_in__0\
    );
\slv_reg1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAA8AA"
    )
        port map (
      I0 => \^spam_wr_en\,
      I1 => \slv_reg1[0]_i_2_n_0\,
      I2 => \slv_reg1[0]_i_3_n_0\,
      I3 => p_0_in(0),
      I4 => S_AXI_WDATA(0),
      I5 => \slv_reg1[0]_i_4_n_0\,
      O => \slv_reg1[0]_i_1_n_0\
    );
\slv_reg1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      O => \slv_reg1[0]_i_2_n_0\
    );
\slv_reg1[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => p_0_in(2),
      I1 => S_AXI_WSTRB(2),
      I2 => S_AXI_WSTRB(0),
      I3 => S_AXI_WSTRB(1),
      I4 => S_AXI_WSTRB(3),
      O => \slv_reg1[0]_i_3_n_0\
    );
\slv_reg1[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => S_AXI_ARESETN,
      I1 => S_AXI_WVALID,
      I2 => S_AXI_AWVALID,
      I3 => \^s_axi_awready\,
      I4 => \^s_axi_wready\,
      O => \slv_reg1[0]_i_4_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \slv_reg1[0]_i_1_n_0\,
      Q => \^spam_wr_en\,
      R => '0'
    );
\slv_reg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[0]_i_1_n_0\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => \^ham_din\,
      R => \p_0_in__0\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg3(10),
      R => \p_0_in__0\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg3(11),
      R => \p_0_in__0\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg3(12),
      R => \p_0_in__0\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg3(13),
      R => \p_0_in__0\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg3(14),
      R => \p_0_in__0\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg3(15),
      R => \p_0_in__0\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg3(16),
      R => \p_0_in__0\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg3(17),
      R => \p_0_in__0\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg3(18),
      R => \p_0_in__0\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg3(19),
      R => \p_0_in__0\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg3(1),
      R => \p_0_in__0\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg3(20),
      R => \p_0_in__0\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg3(21),
      R => \p_0_in__0\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg3(22),
      R => \p_0_in__0\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg3(23),
      R => \p_0_in__0\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg3(24),
      R => \p_0_in__0\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg3(25),
      R => \p_0_in__0\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg3(26),
      R => \p_0_in__0\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg3(27),
      R => \p_0_in__0\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg3(28),
      R => \p_0_in__0\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg3(29),
      R => \p_0_in__0\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg3(2),
      R => \p_0_in__0\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg3(30),
      R => \p_0_in__0\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg3(31),
      R => \p_0_in__0\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg3(3),
      R => \p_0_in__0\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg3(4),
      R => \p_0_in__0\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg3(5),
      R => \p_0_in__0\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg3(6),
      R => \p_0_in__0\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[0]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg3(7),
      R => \p_0_in__0\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg3(8),
      R => \p_0_in__0\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg3(9),
      R => \p_0_in__0\
    );
\slv_reg4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ABAAA8AA"
    )
        port map (
      I0 => \^ham_wr_en\,
      I1 => \slv_reg1[0]_i_2_n_0\,
      I2 => \slv_reg4[0]_i_2_n_0\,
      I3 => p_0_in(2),
      I4 => S_AXI_WDATA(0),
      I5 => \slv_reg1[0]_i_4_n_0\,
      O => \slv_reg4[0]_i_1_n_0\
    );
\slv_reg4[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => p_0_in(0),
      I1 => S_AXI_WSTRB(2),
      I2 => S_AXI_WSTRB(0),
      I3 => S_AXI_WSTRB(1),
      I4 => S_AXI_WSTRB(3),
      O => \slv_reg4[0]_i_2_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => '1',
      D => \slv_reg4[0]_i_1_n_0\,
      Q => \^ham_wr_en\,
      R => '0'
    );
\slv_reg6[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[0]_i_1_n_0\
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => S_AXI_WSTRB(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => \^spam_write_done\,
      R => \p_0_in__0\
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg6(10),
      R => \p_0_in__0\
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg6(11),
      R => \p_0_in__0\
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg6(12),
      R => \p_0_in__0\
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg6(13),
      R => \p_0_in__0\
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg6(14),
      R => \p_0_in__0\
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg6(15),
      R => \p_0_in__0\
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg6(16),
      R => \p_0_in__0\
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg6(17),
      R => \p_0_in__0\
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg6(18),
      R => \p_0_in__0\
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg6(19),
      R => \p_0_in__0\
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg6(1),
      R => \p_0_in__0\
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg6(20),
      R => \p_0_in__0\
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg6(21),
      R => \p_0_in__0\
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg6(22),
      R => \p_0_in__0\
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg6(23),
      R => \p_0_in__0\
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg6(24),
      R => \p_0_in__0\
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg6(25),
      R => \p_0_in__0\
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg6(26),
      R => \p_0_in__0\
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg6(27),
      R => \p_0_in__0\
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg6(28),
      R => \p_0_in__0\
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg6(29),
      R => \p_0_in__0\
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg6(2),
      R => \p_0_in__0\
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg6(30),
      R => \p_0_in__0\
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg6(31),
      R => \p_0_in__0\
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg6(3),
      R => \p_0_in__0\
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg6(4),
      R => \p_0_in__0\
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg6(5),
      R => \p_0_in__0\
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg6(6),
      R => \p_0_in__0\
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[0]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg6(7),
      R => \p_0_in__0\
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg6(8),
      R => \p_0_in__0\
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg6(9),
      R => \p_0_in__0\
    );
\slv_reg7[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[0]_i_1_n_0\
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(2),
      I2 => S_AXI_WSTRB(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => \^ham_write_done\,
      R => \p_0_in__0\
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg7(10),
      R => \p_0_in__0\
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg7(11),
      R => \p_0_in__0\
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg7(12),
      R => \p_0_in__0\
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg7(13),
      R => \p_0_in__0\
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg7(14),
      R => \p_0_in__0\
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg7(15),
      R => \p_0_in__0\
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg7(16),
      R => \p_0_in__0\
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg7(17),
      R => \p_0_in__0\
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg7(18),
      R => \p_0_in__0\
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg7(19),
      R => \p_0_in__0\
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg7(1),
      R => \p_0_in__0\
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg7(20),
      R => \p_0_in__0\
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg7(21),
      R => \p_0_in__0\
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg7(22),
      R => \p_0_in__0\
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg7(23),
      R => \p_0_in__0\
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg7(24),
      R => \p_0_in__0\
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg7(25),
      R => \p_0_in__0\
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg7(26),
      R => \p_0_in__0\
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg7(27),
      R => \p_0_in__0\
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg7(28),
      R => \p_0_in__0\
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg7(29),
      R => \p_0_in__0\
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg7(2),
      R => \p_0_in__0\
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg7(30),
      R => \p_0_in__0\
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg7(31),
      R => \p_0_in__0\
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg7(3),
      R => \p_0_in__0\
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg7(4),
      R => \p_0_in__0\
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg7(5),
      R => \p_0_in__0\
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg7(6),
      R => \p_0_in__0\
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[0]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg7(7),
      R => \p_0_in__0\
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg7(8),
      R => \p_0_in__0\
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg7(9),
      R => \p_0_in__0\
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(1),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(2),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(3),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => p_0_in(3),
      I2 => p_0_in(0),
      I3 => S_AXI_WSTRB(0),
      I4 => p_0_in(1),
      I5 => p_0_in(2),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(0),
      Q => slv_reg9(0),
      R => \p_0_in__0\
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(10),
      Q => slv_reg9(10),
      R => \p_0_in__0\
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(11),
      Q => slv_reg9(11),
      R => \p_0_in__0\
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(12),
      Q => slv_reg9(12),
      R => \p_0_in__0\
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(13),
      Q => slv_reg9(13),
      R => \p_0_in__0\
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(14),
      Q => slv_reg9(14),
      R => \p_0_in__0\
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(15),
      Q => slv_reg9(15),
      R => \p_0_in__0\
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(16),
      Q => slv_reg9(16),
      R => \p_0_in__0\
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(17),
      Q => slv_reg9(17),
      R => \p_0_in__0\
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(18),
      Q => slv_reg9(18),
      R => \p_0_in__0\
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(19),
      Q => slv_reg9(19),
      R => \p_0_in__0\
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(1),
      Q => slv_reg9(1),
      R => \p_0_in__0\
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(20),
      Q => slv_reg9(20),
      R => \p_0_in__0\
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(21),
      Q => slv_reg9(21),
      R => \p_0_in__0\
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(22),
      Q => slv_reg9(22),
      R => \p_0_in__0\
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => S_AXI_WDATA(23),
      Q => slv_reg9(23),
      R => \p_0_in__0\
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(24),
      Q => slv_reg9(24),
      R => \p_0_in__0\
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(25),
      Q => slv_reg9(25),
      R => \p_0_in__0\
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(26),
      Q => slv_reg9(26),
      R => \p_0_in__0\
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(27),
      Q => slv_reg9(27),
      R => \p_0_in__0\
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(28),
      Q => slv_reg9(28),
      R => \p_0_in__0\
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(29),
      Q => slv_reg9(29),
      R => \p_0_in__0\
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(2),
      Q => slv_reg9(2),
      R => \p_0_in__0\
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(30),
      Q => slv_reg9(30),
      R => \p_0_in__0\
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => S_AXI_WDATA(31),
      Q => slv_reg9(31),
      R => \p_0_in__0\
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(3),
      Q => slv_reg9(3),
      R => \p_0_in__0\
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(4),
      Q => slv_reg9(4),
      R => \p_0_in__0\
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(5),
      Q => slv_reg9(5),
      R => \p_0_in__0\
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(6),
      Q => slv_reg9(6),
      R => \p_0_in__0\
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => S_AXI_WDATA(7),
      Q => slv_reg9(7),
      R => \p_0_in__0\
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(8),
      Q => slv_reg9(8),
      R => \p_0_in__0\
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => S_AXI_ACLK,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => S_AXI_WDATA(9),
      Q => slv_reg9(9),
      R => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => srst,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_17 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_17 : entity is "blk_mem_gen_prim_wrapper";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_17 is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => tmp_ram_rd_en,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => srst,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(2) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      WEBWE(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_full_i_reg,
      I4 => rd_en,
      I5 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 is
  port (
    spam_fifo_rd_en_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => rd_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => spam_fifo_rd_en_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_20 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_20 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_20 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_21 is
  port (
    ram_full_comb : out STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_21 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_21 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg_0(0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => wr_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_full_i_reg,
      I4 => rd_en,
      I5 => \out\,
      O => ram_full_comb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 is
  port (
    comp0 : out STD_LOGIC;
    \gmux.gm[1].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC;
    ram_empty_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gmux.gm[4].gms.ms_0\,
      S(2) => \gmux.gm[3].gms.ms_0\,
      S(1) => \gmux.gm[2].gms.ms_0\,
      S(0) => \gmux.gm[1].gms.ms_0\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 is
  port (
    spam_fifo_rd_en_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 : entity is "compare";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26 is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gmux.gm[0].gm1.m1_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gmux.gm[4].gms.ms_CARRY4\ : label is "MLO ";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => ram_empty_i_reg(0)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FFFFF88008888"
    )
        port map (
      I0 => rd_en,
      I1 => comp1,
      I2 => comp0,
      I3 => ram_empty_i_reg_0,
      I4 => wr_en,
      I5 => \out\,
      O => spam_fifo_rd_en_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  port (
    \gc0.count_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair146";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_reg[8]_0\(0) <= \^gc0.count_reg[8]_0\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^gc0.count_reg[8]_0\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => srst
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => srst
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => srst
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => srst
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_reg[8]_0\(0),
      Q => \^q\(8),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => srst
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => srst
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => srst
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => srst
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^gc0.count_reg[8]_0\(0),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_24 is
  port (
    \gc0.count_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[0]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[2]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : out STD_LOGIC;
    \gc0.count_d1_reg[6]_0\ : out STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_24 : entity is "rd_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair1";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_reg[8]_0\(0) <= \^gc0.count_reg[8]_0\(0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(2),
      I3 => rd_pntr_plus1(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(3),
      I4 => rd_pntr_plus1(4),
      O => plusOp(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rd_pntr_plus1(3),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => rd_pntr_plus1(2),
      I4 => rd_pntr_plus1(4),
      I5 => rd_pntr_plus1(5),
      O => plusOp(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      O => plusOp(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => rd_pntr_plus1(6),
      I2 => rd_pntr_plus1(7),
      O => plusOp(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => rd_pntr_plus1(7),
      I3 => \^gc0.count_reg[8]_0\(0),
      O => plusOp(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => rd_pntr_plus1(3),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => rd_pntr_plus1(2),
      I5 => rd_pntr_plus1(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^q\(0),
      R => srst
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^q\(1),
      R => srst
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(2),
      Q => \^q\(2),
      R => srst
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(3),
      Q => \^q\(3),
      R => srst
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^q\(4),
      R => srst
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^q\(5),
      R => srst
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(6),
      Q => \^q\(6),
      R => srst
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => rd_pntr_plus1(7),
      Q => \^q\(7),
      R => srst
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^gc0.count_reg[8]_0\(0),
      Q => \^q\(8),
      R => srst
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      Q => rd_pntr_plus1(0),
      S => srst
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(1),
      Q => rd_pntr_plus1(1),
      R => srst
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(2),
      Q => rd_pntr_plus1(2),
      R => srst
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(3),
      Q => rd_pntr_plus1(3),
      R => srst
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(4),
      Q => rd_pntr_plus1(4),
      R => srst
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(5),
      Q => rd_pntr_plus1(5),
      R => srst
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(6),
      Q => rd_pntr_plus1(6),
      R => srst
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(7),
      Q => rd_pntr_plus1(7),
      R => srst
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(8),
      Q => \^gc0.count_reg[8]_0\(0),
      R => srst
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => rd_pntr_plus1(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[3].gms.ms_0\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[3].gms.ms_0\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gmux.gm[3].gms.ms\(0),
      I2 => \^q\(1),
      I3 => \gmux.gm[3].gms.ms\(1),
      O => \gc0.count_d1_reg[0]_0\
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => rd_pntr_plus1(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[3].gms.ms_0\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[3].gms.ms_0\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gmux.gm[3].gms.ms\(2),
      I2 => \^q\(3),
      I3 => \gmux.gm[3].gms.ms\(3),
      O => \gc0.count_d1_reg[2]_0\
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => rd_pntr_plus1(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[3].gms.ms_0\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[3].gms.ms_0\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gmux.gm[3].gms.ms\(4),
      I2 => \^q\(5),
      I3 => \gmux.gm[3].gms.ms\(5),
      O => \gc0.count_d1_reg[4]_0\
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => rd_pntr_plus1(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => rd_pntr_plus1(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[3].gms.ms_0\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[3].gms.ms_0\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gmux.gm[3].gms.ms\(6),
      I2 => \^q\(7),
      I3 => \gmux.gm[3].gms.ms\(7),
      O => \gc0.count_d1_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[4]_i_5_n_0\
    );
\count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out\,
      I2 => rd_en,
      O => \count[4]_i_6_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_6_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_7\,
      Q => \^q\(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_6\,
      Q => \^q\(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_5\,
      Q => \^q\(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_4\,
      Q => \^q\(4),
      R => srst
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \count[4]_i_2_n_0\,
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_3_n_0\,
      S(2) => \count[4]_i_4_n_0\,
      S(1) => \count[4]_i_5_n_0\,
      S(0) => \count[4]_i_6_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_7\,
      Q => \^q\(5),
      R => srst
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_6\,
      Q => \^q\(6),
      R => srst
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_5\,
      Q => \^q\(7),
      R => srst
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_4\,
      Q => \^q\(8),
      R => srst
    );
\count_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_count_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_2_n_1\,
      CO(1) => \count_reg[8]_i_2_n_2\,
      CO(0) => \count_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3) => \count_reg[8]_i_2_n_4\,
      O(2) => \count_reg[8]_i_2_n_5\,
      O(1) => \count_reg[8]_i_2_n_6\,
      O(0) => \count_reg[8]_i_2_n_7\,
      S(3) => \count[8]_i_3_n_0\,
      S(2) => \count[8]_i_4_n_0\,
      S(1) => \count[8]_i_5_n_0\,
      S(0) => \count[8]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_27 is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_27 : entity is "updn_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[4]_i_2_n_0\ : STD_LOGIC;
  signal \count[4]_i_3_n_0\ : STD_LOGIC;
  signal \count[4]_i_4_n_0\ : STD_LOGIC;
  signal \count[4]_i_5_n_0\ : STD_LOGIC;
  signal \count[4]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_count_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[0]_i_1_n_0\
    );
\count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \count[4]_i_2_n_0\
    );
\count[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[4]_i_3_n_0\
    );
\count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[4]_i_4_n_0\
    );
\count[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[4]_i_5_n_0\
    );
\count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out\,
      I2 => rd_en,
      O => \count[4]_i_6_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_6_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \^q\(0),
      R => srst
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_7\,
      Q => \^q\(1),
      R => srst
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_6\,
      Q => \^q\(2),
      R => srst
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_5\,
      Q => \^q\(3),
      R => srst
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[4]_i_1_n_4\,
      Q => \^q\(4),
      R => srst
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \count[4]_i_2_n_0\,
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3) => \count[4]_i_3_n_0\,
      S(2) => \count[4]_i_4_n_0\,
      S(1) => \count[4]_i_5_n_0\,
      S(0) => \count[4]_i_6_n_0\
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_7\,
      Q => \^q\(5),
      R => srst
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_6\,
      Q => \^q\(6),
      R => srst
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_5\,
      Q => \^q\(7),
      R => srst
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_2_n_4\,
      Q => \^q\(8),
      R => srst
    );
\count_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \NLW_count_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_2_n_1\,
      CO(1) => \count_reg[8]_i_2_n_2\,
      CO(0) => \count_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^q\(6 downto 4),
      O(3) => \count_reg[8]_i_2_n_4\,
      O(2) => \count_reg[8]_i_2_n_5\,
      O(1) => \count_reg[8]_i_2_n_6\,
      O(0) => \count_reg[8]_i_2_n_7\,
      S(3) => \count[8]_i_3_n_0\,
      S(2) => \count[8]_i_4_n_0\,
      S(1) => \count[8]_i_5_n_0\,
      S(0) => \count[8]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_2\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair149";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      R => srst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      R => srst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      R => srst
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      R => srst
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => srst
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => srst
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[8]_1\(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[8]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_2\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19 : entity is "wr_bin_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair4";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) <= \^gcc0.gc0.count_d1_reg[8]_0\(8 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__0\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__0\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__0\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => p_12_out(8),
      O => \plusOp__0\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(0),
      R => srst
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(1),
      R => srst
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(2),
      R => srst
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(3),
      R => srst
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(4),
      R => srst
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(5),
      R => srst
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(6),
      R => srst
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(7),
      R => srst
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(8),
      Q => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      R => srst
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => srst
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => srst
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => srst
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => srst
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => srst
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => srst
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => srst
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => srst
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => p_12_out(8),
      R => srst
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg(0)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms_0\(0),
      O => \gcc0.gc0.count_d1_reg[8]_1\(0)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[8]_0\(8),
      I1 => \gmux.gm[4].gms.ms\(0),
      O => \gcc0.gc0.count_d1_reg[8]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu is
  port (
    \out_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[1]_0\ : out STD_LOGIC;
    \out_reg[2]_0\ : out STD_LOGIC;
    \out_reg[3]_0\ : out STD_LOGIC;
    \out_reg[4]_0\ : out STD_LOGIC;
    \out_reg[5]_0\ : out STD_LOGIC;
    \out_reg[6]_0\ : out STD_LOGIC;
    \out_reg[7]_0\ : out STD_LOGIC;
    \out_reg[8]_0\ : out STD_LOGIC;
    \out_reg[9]_0\ : out STD_LOGIC;
    \out_reg[10]_0\ : out STD_LOGIC;
    \out_reg[11]_0\ : out STD_LOGIC;
    \out_reg[12]_0\ : out STD_LOGIC;
    \out_reg[13]_0\ : out STD_LOGIC;
    \out_reg[14]_0\ : out STD_LOGIC;
    \out_reg[15]_0\ : out STD_LOGIC;
    \out_reg[16]_0\ : out STD_LOGIC;
    \out_reg[17]_0\ : out STD_LOGIC;
    \out_reg[18]_0\ : out STD_LOGIC;
    \out_reg[19]_0\ : out STD_LOGIC;
    \out_reg[20]_0\ : out STD_LOGIC;
    \out_reg[21]_0\ : out STD_LOGIC;
    \out_reg[22]_0\ : out STD_LOGIC;
    \out_reg[23]_0\ : out STD_LOGIC;
    \out_reg[24]_0\ : out STD_LOGIC;
    \out_reg[25]_0\ : out STD_LOGIC;
    \out_reg[26]_0\ : out STD_LOGIC;
    \out_reg[27]_0\ : out STD_LOGIC;
    \out_reg[28]_0\ : out STD_LOGIC;
    \out_reg[29]_0\ : out STD_LOGIC;
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[31]_0\ : out STD_LOGIC;
    \spam_result_reg[0]\ : in STD_LOGIC;
    prob_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \opb_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal co_d : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal exp_diff2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal exp_fasu : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \exp_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[7]\ : STD_LOGIC;
  signal expa_lt_expb : STD_LOGIC;
  signal fasu_op : STD_LOGIC;
  signal fasu_op_r1 : STD_LOGIC;
  signal fasu_op_r2 : STD_LOGIC;
  signal fract_out_d : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \fracta_out[25]_i_16_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_17_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_18_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_19_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_20_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_21_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_22_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_14_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_14_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_14_n_3\ : STD_LOGIC;
  signal nan_sign_d : STD_LOGIC;
  signal opa_nan : STD_LOGIC;
  signal opa_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal opb_nan : STD_LOGIC;
  signal opb_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \out[0]_i_2_n_0\ : STD_LOGIC;
  signal \out[10]_i_2_n_0\ : STD_LOGIC;
  signal \out[10]_i_3_n_0\ : STD_LOGIC;
  signal \out[10]_i_4_n_0\ : STD_LOGIC;
  signal \out[11]_i_10_n_0\ : STD_LOGIC;
  signal \out[11]_i_2_n_0\ : STD_LOGIC;
  signal \out[11]_i_4_n_0\ : STD_LOGIC;
  signal \out[11]_i_5_n_0\ : STD_LOGIC;
  signal \out[11]_i_6_n_0\ : STD_LOGIC;
  signal \out[11]_i_7_n_0\ : STD_LOGIC;
  signal \out[11]_i_8_n_0\ : STD_LOGIC;
  signal \out[11]_i_9_n_0\ : STD_LOGIC;
  signal \out[12]_i_2_n_0\ : STD_LOGIC;
  signal \out[12]_i_3_n_0\ : STD_LOGIC;
  signal \out[12]_i_4_n_0\ : STD_LOGIC;
  signal \out[13]_i_2_n_0\ : STD_LOGIC;
  signal \out[13]_i_3_n_0\ : STD_LOGIC;
  signal \out[13]_i_4_n_0\ : STD_LOGIC;
  signal \out[14]_i_2_n_0\ : STD_LOGIC;
  signal \out[14]_i_3_n_0\ : STD_LOGIC;
  signal \out[14]_i_4_n_0\ : STD_LOGIC;
  signal \out[15]_i_2_n_0\ : STD_LOGIC;
  signal \out[15]_i_3_n_0\ : STD_LOGIC;
  signal \out[15]_i_4_n_0\ : STD_LOGIC;
  signal \out[16]_i_2_n_0\ : STD_LOGIC;
  signal \out[16]_i_3_n_0\ : STD_LOGIC;
  signal \out[16]_i_4_n_0\ : STD_LOGIC;
  signal \out[17]_i_2_n_0\ : STD_LOGIC;
  signal \out[17]_i_3_n_0\ : STD_LOGIC;
  signal \out[17]_i_4_n_0\ : STD_LOGIC;
  signal \out[18]_i_2_n_0\ : STD_LOGIC;
  signal \out[18]_i_3_n_0\ : STD_LOGIC;
  signal \out[18]_i_4_n_0\ : STD_LOGIC;
  signal \out[18]_i_5_n_0\ : STD_LOGIC;
  signal \out[18]_i_6_n_0\ : STD_LOGIC;
  signal \out[18]_i_7_n_0\ : STD_LOGIC;
  signal \out[19]_i_2_n_0\ : STD_LOGIC;
  signal \out[19]_i_3_n_0\ : STD_LOGIC;
  signal \out[19]_i_4_n_0\ : STD_LOGIC;
  signal \out[19]_i_5_n_0\ : STD_LOGIC;
  signal \out[19]_i_6_n_0\ : STD_LOGIC;
  signal \out[1]_i_2_n_0\ : STD_LOGIC;
  signal \out[20]_i_10_n_0\ : STD_LOGIC;
  signal \out[20]_i_11_n_0\ : STD_LOGIC;
  signal \out[20]_i_12_n_0\ : STD_LOGIC;
  signal \out[20]_i_13_n_0\ : STD_LOGIC;
  signal \out[20]_i_14_n_0\ : STD_LOGIC;
  signal \out[20]_i_15_n_0\ : STD_LOGIC;
  signal \out[20]_i_16_n_0\ : STD_LOGIC;
  signal \out[20]_i_17_n_0\ : STD_LOGIC;
  signal \out[20]_i_18_n_0\ : STD_LOGIC;
  signal \out[20]_i_19_n_0\ : STD_LOGIC;
  signal \out[20]_i_20_n_0\ : STD_LOGIC;
  signal \out[20]_i_21_n_0\ : STD_LOGIC;
  signal \out[20]_i_22_n_0\ : STD_LOGIC;
  signal \out[20]_i_23_n_0\ : STD_LOGIC;
  signal \out[20]_i_24_n_0\ : STD_LOGIC;
  signal \out[20]_i_25_n_0\ : STD_LOGIC;
  signal \out[20]_i_26_n_0\ : STD_LOGIC;
  signal \out[20]_i_27_n_0\ : STD_LOGIC;
  signal \out[20]_i_2_n_0\ : STD_LOGIC;
  signal \out[20]_i_4_n_0\ : STD_LOGIC;
  signal \out[20]_i_5_n_0\ : STD_LOGIC;
  signal \out[20]_i_6_n_0\ : STD_LOGIC;
  signal \out[20]_i_8_n_0\ : STD_LOGIC;
  signal \out[20]_i_9_n_0\ : STD_LOGIC;
  signal \out[21]_i_10_n_0\ : STD_LOGIC;
  signal \out[21]_i_11_n_0\ : STD_LOGIC;
  signal \out[21]_i_12_n_0\ : STD_LOGIC;
  signal \out[21]_i_13_n_0\ : STD_LOGIC;
  signal \out[21]_i_14_n_0\ : STD_LOGIC;
  signal \out[21]_i_15_n_0\ : STD_LOGIC;
  signal \out[21]_i_16_n_0\ : STD_LOGIC;
  signal \out[21]_i_17_n_0\ : STD_LOGIC;
  signal \out[21]_i_18_n_0\ : STD_LOGIC;
  signal \out[21]_i_19_n_0\ : STD_LOGIC;
  signal \out[21]_i_20_n_0\ : STD_LOGIC;
  signal \out[21]_i_21_n_0\ : STD_LOGIC;
  signal \out[21]_i_3_n_0\ : STD_LOGIC;
  signal \out[21]_i_4_n_0\ : STD_LOGIC;
  signal \out[21]_i_5_n_0\ : STD_LOGIC;
  signal \out[21]_i_6_n_0\ : STD_LOGIC;
  signal \out[21]_i_7_n_0\ : STD_LOGIC;
  signal \out[21]_i_8_n_0\ : STD_LOGIC;
  signal \out[21]_i_9_n_0\ : STD_LOGIC;
  signal \out[22]_i_10_n_0\ : STD_LOGIC;
  signal \out[22]_i_11_n_0\ : STD_LOGIC;
  signal \out[22]_i_12_n_0\ : STD_LOGIC;
  signal \out[22]_i_13_n_0\ : STD_LOGIC;
  signal \out[22]_i_14_n_0\ : STD_LOGIC;
  signal \out[22]_i_15_n_0\ : STD_LOGIC;
  signal \out[22]_i_16_n_0\ : STD_LOGIC;
  signal \out[22]_i_17_n_0\ : STD_LOGIC;
  signal \out[22]_i_18_n_0\ : STD_LOGIC;
  signal \out[22]_i_19_n_0\ : STD_LOGIC;
  signal \out[22]_i_20_n_0\ : STD_LOGIC;
  signal \out[22]_i_21_n_0\ : STD_LOGIC;
  signal \out[22]_i_22_n_0\ : STD_LOGIC;
  signal \out[22]_i_23_n_0\ : STD_LOGIC;
  signal \out[22]_i_24_n_0\ : STD_LOGIC;
  signal \out[22]_i_25_n_0\ : STD_LOGIC;
  signal \out[22]_i_26_n_0\ : STD_LOGIC;
  signal \out[22]_i_27_n_0\ : STD_LOGIC;
  signal \out[22]_i_28_n_0\ : STD_LOGIC;
  signal \out[22]_i_29_n_0\ : STD_LOGIC;
  signal \out[22]_i_2_n_0\ : STD_LOGIC;
  signal \out[22]_i_30_n_0\ : STD_LOGIC;
  signal \out[22]_i_31_n_0\ : STD_LOGIC;
  signal \out[22]_i_32_n_0\ : STD_LOGIC;
  signal \out[22]_i_33_n_0\ : STD_LOGIC;
  signal \out[22]_i_34_n_0\ : STD_LOGIC;
  signal \out[22]_i_35_n_0\ : STD_LOGIC;
  signal \out[22]_i_36_n_0\ : STD_LOGIC;
  signal \out[22]_i_37_n_0\ : STD_LOGIC;
  signal \out[22]_i_38_n_0\ : STD_LOGIC;
  signal \out[22]_i_39_n_0\ : STD_LOGIC;
  signal \out[22]_i_3_n_0\ : STD_LOGIC;
  signal \out[22]_i_40_n_0\ : STD_LOGIC;
  signal \out[22]_i_41_n_0\ : STD_LOGIC;
  signal \out[22]_i_42_n_0\ : STD_LOGIC;
  signal \out[22]_i_43_n_0\ : STD_LOGIC;
  signal \out[22]_i_44_n_0\ : STD_LOGIC;
  signal \out[22]_i_45_n_0\ : STD_LOGIC;
  signal \out[22]_i_46_n_0\ : STD_LOGIC;
  signal \out[22]_i_47_n_0\ : STD_LOGIC;
  signal \out[22]_i_48_n_0\ : STD_LOGIC;
  signal \out[22]_i_49_n_0\ : STD_LOGIC;
  signal \out[22]_i_4_n_0\ : STD_LOGIC;
  signal \out[22]_i_50_n_0\ : STD_LOGIC;
  signal \out[22]_i_51_n_0\ : STD_LOGIC;
  signal \out[22]_i_52_n_0\ : STD_LOGIC;
  signal \out[22]_i_53_n_0\ : STD_LOGIC;
  signal \out[22]_i_54_n_0\ : STD_LOGIC;
  signal \out[22]_i_55_n_0\ : STD_LOGIC;
  signal \out[22]_i_56_n_0\ : STD_LOGIC;
  signal \out[22]_i_7_n_0\ : STD_LOGIC;
  signal \out[22]_i_8_n_0\ : STD_LOGIC;
  signal \out[22]_i_9_n_0\ : STD_LOGIC;
  signal \out[23]_i_1_n_0\ : STD_LOGIC;
  signal \out[25]_i_2_n_0\ : STD_LOGIC;
  signal \out[25]_i_3_n_0\ : STD_LOGIC;
  signal \out[25]_i_4_n_0\ : STD_LOGIC;
  signal \out[25]_i_5_n_0\ : STD_LOGIC;
  signal \out[26]_i_10_n_0\ : STD_LOGIC;
  signal \out[26]_i_11_n_0\ : STD_LOGIC;
  signal \out[26]_i_2_n_0\ : STD_LOGIC;
  signal \out[26]_i_3_n_0\ : STD_LOGIC;
  signal \out[26]_i_4_n_0\ : STD_LOGIC;
  signal \out[26]_i_6_n_0\ : STD_LOGIC;
  signal \out[26]_i_7_n_0\ : STD_LOGIC;
  signal \out[26]_i_8_n_0\ : STD_LOGIC;
  signal \out[26]_i_9_n_0\ : STD_LOGIC;
  signal \out[29]_i_10_n_0\ : STD_LOGIC;
  signal \out[29]_i_11_n_0\ : STD_LOGIC;
  signal \out[29]_i_12_n_0\ : STD_LOGIC;
  signal \out[29]_i_13_n_0\ : STD_LOGIC;
  signal \out[29]_i_14_n_0\ : STD_LOGIC;
  signal \out[29]_i_15_n_0\ : STD_LOGIC;
  signal \out[29]_i_16_n_0\ : STD_LOGIC;
  signal \out[29]_i_17_n_0\ : STD_LOGIC;
  signal \out[29]_i_18_n_0\ : STD_LOGIC;
  signal \out[29]_i_19_n_0\ : STD_LOGIC;
  signal \out[29]_i_2_n_0\ : STD_LOGIC;
  signal \out[29]_i_3_n_0\ : STD_LOGIC;
  signal \out[29]_i_4_n_0\ : STD_LOGIC;
  signal \out[29]_i_5_n_0\ : STD_LOGIC;
  signal \out[29]_i_7_n_0\ : STD_LOGIC;
  signal \out[29]_i_9_n_0\ : STD_LOGIC;
  signal \out[2]_i_2_n_0\ : STD_LOGIC;
  signal \out[2]_i_3_n_0\ : STD_LOGIC;
  signal \out[31]_i_11_n_0\ : STD_LOGIC;
  signal \out[31]_i_12_n_0\ : STD_LOGIC;
  signal \out[31]_i_13_n_0\ : STD_LOGIC;
  signal \out[31]_i_14_n_0\ : STD_LOGIC;
  signal \out[31]_i_15_n_0\ : STD_LOGIC;
  signal \out[31]_i_16_n_0\ : STD_LOGIC;
  signal \out[31]_i_17_n_0\ : STD_LOGIC;
  signal \out[31]_i_18_n_0\ : STD_LOGIC;
  signal \out[31]_i_19_n_0\ : STD_LOGIC;
  signal \out[31]_i_20_n_0\ : STD_LOGIC;
  signal \out[31]_i_21_n_0\ : STD_LOGIC;
  signal \out[31]_i_22_n_0\ : STD_LOGIC;
  signal \out[31]_i_4_n_0\ : STD_LOGIC;
  signal \out[31]_i_5_n_0\ : STD_LOGIC;
  signal \out[31]_i_9_n_0\ : STD_LOGIC;
  signal \out[3]_i_10_n_0\ : STD_LOGIC;
  signal \out[3]_i_11_n_0\ : STD_LOGIC;
  signal \out[3]_i_12_n_0\ : STD_LOGIC;
  signal \out[3]_i_13_n_0\ : STD_LOGIC;
  signal \out[3]_i_2_n_0\ : STD_LOGIC;
  signal \out[3]_i_4_n_0\ : STD_LOGIC;
  signal \out[3]_i_5_n_0\ : STD_LOGIC;
  signal \out[3]_i_6_n_0\ : STD_LOGIC;
  signal \out[3]_i_7_n_0\ : STD_LOGIC;
  signal \out[3]_i_8_n_0\ : STD_LOGIC;
  signal \out[3]_i_9_n_0\ : STD_LOGIC;
  signal \out[4]_i_2_n_0\ : STD_LOGIC;
  signal \out[4]_i_3_n_0\ : STD_LOGIC;
  signal \out[4]_i_4_n_0\ : STD_LOGIC;
  signal \out[4]_i_5_n_0\ : STD_LOGIC;
  signal \out[5]_i_2_n_0\ : STD_LOGIC;
  signal \out[5]_i_3_n_0\ : STD_LOGIC;
  signal \out[6]_i_2_n_0\ : STD_LOGIC;
  signal \out[6]_i_3_n_0\ : STD_LOGIC;
  signal \out[6]_i_4_n_0\ : STD_LOGIC;
  signal \out[7]_i_2_n_0\ : STD_LOGIC;
  signal \out[7]_i_3_n_0\ : STD_LOGIC;
  signal \out[7]_i_4_n_0\ : STD_LOGIC;
  signal \out[7]_i_5_n_0\ : STD_LOGIC;
  signal \out[8]_i_2_n_0\ : STD_LOGIC;
  signal \out[8]_i_4_n_0\ : STD_LOGIC;
  signal \out[8]_i_5_n_0\ : STD_LOGIC;
  signal \out[8]_i_6_n_0\ : STD_LOGIC;
  signal \out[8]_i_7_n_0\ : STD_LOGIC;
  signal \out[8]_i_8_n_0\ : STD_LOGIC;
  signal \out[8]_i_9_n_0\ : STD_LOGIC;
  signal \out[9]_i_2_n_0\ : STD_LOGIC;
  signal \out[9]_i_3_n_0\ : STD_LOGIC;
  signal out_d : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal out_reg0 : STD_LOGIC;
  signal \out_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \out_reg[22]_i_5_n_3\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_1\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_2\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_3\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_4\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_5\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_6\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_7\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_1\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_2\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_3\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_4\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_5\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_6\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_7\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal result_zero_sign_d : STD_LOGIC;
  signal sign : STD_LOGIC;
  signal sign_fasu : STD_LOGIC;
  signal u0_n_1 : STD_LOGIC;
  signal u0_n_2 : STD_LOGIC;
  signal u0_n_3 : STD_LOGIC;
  signal u1_n_5 : STD_LOGIC;
  signal \u4/exp_next_mi\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \u4/fract_out_pl1\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \NLW_fracta_out_reg[25]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_reg[22]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_reg[22]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_reg[29]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_reg[29]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[25]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[0]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \out[10]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out[10]_i_4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out[11]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out[11]_i_10\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out[11]_i_5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \out[13]_i_4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \out[14]_i_4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out[15]_i_4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out[16]_i_4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \out[17]_i_4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out[19]_i_3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \out[19]_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out[19]_i_5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \out[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \out[1]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \out[20]_i_23\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \out[20]_i_24\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out[20]_i_26\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \out[20]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \out[21]_i_11\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out[21]_i_12\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \out[21]_i_13\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \out[21]_i_16\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \out[21]_i_17\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \out[21]_i_19\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \out[21]_i_21\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \out[21]_i_5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \out[22]_i_13\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \out[22]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out[22]_i_26\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \out[22]_i_28\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \out[22]_i_29\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \out[22]_i_3\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \out[22]_i_30\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \out[22]_i_31\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \out[22]_i_36\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \out[22]_i_37\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out[22]_i_41\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \out[22]_i_42\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \out[22]_i_43\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out[22]_i_44\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \out[22]_i_49\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \out[22]_i_50\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \out[22]_i_51\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \out[22]_i_52\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \out[22]_i_53\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \out[22]_i_54\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \out[23]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \out[24]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \out[25]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \out[25]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \out[25]_i_5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \out[26]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \out[26]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \out[26]_i_4\ : label is "soft_lutpair235";
  attribute HLUTNM : string;
  attribute HLUTNM of \out[26]_i_6\ : label is "lutpair1";
  attribute HLUTNM of \out[26]_i_9\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \out[28]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \out[29]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \out[29]_i_17\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \out[29]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \out[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \out[31]_i_11\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \out[31]_i_12\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \out[31]_i_13\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \out[31]_i_14\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \out[31]_i_16\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \out[31]_i_17\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \out[31]_i_18\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \out[31]_i_19\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \out[31]_i_21\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \out[31]_i_22\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \out[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \out[3]_i_12\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \out[3]_i_13\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \out[6]_i_4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \out[7]_i_4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \out[7]_i_5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \out[8]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \out[8]_i_9\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \out[9]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \spam_result[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \spam_result[10]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \spam_result[11]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \spam_result[12]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \spam_result[13]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \spam_result[14]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \spam_result[15]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \spam_result[16]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \spam_result[17]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \spam_result[18]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \spam_result[19]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \spam_result[1]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \spam_result[20]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \spam_result[21]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \spam_result[22]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \spam_result[23]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \spam_result[24]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \spam_result[25]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \spam_result[26]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \spam_result[27]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \spam_result[28]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \spam_result[29]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \spam_result[2]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \spam_result[30]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \spam_result[31]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \spam_result[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \spam_result[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \spam_result[5]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \spam_result[6]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \spam_result[7]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \spam_result[8]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \spam_result[9]_i_1\ : label is "soft_lutpair279";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\exp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(0),
      Q => \exp_r_reg_n_0_[0]\,
      R => '0'
    );
\exp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(1),
      Q => \exp_r_reg_n_0_[1]\,
      R => '0'
    );
\exp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(2),
      Q => \exp_r_reg_n_0_[2]\,
      R => '0'
    );
\exp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(3),
      Q => \exp_r_reg_n_0_[3]\,
      R => '0'
    );
\exp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(4),
      Q => \exp_r_reg_n_0_[4]\,
      R => '0'
    );
\exp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(5),
      Q => \exp_r_reg_n_0_[5]\,
      R => '0'
    );
\exp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(6),
      Q => \exp_r_reg_n_0_[6]\,
      R => '0'
    );
\exp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(7),
      Q => \exp_r_reg_n_0_[7]\,
      R => '0'
    );
fasu_op_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fasu_op,
      Q => fasu_op_r1,
      R => '0'
    );
fasu_op_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fasu_op_r1,
      Q => fasu_op_r2,
      R => '0'
    );
\fract_out_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(0),
      Q => data0(20),
      R => '0'
    );
\fract_out_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(10),
      Q => data0(30),
      R => '0'
    );
\fract_out_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(11),
      Q => data0(31),
      R => '0'
    );
\fract_out_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(12),
      Q => data0(32),
      R => '0'
    );
\fract_out_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(13),
      Q => data0(33),
      R => '0'
    );
\fract_out_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(14),
      Q => data0(34),
      R => '0'
    );
\fract_out_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(15),
      Q => data0(35),
      R => '0'
    );
\fract_out_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(16),
      Q => data0(36),
      R => '0'
    );
\fract_out_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(17),
      Q => data0(37),
      R => '0'
    );
\fract_out_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(18),
      Q => data0(38),
      R => '0'
    );
\fract_out_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(19),
      Q => data0(39),
      R => '0'
    );
\fract_out_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(1),
      Q => data0(21),
      R => '0'
    );
\fract_out_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(20),
      Q => data0(40),
      R => '0'
    );
\fract_out_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(21),
      Q => data0(41),
      R => '0'
    );
\fract_out_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(22),
      Q => data0(42),
      R => '0'
    );
\fract_out_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(23),
      Q => data0(43),
      R => '0'
    );
\fract_out_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(24),
      Q => data0(44),
      R => '0'
    );
\fract_out_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(25),
      Q => data0(45),
      R => '0'
    );
\fract_out_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(26),
      Q => data0(46),
      R => '0'
    );
\fract_out_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => co_d,
      Q => data0(47),
      R => '0'
    );
\fract_out_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(2),
      Q => data0(22),
      R => '0'
    );
\fract_out_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(3),
      Q => data0(23),
      R => '0'
    );
\fract_out_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(4),
      Q => data0(24),
      R => '0'
    );
\fract_out_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(5),
      Q => data0(25),
      R => '0'
    );
\fract_out_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(6),
      Q => data0(26),
      R => '0'
    );
\fract_out_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(7),
      Q => data0(27),
      R => '0'
    );
\fract_out_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(8),
      Q => data0(28),
      R => '0'
    );
\fract_out_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(9),
      Q => data0(29),
      R => '0'
    );
\fracta_out[25]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => opb_r(29),
      I1 => expa_lt_expb,
      I2 => opa_r(29),
      O => \fracta_out[25]_i_16_n_0\
    );
\fracta_out[25]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => opb_r(28),
      I1 => expa_lt_expb,
      I2 => opa_r(28),
      O => \fracta_out[25]_i_17_n_0\
    );
\fracta_out[25]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => opb_r(27),
      I1 => expa_lt_expb,
      I2 => opa_r(27),
      O => \fracta_out[25]_i_18_n_0\
    );
\fracta_out[25]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(30),
      I1 => opa_r(30),
      O => \fracta_out[25]_i_19_n_0\
    );
\fracta_out[25]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(29),
      I1 => opa_r(29),
      O => \fracta_out[25]_i_20_n_0\
    );
\fracta_out[25]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(28),
      I1 => opa_r(28),
      O => \fracta_out[25]_i_21_n_0\
    );
\fracta_out[25]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(27),
      I1 => opa_r(27),
      O => \fracta_out[25]_i_22_n_0\
    );
\fracta_out_reg[25]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => u1_n_5,
      CO(3) => \NLW_fracta_out_reg[25]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \fracta_out_reg[25]_i_14_n_1\,
      CO(1) => \fracta_out_reg[25]_i_14_n_2\,
      CO(0) => \fracta_out_reg[25]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \fracta_out[25]_i_16_n_0\,
      DI(1) => \fracta_out[25]_i_17_n_0\,
      DI(0) => \fracta_out[25]_i_18_n_0\,
      O(3 downto 0) => exp_diff2(7 downto 4),
      S(3) => \fracta_out[25]_i_19_n_0\,
      S(2) => \fracta_out[25]_i_20_n_0\,
      S(1) => \fracta_out[25]_i_21_n_0\,
      S(0) => \fracta_out[25]_i_22_n_0\
    );
\opa_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(0),
      Q => opa_r(0),
      R => '0'
    );
\opa_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(10),
      Q => opa_r(10),
      R => '0'
    );
\opa_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(11),
      Q => opa_r(11),
      R => '0'
    );
\opa_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(12),
      Q => opa_r(12),
      R => '0'
    );
\opa_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(13),
      Q => opa_r(13),
      R => '0'
    );
\opa_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(14),
      Q => opa_r(14),
      R => '0'
    );
\opa_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(15),
      Q => opa_r(15),
      R => '0'
    );
\opa_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(16),
      Q => opa_r(16),
      R => '0'
    );
\opa_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(17),
      Q => opa_r(17),
      R => '0'
    );
\opa_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(18),
      Q => opa_r(18),
      R => '0'
    );
\opa_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(19),
      Q => opa_r(19),
      R => '0'
    );
\opa_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(1),
      Q => opa_r(1),
      R => '0'
    );
\opa_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(20),
      Q => opa_r(20),
      R => '0'
    );
\opa_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(21),
      Q => opa_r(21),
      R => '0'
    );
\opa_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(22),
      Q => opa_r(22),
      R => '0'
    );
\opa_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(23),
      Q => opa_r(23),
      R => '0'
    );
\opa_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(24),
      Q => opa_r(24),
      R => '0'
    );
\opa_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(25),
      Q => opa_r(25),
      R => '0'
    );
\opa_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(26),
      Q => opa_r(26),
      R => '0'
    );
\opa_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(27),
      Q => opa_r(27),
      R => '0'
    );
\opa_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(28),
      Q => opa_r(28),
      R => '0'
    );
\opa_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(29),
      Q => opa_r(29),
      R => '0'
    );
\opa_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(2),
      Q => opa_r(2),
      R => '0'
    );
\opa_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(30),
      Q => opa_r(30),
      R => '0'
    );
\opa_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(31),
      Q => opa_r(31),
      R => '0'
    );
\opa_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(3),
      Q => opa_r(3),
      R => '0'
    );
\opa_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(4),
      Q => opa_r(4),
      R => '0'
    );
\opa_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(5),
      Q => opa_r(5),
      R => '0'
    );
\opa_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(6),
      Q => opa_r(6),
      R => '0'
    );
\opa_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(7),
      Q => opa_r(7),
      R => '0'
    );
\opa_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(8),
      Q => opa_r(8),
      R => '0'
    );
\opa_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(9),
      Q => opa_r(9),
      R => '0'
    );
\opb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(0),
      Q => opb_r(0),
      R => '0'
    );
\opb_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(10),
      Q => opb_r(10),
      R => '0'
    );
\opb_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(11),
      Q => opb_r(11),
      R => '0'
    );
\opb_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(12),
      Q => opb_r(12),
      R => '0'
    );
\opb_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(13),
      Q => opb_r(13),
      R => '0'
    );
\opb_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(14),
      Q => opb_r(14),
      R => '0'
    );
\opb_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(15),
      Q => opb_r(15),
      R => '0'
    );
\opb_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(16),
      Q => opb_r(16),
      R => '0'
    );
\opb_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(17),
      Q => opb_r(17),
      R => '0'
    );
\opb_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(18),
      Q => opb_r(18),
      R => '0'
    );
\opb_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(19),
      Q => opb_r(19),
      R => '0'
    );
\opb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(1),
      Q => opb_r(1),
      R => '0'
    );
\opb_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(20),
      Q => opb_r(20),
      R => '0'
    );
\opb_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(21),
      Q => opb_r(21),
      R => '0'
    );
\opb_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(22),
      Q => opb_r(22),
      R => '0'
    );
\opb_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(23),
      Q => opb_r(23),
      R => '0'
    );
\opb_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(24),
      Q => opb_r(24),
      R => '0'
    );
\opb_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(25),
      Q => opb_r(25),
      R => '0'
    );
\opb_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(26),
      Q => opb_r(26),
      R => '0'
    );
\opb_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(27),
      Q => opb_r(27),
      R => '0'
    );
\opb_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(28),
      Q => opb_r(28),
      R => '0'
    );
\opb_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(29),
      Q => opb_r(29),
      R => '0'
    );
\opb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(2),
      Q => opb_r(2),
      R => '0'
    );
\opb_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(30),
      Q => opb_r(30),
      R => '0'
    );
\opb_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(31),
      Q => opb_r(31),
      R => '0'
    );
\opb_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(3),
      Q => opb_r(3),
      R => '0'
    );
\opb_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(4),
      Q => opb_r(4),
      R => '0'
    );
\opb_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(5),
      Q => opb_r(5),
      R => '0'
    );
\opb_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(6),
      Q => opb_r(6),
      R => '0'
    );
\opb_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(7),
      Q => opb_r(7),
      R => '0'
    );
\opb_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(8),
      Q => opb_r(8),
      R => '0'
    );
\opb_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(9),
      Q => opb_r(9),
      R => '0'
    );
\out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \out[22]_i_13_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_14_n_0\,
      I3 => \out[22]_i_7_n_0\,
      O => \out[0]_i_2_n_0\
    );
\out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[10]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(10),
      O => out_d(10)
    );
\out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[10]_i_3_n_0\,
      O => \out[10]_i_2_n_0\
    );
\out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \out[16]_i_4_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[12]_i_4_n_0\,
      I3 => \out[14]_i_4_n_0\,
      I4 => \out[10]_i_4_n_0\,
      I5 => \out[20]_i_5_n_0\,
      O => \out[10]_i_3_n_0\
    );
\out[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(28),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(20),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[10]_i_4_n_0\
    );
\out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[11]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(11),
      O => out_d(11)
    );
\out[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(29),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(21),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[11]_i_10_n_0\
    );
\out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[12]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[11]_i_2_n_0\
    );
\out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[15]_i_4_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[11]_i_10_n_0\,
      O => \out[11]_i_4_n_0\
    );
\out[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[17]_i_4_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[13]_i_4_n_0\,
      O => \out[11]_i_5_n_0\
    );
\out[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[13]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[12]_i_3_n_0\,
      O => \out[11]_i_6_n_0\
    );
\out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[12]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[11]_i_7_n_0\
    );
\out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[10]_i_3_n_0\,
      O => \out[11]_i_8_n_0\
    );
\out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[10]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[11]_i_9_n_0\
    );
\out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[12]_i_2_n_0\,
      O => out_d(12)
    );
\out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[13]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[12]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(12),
      I5 => \out[22]_i_4_n_0\,
      O => \out[12]_i_2_n_0\
    );
\out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[16]_i_4_n_0\,
      I1 => \out[12]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[18]_i_7_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[14]_i_4_n_0\,
      O => \out[12]_i_3_n_0\
    );
\out[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(30),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(22),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[12]_i_4_n_0\
    );
\out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[13]_i_2_n_0\,
      O => out_d(13)
    );
\out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[14]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[13]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(13),
      I5 => \out[22]_i_4_n_0\,
      O => \out[13]_i_2_n_0\
    );
\out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[17]_i_4_n_0\,
      I1 => \out[13]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[18]_i_6_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[15]_i_4_n_0\,
      O => \out[13]_i_3_n_0\
    );
\out[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDFFCF"
    )
        port map (
      I0 => data0(31),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(23),
      I3 => \out[22]_i_19_n_0\,
      I4 => \out[3]_i_11_n_0\,
      O => \out[13]_i_4_n_0\
    );
\out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[14]_i_2_n_0\,
      O => out_d(14)
    );
\out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[15]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[14]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(14),
      I5 => \out[22]_i_4_n_0\,
      O => \out[14]_i_2_n_0\
    );
\out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[18]_i_7_n_0\,
      I1 => \out[14]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_12_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[16]_i_4_n_0\,
      O => \out[14]_i_3_n_0\
    );
\out[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(32),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(24),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[14]_i_4_n_0\
    );
\out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[15]_i_2_n_0\,
      O => out_d(15)
    );
\out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[16]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[15]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(15),
      I5 => \out[22]_i_4_n_0\,
      O => \out[15]_i_2_n_0\
    );
\out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[18]_i_6_n_0\,
      I1 => \out[15]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[21]_i_18_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[17]_i_4_n_0\,
      O => \out[15]_i_3_n_0\
    );
\out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF1FD"
    )
        port map (
      I0 => data0(25),
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => data0(33),
      I4 => \out[22]_i_27_n_0\,
      O => \out[15]_i_4_n_0\
    );
\out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[16]_i_2_n_0\,
      O => out_d(16)
    );
\out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[17]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[16]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(16),
      I5 => \out[22]_i_4_n_0\,
      O => \out[16]_i_2_n_0\
    );
\out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[20]_i_12_n_0\,
      I1 => \out[16]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_15_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[18]_i_7_n_0\,
      O => \out[16]_i_3_n_0\
    );
\out[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => data0(34),
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(26),
      I4 => \out[22]_i_19_n_0\,
      O => \out[16]_i_4_n_0\
    );
\out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[17]_i_2_n_0\,
      O => out_d(17)
    );
\out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[17]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(17),
      I5 => \out[22]_i_4_n_0\,
      O => \out[17]_i_2_n_0\
    );
\out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[21]_i_18_n_0\,
      I1 => \out[17]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[18]_i_5_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[18]_i_6_n_0\,
      O => \out[17]_i_3_n_0\
    );
\out[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => data0(35),
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(27),
      I4 => \out[22]_i_19_n_0\,
      O => \out[17]_i_4_n_0\
    );
\out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[18]_i_2_n_0\,
      O => out_d(18)
    );
\out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[18]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(18),
      I5 => \out[22]_i_4_n_0\,
      O => \out[18]_i_2_n_0\
    );
\out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[18]_i_5_n_0\,
      I1 => \out[18]_i_6_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_22_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[21]_i_18_n_0\,
      O => \out[18]_i_3_n_0\
    );
\out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[20]_i_15_n_0\,
      I1 => \out[18]_i_7_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_25_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[20]_i_12_n_0\,
      O => \out[18]_i_4_n_0\
    );
\out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAFFFFFBBFFBB"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => data0(33),
      I2 => data0(25),
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(41),
      I5 => \out[3]_i_11_n_0\,
      O => \out[18]_i_5_n_0\
    );
\out[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(21),
      I1 => data0(37),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(29),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[18]_i_6_n_0\
    );
\out[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(20),
      I1 => data0(36),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(28),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[18]_i_7_n_0\
    );
\out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[19]_i_5_n_0\,
      O => out_d(19)
    );
\out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFFF0000"
    )
        port map (
      I0 => \out[29]_i_2_n_0\,
      I1 => \out[29]_i_3_n_0\,
      I2 => \u4/fract_out_pl1\(23),
      I3 => \out[22]_i_4_n_0\,
      I4 => \out[21]_i_6_n_0\,
      I5 => \out[29]_i_4_n_0\,
      O => \out[19]_i_2_n_0\
    );
\out[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"870F"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[21]_i_8_n_0\,
      I3 => \out[21]_i_9_n_0\,
      O => \out[19]_i_3_n_0\
    );
\out[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[29]_i_3_n_0\,
      I3 => \out[29]_i_2_n_0\,
      O => \out[19]_i_4_n_0\
    );
\out[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(19),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[19]_i_6_n_0\,
      O => \out[19]_i_5_n_0\
    );
\out[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[20]_i_6_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_4_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[18]_i_3_n_0\,
      O => \out[19]_i_6_n_0\
    );
\out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[1]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(1),
      O => out_d(1)
    );
\out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \out[2]_i_3_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_13_n_0\,
      I3 => \out[22]_i_7_n_0\,
      O => \out[1]_i_2_n_0\
    );
\out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => \out[21]_i_4_n_0\,
      I2 => \out[20]_i_2_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(20),
      O => out_d(20)
    );
\out[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[18]_i_4_n_0\,
      O => \out[20]_i_10_n_0\
    );
\out[20]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[17]_i_3_n_0\,
      O => \out[20]_i_11_n_0\
    );
\out[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(22),
      I1 => data0(38),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(30),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[20]_i_12_n_0\
    );
\out[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101011111111"
    )
        port map (
      I0 => data0(45),
      I1 => data0(46),
      I2 => \out[20]_i_20_n_0\,
      I3 => \out[20]_i_21_n_0\,
      I4 => \out[20]_i_22_n_0\,
      I5 => \out[20]_i_23_n_0\,
      O => \out[20]_i_13_n_0\
    );
\out[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => data0(28),
      I1 => data0(44),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(20),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(36),
      O => \out[20]_i_14_n_0\
    );
\out[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAFFFFFBBFFBB"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => data0(32),
      I2 => data0(24),
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(40),
      I5 => \out[3]_i_11_n_0\,
      O => \out[20]_i_15_n_0\
    );
\out[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[17]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[16]_i_3_n_0\,
      O => \out[20]_i_16_n_0\
    );
\out[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[16]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[15]_i_3_n_0\,
      O => \out[20]_i_17_n_0\
    );
\out[20]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[15]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[14]_i_3_n_0\,
      O => \out[20]_i_18_n_0\
    );
\out[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[14]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[13]_i_3_n_0\,
      O => \out[20]_i_19_n_0\
    );
\out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[20]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[20]_i_6_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[21]_i_10_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[20]_i_2_n_0\
    );
\out[20]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(42),
      I1 => data0(41),
      O => \out[20]_i_20_n_0\
    );
\out[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110010"
    )
        port map (
      I0 => data0(38),
      I1 => data0(37),
      I2 => \out[20]_i_24_n_0\,
      I3 => \out[20]_i_25_n_0\,
      I4 => data0(36),
      I5 => data0(35),
      O => \out[20]_i_21_n_0\
    );
\out[20]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(40),
      I1 => data0(39),
      O => \out[20]_i_22_n_0\
    );
\out[20]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(44),
      I1 => data0(43),
      O => \out[20]_i_23_n_0\
    );
\out[20]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(34),
      I1 => data0(33),
      O => \out[20]_i_24_n_0\
    );
\out[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110010"
    )
        port map (
      I0 => data0(31),
      I1 => data0(32),
      I2 => \out[20]_i_26_n_0\,
      I3 => \out[20]_i_27_n_0\,
      I4 => data0(30),
      I5 => data0(29),
      O => \out[20]_i_25_n_0\
    );
\out[20]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(28),
      I1 => data0(27),
      O => \out[20]_i_26_n_0\
    );
\out[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => data0(25),
      I1 => data0(26),
      I2 => data0(22),
      I3 => data0(21),
      I4 => data0(24),
      I5 => data0(23),
      O => \out[20]_i_27_n_0\
    );
\out[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[22]_i_25_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[20]_i_12_n_0\,
      O => \out[20]_i_4_n_0\
    );
\out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFF011111111"
    )
        port map (
      I0 => data0(47),
      I1 => \out[20]_i_13_n_0\,
      I2 => \out[29]_i_7_n_0\,
      I3 => \exp_r_reg_n_0_[0]\,
      I4 => \exp_r_reg_n_0_[1]\,
      I5 => \out[22]_i_17_n_0\,
      O => \out[20]_i_5_n_0\
    );
\out[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[20]_i_14_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[20]_i_15_n_0\,
      O => \out[20]_i_6_n_0\
    );
\out[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[20]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[20]_i_6_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[21]_i_10_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[20]_i_8_n_0\
    );
\out[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[20]_i_6_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_4_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[18]_i_3_n_0\,
      O => \out[20]_i_9_n_0\
    );
\out[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \out[22]_i_22_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[21]_i_18_n_0\,
      I3 => \out[20]_i_5_n_0\,
      I4 => \out[22]_i_18_n_0\,
      O => \out[21]_i_10_n_0\
    );
\out[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \out[29]_i_7_n_0\,
      I1 => data0(47),
      I2 => \u4/exp_next_mi\(8),
      O => \out[21]_i_11_n_0\
    );
\out[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[21]_i_19_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_33_n_0\,
      I4 => \out[22]_i_9_n_0\,
      O => \out[21]_i_12_n_0\
    );
\out[21]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_9_n_0\,
      I1 => \out[3]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_32_n_0\,
      O => \out[21]_i_13_n_0\
    );
\out[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F0F3F02"
    )
        port map (
      I0 => \out[22]_i_32_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[21]_i_20_n_0\,
      I4 => \out[21]_i_19_n_0\,
      I5 => \out[21]_i_21_n_0\,
      O => \out[21]_i_14_n_0\
    );
\out[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D5557575F575"
    )
        port map (
      I0 => \out[22]_i_9_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[22]_i_28_n_0\,
      I4 => \out[22]_i_31_n_0\,
      I5 => \out[22]_i_26_n_0\,
      O => \out[21]_i_15_n_0\
    );
\out[21]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[21]_i_19_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_33_n_0\,
      I4 => \out[22]_i_9_n_0\,
      O => \out[21]_i_16_n_0\
    );
\out[21]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \exp_r_reg_n_0_[4]\,
      I1 => \exp_r_reg_n_0_[3]\,
      I2 => \exp_r_reg_n_0_[0]\,
      I3 => \exp_r_reg_n_0_[1]\,
      I4 => \exp_r_reg_n_0_[2]\,
      O => \out[21]_i_17_n_0\
    );
\out[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(23),
      I1 => data0(39),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(31),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[21]_i_18_n_0\
    );
\out[21]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(22),
      O => \out[21]_i_19_n_0\
    );
\out[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => \out[21]_i_4_n_0\,
      I2 => \out[21]_i_5_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(21),
      O => out_d(21)
    );
\out[21]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(21),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_19_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[21]_i_20_n_0\
    );
\out[21]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(20),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_19_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[21]_i_21_n_0\
    );
\out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77F7F7FFFFFFFFF"
    )
        port map (
      I0 => \out[25]_i_2_n_0\,
      I1 => \out[26]_i_2_n_0\,
      I2 => \out[25]_i_3_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(23),
      I5 => \out[25]_i_4_n_0\,
      O => \out[21]_i_3_n_0\
    );
\out[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFDDDFF"
    )
        port map (
      I0 => \out[29]_i_4_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_7_n_0\,
      I3 => \out[21]_i_8_n_0\,
      I4 => \out[21]_i_9_n_0\,
      I5 => \out[29]_i_3_n_0\,
      O => \out[21]_i_4_n_0\
    );
\out[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_10_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[21]_i_10_n_0\,
      O => \out[21]_i_5_n_0\
    );
\out[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF950095FF"
    )
        port map (
      I0 => \exp_r_reg_n_0_[7]\,
      I1 => \exp_r_reg_n_0_[6]\,
      I2 => \out[29]_i_9_n_0\,
      I3 => data0(47),
      I4 => \out_reg[29]_i_6_n_4\,
      I5 => \out[21]_i_11_n_0\,
      O => \out[21]_i_6_n_0\
    );
\out[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55FDFFFF"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[21]_i_12_n_0\,
      I2 => \out[21]_i_13_n_0\,
      I3 => \out[21]_i_14_n_0\,
      I4 => \out[21]_i_15_n_0\,
      I5 => \out[21]_i_16_n_0\,
      O => \out[21]_i_7_n_0\
    );
\out[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008800B8"
    )
        port map (
      I0 => \out[21]_i_17_n_0\,
      I1 => data0(47),
      I2 => \out_reg[29]_i_6_n_7\,
      I3 => \out[29]_i_7_n_0\,
      I4 => \u4/exp_next_mi\(8),
      O => \out[21]_i_8_n_0\
    );
\out[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out[26]_i_3_n_0\,
      I1 => \out[26]_i_2_n_0\,
      O => \out[21]_i_9_n_0\
    );
\out[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \out[20]_i_6_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[22]_i_24_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[22]_i_25_n_0\,
      O => \out[22]_i_10_n_0\
    );
\out[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFFAAAAFFFF"
    )
        port map (
      I0 => \out[22]_i_26_n_0\,
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(21),
      I3 => \out[22]_i_28_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[20]_i_5_n_0\,
      O => \out[22]_i_11_n_0\
    );
\out[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050007000F000"
    )
        port map (
      I0 => \out[22]_i_29_n_0\,
      I1 => \out[22]_i_30_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[22]_i_28_n_0\,
      I4 => \out[22]_i_31_n_0\,
      I5 => \out[20]_i_5_n_0\,
      O => \out[22]_i_12_n_0\
    );
\out[22]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[22]_i_32_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[3]_i_4_n_0\,
      O => \out[22]_i_13_n_0\
    );
\out[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \out[22]_i_28_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(22),
      I4 => \out[20]_i_5_n_0\,
      I5 => \out[22]_i_33_n_0\,
      O => \out[22]_i_14_n_0\
    );
\out[22]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_8_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[22]_i_10_n_0\,
      O => \out[22]_i_15_n_0\
    );
\out[22]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_10_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[21]_i_10_n_0\,
      O => \out[22]_i_16_n_0\
    );
\out[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \out[21]_i_6_n_0\,
      I1 => \out[21]_i_11_n_0\,
      I2 => \out[26]_i_2_n_0\,
      I3 => \out[21]_i_8_n_0\,
      I4 => \out[29]_i_4_n_0\,
      I5 => \out[22]_i_34_n_0\,
      O => \out[22]_i_17_n_0\
    );
\out[22]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[22]_i_35_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[18]_i_5_n_0\,
      O => \out[22]_i_18_n_0\
    );
\out[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \out[29]_i_5_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_11_n_0\,
      I3 => \out[22]_i_36_n_0\,
      I4 => \out[22]_i_34_n_0\,
      I5 => \out[22]_i_37_n_0\,
      O => \out[22]_i_19_n_0\
    );
\out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \out[19]_i_4_n_0\,
      I1 => \out[19]_i_3_n_0\,
      I2 => \out[19]_i_2_n_0\,
      I3 => out_d(29),
      I4 => \out[21]_i_3_n_0\,
      O => \out[22]_i_2_n_0\
    );
\out[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F5050101F5F5F"
    )
        port map (
      I0 => data0(47),
      I1 => data0(31),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(23),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(39),
      O => \out[22]_i_20_n_0\
    );
\out[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C555C5C5C555C555"
    )
        port map (
      I0 => \out[22]_i_38_n_0\,
      I1 => \out[25]_i_5_n_0\,
      I2 => \out[21]_i_6_n_0\,
      I3 => \out[21]_i_11_n_0\,
      I4 => \out[22]_i_36_n_0\,
      I5 => \out[22]_i_34_n_0\,
      O => \out[22]_i_21_n_0\
    );
\out[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F305F3F"
    )
        port map (
      I0 => data0(27),
      I1 => data0(43),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(35),
      I5 => \out[22]_i_19_n_0\,
      O => \out[22]_i_22_n_0\
    );
\out[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454445445555"
    )
        port map (
      I0 => data0(47),
      I1 => data0(46),
      I2 => data0(45),
      I3 => data0(44),
      I4 => \out[22]_i_39_n_0\,
      I5 => \out[22]_i_40_n_0\,
      O => \out[22]_i_23_n_0\
    );
\out[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => data0(30),
      I1 => data0(46),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(22),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(38),
      O => \out[22]_i_24_n_0\
    );
\out[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F305F3F"
    )
        port map (
      I0 => data0(26),
      I1 => data0(42),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(34),
      I5 => \out[22]_i_19_n_0\,
      O => \out[22]_i_25_n_0\
    );
\out[22]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => data0(23),
      I2 => \out[22]_i_27_n_0\,
      I3 => \out[3]_i_11_n_0\,
      O => \out[22]_i_26_n_0\
    );
\out[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \out[21]_i_17_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_11_n_0\,
      I3 => \out[22]_i_36_n_0\,
      I4 => \out[22]_i_34_n_0\,
      I5 => \out[22]_i_41_n_0\,
      O => \out[22]_i_27_n_0\
    );
\out[22]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out[3]_i_11_n_0\,
      I1 => \out[22]_i_19_n_0\,
      O => \out[22]_i_28_n_0\
    );
\out[22]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(20),
      O => \out[22]_i_29_n_0\
    );
\out[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_8_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[22]_i_10_n_0\,
      O => \out[22]_i_3_n_0\
    );
\out[22]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(22),
      O => \out[22]_i_30_n_0\
    );
\out[22]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(21),
      O => \out[22]_i_31_n_0\
    );
\out[22]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(23),
      I4 => \out[22]_i_19_n_0\,
      O => \out[22]_i_32_n_0\
    );
\out[22]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000800"
    )
        port map (
      I0 => data0(24),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(20),
      I5 => \out[22]_i_27_n_0\,
      O => \out[22]_i_33_n_0\
    );
\out[22]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \out[29]_i_3_n_0\,
      I1 => \out[25]_i_4_n_0\,
      I2 => \out[25]_i_3_n_0\,
      I3 => \out[25]_i_2_n_0\,
      O => \out[22]_i_34_n_0\
    );
\out[22]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => data0(29),
      I1 => data0(45),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(21),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(37),
      O => \out[22]_i_35_n_0\
    );
\out[22]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out[29]_i_4_n_0\,
      I1 => \out[21]_i_8_n_0\,
      I2 => \out[26]_i_2_n_0\,
      O => \out[22]_i_36_n_0\
    );
\out[22]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out[22]_i_41_n_0\,
      I1 => \out[22]_i_42_n_0\,
      I2 => \out[22]_i_43_n_0\,
      O => \out[22]_i_37_n_0\
    );
\out[22]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => data0(47),
      I1 => data0(46),
      I2 => data0(45),
      I3 => \out[22]_i_44_n_0\,
      I4 => \out[22]_i_45_n_0\,
      O => \out[22]_i_38_n_0\
    );
\out[22]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEE0E"
    )
        port map (
      I0 => \out[22]_i_46_n_0\,
      I1 => \out[22]_i_47_n_0\,
      I2 => data0(34),
      I3 => data0(37),
      I4 => data0(35),
      I5 => \out[22]_i_48_n_0\,
      O => \out[22]_i_39_n_0\
    );
\out[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077754040"
    )
        port map (
      I0 => \out[22]_i_11_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_12_n_0\,
      I3 => \out[22]_i_13_n_0\,
      I4 => \out[22]_i_14_n_0\,
      I5 => \out[22]_i_7_n_0\,
      O => \out[22]_i_4_n_0\
    );
\out[22]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F4"
    )
        port map (
      I0 => data0(40),
      I1 => data0(39),
      I2 => data0(41),
      I3 => data0(42),
      I4 => data0(43),
      I5 => data0(45),
      O => \out[22]_i_40_n_0\
    );
\out[22]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \out[22]_i_44_n_0\,
      I1 => data0(45),
      I2 => data0(46),
      I3 => data0(47),
      I4 => \out[22]_i_49_n_0\,
      O => \out[22]_i_41_n_0\
    );
\out[22]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => data0(22),
      I1 => data0(21),
      I2 => data0(24),
      I3 => data0(23),
      I4 => data0(20),
      O => \out[22]_i_42_n_0\
    );
\out[22]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => data0(30),
      I1 => data0(29),
      I2 => data0(32),
      I3 => data0(31),
      I4 => \out[22]_i_50_n_0\,
      O => \out[22]_i_43_n_0\
    );
\out[22]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(43),
      I1 => data0(44),
      I2 => data0(41),
      I3 => data0(42),
      O => \out[22]_i_44_n_0\
    );
\out[22]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF777755555555"
    )
        port map (
      I0 => \out[22]_i_51_n_0\,
      I1 => \out[22]_i_52_n_0\,
      I2 => data0(20),
      I3 => \out[22]_i_53_n_0\,
      I4 => \out[22]_i_50_n_0\,
      I5 => \out[22]_i_54_n_0\,
      O => \out[22]_i_45_n_0\
    );
\out[22]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F02"
    )
        port map (
      I0 => data0(29),
      I1 => data0(30),
      I2 => data0(32),
      I3 => data0(31),
      I4 => data0(37),
      I5 => data0(33),
      O => \out[22]_i_46_n_0\
    );
\out[22]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => data0(22),
      I1 => data0(21),
      I2 => data0(27),
      I3 => data0(23),
      I4 => data0(25),
      I5 => \out[22]_i_55_n_0\,
      O => \out[22]_i_47_n_0\
    );
\out[22]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => data0(38),
      I1 => data0(36),
      I2 => data0(37),
      I3 => data0(40),
      I4 => data0(42),
      O => \out[22]_i_48_n_0\
    );
\out[22]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => data0(37),
      I1 => data0(38),
      I2 => data0(40),
      I3 => data0(39),
      I4 => \out[22]_i_54_n_0\,
      O => \out[22]_i_49_n_0\
    );
\out[22]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(27),
      I1 => data0(28),
      I2 => data0(25),
      I3 => data0(26),
      O => \out[22]_i_50_n_0\
    );
\out[22]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(39),
      I1 => data0(40),
      I2 => data0(38),
      I3 => data0(37),
      O => \out[22]_i_51_n_0\
    );
\out[22]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(31),
      I1 => data0(32),
      I2 => data0(29),
      I3 => data0(30),
      O => \out[22]_i_52_n_0\
    );
\out[22]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(23),
      I1 => data0(24),
      I2 => data0(21),
      I3 => data0(22),
      O => \out[22]_i_53_n_0\
    );
\out[22]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(35),
      I1 => data0(36),
      I2 => data0(33),
      I3 => data0(34),
      O => \out[22]_i_54_n_0\
    );
\out[22]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFEFAFFFAFEFAFE"
    )
        port map (
      I0 => data0(28),
      I1 => data0(26),
      I2 => \out[22]_i_56_n_0\,
      I3 => data0(27),
      I4 => data0(25),
      I5 => data0(24),
      O => \out[22]_i_55_n_0\
    );
\out[22]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(32),
      I1 => data0(30),
      O => \out[22]_i_56_n_0\
    );
\out[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444440"
    )
        port map (
      I0 => \out[29]_i_7_n_0\,
      I1 => \out[22]_i_17_n_0\,
      I2 => \exp_r_reg_n_0_[6]\,
      I3 => \out[29]_i_9_n_0\,
      I4 => \exp_r_reg_n_0_[7]\,
      O => \out[22]_i_7_n_0\
    );
\out[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \out[22]_i_18_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[22]_i_20_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[22]_i_22_n_0\,
      O => \out[22]_i_8_n_0\
    );
\out[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101F"
    )
        port map (
      I0 => \exp_r_reg_n_0_[0]\,
      I1 => \out[29]_i_7_n_0\,
      I2 => \out[22]_i_17_n_0\,
      I3 => \out[22]_i_23_n_0\,
      O => \out[22]_i_9_n_0\
    );
\out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out[25]_i_3_n_0\,
      I1 => \out[22]_i_4_n_0\,
      I2 => \u4/fract_out_pl1\(23),
      O => \out[23]_i_1_n_0\
    );
\out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[25]_i_4_n_0\,
      I3 => \out[25]_i_3_n_0\,
      O => out_d(24)
    );
\out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[25]_i_2_n_0\,
      I3 => \out[25]_i_3_n_0\,
      I4 => \out[25]_i_4_n_0\,
      O => out_d(25)
    );
\out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03110300"
    )
        port map (
      I0 => \u4/exp_next_mi\(8),
      I1 => \out[29]_i_7_n_0\,
      I2 => \out[25]_i_5_n_0\,
      I3 => data0(47),
      I4 => \out_reg[26]_i_5_n_5\,
      O => \out[25]_i_2_n_0\
    );
\out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8BBABB8A88BAB8"
    )
        port map (
      I0 => data0(46),
      I1 => \out[29]_i_7_n_0\,
      I2 => data0(47),
      I3 => \u4/exp_next_mi\(8),
      I4 => \exp_r_reg_n_0_[0]\,
      I5 => \out_reg[26]_i_5_n_7\,
      O => \out[25]_i_3_n_0\
    );
\out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89CDCD8988CCCC88"
    )
        port map (
      I0 => \out[29]_i_7_n_0\,
      I1 => data0(47),
      I2 => \u4/exp_next_mi\(8),
      I3 => \exp_r_reg_n_0_[1]\,
      I4 => \exp_r_reg_n_0_[0]\,
      I5 => \out_reg[26]_i_5_n_6\,
      O => \out[25]_i_4_n_0\
    );
\out[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \exp_r_reg_n_0_[2]\,
      I1 => \exp_r_reg_n_0_[0]\,
      I2 => \exp_r_reg_n_0_[1]\,
      O => \out[25]_i_5_n_0\
    );
\out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[26]_i_2_n_0\,
      I3 => \out[26]_i_3_n_0\,
      O => out_d(26)
    );
\out[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out[26]_i_7_n_0\,
      I1 => \exp_r_reg_n_0_[1]\,
      O => \out[26]_i_10_n_0\
    );
\out[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \exp_r_reg_n_0_[0]\,
      I1 => \out[22]_i_23_n_0\,
      O => \out[26]_i_11_n_0\
    );
\out[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01310030"
    )
        port map (
      I0 => \u4/exp_next_mi\(8),
      I1 => \out[29]_i_7_n_0\,
      I2 => data0(47),
      I3 => \out[26]_i_4_n_0\,
      I4 => \out_reg[26]_i_5_n_4\,
      O => \out[26]_i_2_n_0\
    );
\out[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out[25]_i_3_n_0\,
      I1 => \out[25]_i_4_n_0\,
      I2 => \out[25]_i_2_n_0\,
      O => \out[26]_i_3_n_0\
    );
\out[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \exp_r_reg_n_0_[3]\,
      I1 => \exp_r_reg_n_0_[2]\,
      I2 => \exp_r_reg_n_0_[1]\,
      I3 => \exp_r_reg_n_0_[0]\,
      O => \out[26]_i_4_n_0\
    );
\out[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8700"
    )
        port map (
      I0 => \out[20]_i_13_n_0\,
      I1 => \out[22]_i_23_n_0\,
      I2 => \out[22]_i_38_n_0\,
      I3 => \exp_r_reg_n_0_[2]\,
      O => \out[26]_i_6_n_0\
    );
\out[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => data0(47),
      I1 => \out[20]_i_13_n_0\,
      I2 => \out[22]_i_23_n_0\,
      O => \out[26]_i_7_n_0\
    );
\out[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out[3]_i_12_n_0\,
      I1 => \out[29]_i_19_n_0\,
      I2 => \out[26]_i_6_n_0\,
      I3 => \exp_r_reg_n_0_[3]\,
      O => \out[26]_i_8_n_0\
    );
\out[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \out[20]_i_13_n_0\,
      I1 => \out[22]_i_23_n_0\,
      I2 => \out[22]_i_38_n_0\,
      I3 => \exp_r_reg_n_0_[2]\,
      I4 => \out[26]_i_7_n_0\,
      O => \out[26]_i_9_n_0\
    );
\out[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[19]_i_3_n_0\,
      O => out_d(27)
    );
\out[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[19]_i_4_n_0\,
      O => out_d(28)
    );
\out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \out[29]_i_2_n_0\,
      I1 => \out[29]_i_3_n_0\,
      I2 => \u4/fract_out_pl1\(23),
      I3 => \out[22]_i_4_n_0\,
      I4 => \out[29]_i_4_n_0\,
      O => out_d(29)
    );
\out[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \out[22]_i_37_n_0\,
      O => \out[29]_i_10_n_0\
    );
\out[29]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \out[22]_i_41_n_0\,
      I1 => \out[3]_i_12_n_0\,
      I2 => \out[29]_i_19_n_0\,
      I3 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_11_n_0\
    );
\out[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \out[3]_i_12_n_0\,
      I1 => \out[29]_i_19_n_0\,
      I2 => \exp_r_reg_n_0_[3]\,
      O => \out[29]_i_12_n_0\
    );
\out[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \exp_r_reg_n_0_[6]\,
      I1 => \exp_r_reg_n_0_[7]\,
      O => \out[29]_i_13_n_0\
    );
\out[29]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \out[22]_i_37_n_0\,
      I2 => \exp_r_reg_n_0_[6]\,
      O => \out[29]_i_14_n_0\
    );
\out[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF750075008AFF"
    )
        port map (
      I0 => \out[22]_i_41_n_0\,
      I1 => \out[3]_i_12_n_0\,
      I2 => \out[29]_i_19_n_0\,
      I3 => \exp_r_reg_n_0_[4]\,
      I4 => \out[22]_i_37_n_0\,
      I5 => \exp_r_reg_n_0_[5]\,
      O => \out[29]_i_15_n_0\
    );
\out[29]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B90D46F"
    )
        port map (
      I0 => \out[3]_i_12_n_0\,
      I1 => \out[29]_i_19_n_0\,
      I2 => \exp_r_reg_n_0_[3]\,
      I3 => \out[22]_i_41_n_0\,
      I4 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_16_n_0\
    );
\out[29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \exp_r_reg_n_0_[0]\,
      I1 => \exp_r_reg_n_0_[1]\,
      I2 => \exp_r_reg_n_0_[6]\,
      I3 => \exp_r_reg_n_0_[2]\,
      O => \out[29]_i_17_n_0\
    );
\out[29]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exp_r_reg_n_0_[7]\,
      O => \out[29]_i_18_n_0\
    );
\out[29]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out[20]_i_13_n_0\,
      I1 => \out[22]_i_23_n_0\,
      I2 => \out[22]_i_38_n_0\,
      O => \out[29]_i_19_n_0\
    );
\out[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out[21]_i_9_n_0\,
      I1 => \out[21]_i_8_n_0\,
      O => \out[29]_i_2_n_0\
    );
\out[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77FF47"
    )
        port map (
      I0 => \out[29]_i_5_n_0\,
      I1 => data0(47),
      I2 => \out_reg[29]_i_6_n_6\,
      I3 => \out[29]_i_7_n_0\,
      I4 => \u4/exp_next_mi\(8),
      O => \out[29]_i_3_n_0\
    );
\out[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000606000006F60"
    )
        port map (
      I0 => \exp_r_reg_n_0_[6]\,
      I1 => \out[29]_i_9_n_0\,
      I2 => data0(47),
      I3 => \out_reg[29]_i_6_n_5\,
      I4 => \out[29]_i_7_n_0\,
      I5 => \u4/exp_next_mi\(8),
      O => \out[29]_i_4_n_0\
    );
\out[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \exp_r_reg_n_0_[2]\,
      I2 => \exp_r_reg_n_0_[1]\,
      I3 => \exp_r_reg_n_0_[0]\,
      I4 => \exp_r_reg_n_0_[3]\,
      I5 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_5_n_0\
    );
\out[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \exp_r_reg_n_0_[3]\,
      I1 => \exp_r_reg_n_0_[5]\,
      I2 => \exp_r_reg_n_0_[4]\,
      I3 => \exp_r_reg_n_0_[7]\,
      I4 => \out[29]_i_17_n_0\,
      O => \out[29]_i_7_n_0\
    );
\out[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \exp_r_reg_n_0_[2]\,
      I2 => \exp_r_reg_n_0_[1]\,
      I3 => \exp_r_reg_n_0_[0]\,
      I4 => \exp_r_reg_n_0_[3]\,
      I5 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_9_n_0\
    );
\out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[2]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(2),
      O => out_d(2)
    );
\out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA300A3"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_9_n_0\,
      I4 => \out[2]_i_3_n_0\,
      I5 => \out[22]_i_7_n_0\,
      O => \out[2]_i_2_n_0\
    );
\out[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \out[22]_i_33_n_0\,
      I1 => \out[4]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      O => \out[2]_i_3_n_0\
    );
\out[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[19]_i_2_n_0\,
      O => out_d(30)
    );
\out[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(2),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[2]_i_2_n_0\,
      O => \out[31]_i_11_n_0\
    );
\out[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(3),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[3]_i_2_n_0\,
      O => \out[31]_i_12_n_0\
    );
\out[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out[0]_i_2_n_0\,
      I1 => \out[22]_i_4_n_0\,
      O => \out[31]_i_13_n_0\
    );
\out[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(1),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[1]_i_2_n_0\,
      O => \out[31]_i_14_n_0\
    );
\out[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0EEE0"
    )
        port map (
      I0 => \out[5]_i_2_n_0\,
      I1 => \out[4]_i_2_n_0\,
      I2 => \out[21]_i_3_n_0\,
      I3 => \out[21]_i_4_n_0\,
      I4 => \out[7]_i_2_n_0\,
      I5 => \out[6]_i_2_n_0\,
      O => \out[31]_i_15_n_0\
    );
\out[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(10),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[10]_i_2_n_0\,
      O => \out[31]_i_16_n_0\
    );
\out[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(11),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[11]_i_2_n_0\,
      O => \out[31]_i_17_n_0\
    );
\out[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(8),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[8]_i_2_n_0\,
      O => \out[31]_i_18_n_0\
    );
\out[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(9),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[9]_i_2_n_0\,
      O => \out[31]_i_19_n_0\
    );
\out[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0EEE0"
    )
        port map (
      I0 => \out[13]_i_2_n_0\,
      I1 => \out[12]_i_2_n_0\,
      I2 => \out[21]_i_3_n_0\,
      I3 => \out[21]_i_4_n_0\,
      I4 => \out[15]_i_2_n_0\,
      I5 => \out[14]_i_2_n_0\,
      O => \out[31]_i_20_n_0\
    );
\out[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFCFCFC"
    )
        port map (
      I0 => \out[26]_i_3_n_0\,
      I1 => \out[26]_i_2_n_0\,
      I2 => \out[21]_i_8_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(23),
      O => \out[31]_i_21_n_0\
    );
\out[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFAFAFA"
    )
        port map (
      I0 => \out[25]_i_4_n_0\,
      I1 => \out[25]_i_3_n_0\,
      I2 => \out[25]_i_2_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(23),
      O => \out[31]_i_22_n_0\
    );
\out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => \out[31]_i_11_n_0\,
      I1 => \out[31]_i_12_n_0\,
      I2 => \out[22]_i_2_n_0\,
      I3 => \out[31]_i_13_n_0\,
      I4 => \out[31]_i_14_n_0\,
      I5 => \out[31]_i_15_n_0\,
      O => \out[31]_i_4_n_0\
    );
\out[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => \out[31]_i_16_n_0\,
      I1 => \out[31]_i_17_n_0\,
      I2 => \out[22]_i_2_n_0\,
      I3 => \out[31]_i_18_n_0\,
      I4 => \out[31]_i_19_n_0\,
      I5 => \out[31]_i_20_n_0\,
      O => \out[31]_i_5_n_0\
    );
\out[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => \out[21]_i_4_n_0\,
      I2 => \out[22]_i_3_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(22),
      O => out_d(22)
    );
\out[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0EEE0"
    )
        port map (
      I0 => \out[17]_i_2_n_0\,
      I1 => \out[16]_i_2_n_0\,
      I2 => \out[21]_i_3_n_0\,
      I3 => \out[21]_i_4_n_0\,
      I4 => \out[19]_i_5_n_0\,
      I5 => \out[18]_i_2_n_0\,
      O => \out[31]_i_9_n_0\
    );
\out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[3]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(3),
      O => out_d(3)
    );
\out[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \out[2]_i_3_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_13_n_0\,
      I3 => \out[22]_i_7_n_0\,
      O => \out[3]_i_10_n_0\
    );
\out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080BFBBBFBF"
    )
        port map (
      I0 => \out[26]_i_4_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_11_n_0\,
      I3 => \out[22]_i_36_n_0\,
      I4 => \out[22]_i_34_n_0\,
      I5 => \out[3]_i_12_n_0\,
      O => \out[3]_i_11_n_0\
    );
\out[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \out[3]_i_13_n_0\,
      I1 => \out[22]_i_43_n_0\,
      I2 => \out[22]_i_42_n_0\,
      I3 => \out[22]_i_49_n_0\,
      O => \out[3]_i_12_n_0\
    );
\out[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(47),
      I1 => data0(46),
      I2 => data0(45),
      I3 => \out[22]_i_44_n_0\,
      O => \out[3]_i_13_n_0\
    );
\out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A300A3000000FF"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[4]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[3]_i_2_n_0\
    );
\out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000800"
    )
        port map (
      I0 => data0(25),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(21),
      I5 => \out[22]_i_27_n_0\,
      O => \out[3]_i_4_n_0\
    );
\out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1FFFDFF"
    )
        port map (
      I0 => data0(23),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(27),
      I5 => \out[22]_i_27_n_0\,
      O => \out[3]_i_5_n_0\
    );
\out[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[0]_i_2_n_0\,
      O => \out[3]_i_6_n_0\
    );
\out[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[5]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[4]_i_3_n_0\,
      O => \out[3]_i_7_n_0\
    );
\out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A300A3000000FF"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[4]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[3]_i_8_n_0\
    );
\out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA300A3"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_9_n_0\,
      I4 => \out[2]_i_3_n_0\,
      I5 => \out[22]_i_7_n_0\,
      O => \out[3]_i_9_n_0\
    );
\out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[4]_i_2_n_0\,
      O => out_d(4)
    );
\out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[5]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[4]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(4),
      I5 => \out[22]_i_4_n_0\,
      O => \out[4]_i_2_n_0\
    );
\out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BB8BBB8B"
    )
        port map (
      I0 => \out[4]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_28_n_0\,
      I3 => \out[4]_i_5_n_0\,
      I4 => \out[10]_i_4_n_0\,
      I5 => \out[22]_i_21_n_0\,
      O => \out[4]_i_3_n_0\
    );
\out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1FFFDFF"
    )
        port map (
      I0 => data0(22),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(26),
      I5 => \out[22]_i_27_n_0\,
      O => \out[4]_i_4_n_0\
    );
\out[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(24),
      O => \out[4]_i_5_n_0\
    );
\out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[5]_i_2_n_0\,
      O => out_d(5)
    );
\out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[6]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[5]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(5),
      I5 => \out[22]_i_4_n_0\,
      O => \out[5]_i_2_n_0\
    );
\out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB888B8B"
    )
        port map (
      I0 => \out[3]_i_5_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[7]_i_4_n_0\,
      I3 => \out[11]_i_10_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[5]_i_3_n_0\
    );
\out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[6]_i_2_n_0\,
      O => out_d(6)
    );
\out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[7]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[6]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(6),
      I5 => \out[22]_i_4_n_0\,
      O => \out[6]_i_2_n_0\
    );
\out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0505F505F"
    )
        port map (
      I0 => \out[6]_i_4_n_0\,
      I1 => \out[10]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[8]_i_9_n_0\,
      I4 => \out[12]_i_4_n_0\,
      I5 => \out[22]_i_21_n_0\,
      O => \out[6]_i_3_n_0\
    );
\out[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => data0(24),
      I3 => \out[22]_i_27_n_0\,
      O => \out[6]_i_4_n_0\
    );
\out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[7]_i_2_n_0\,
      O => out_d(7)
    );
\out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[8]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[7]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(7),
      I5 => \out[22]_i_4_n_0\,
      O => \out[7]_i_2_n_0\
    );
\out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0505F505F"
    )
        port map (
      I0 => \out[7]_i_4_n_0\,
      I1 => \out[11]_i_10_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[7]_i_5_n_0\,
      I4 => \out[13]_i_4_n_0\,
      I5 => \out[22]_i_21_n_0\,
      O => \out[7]_i_3_n_0\
    );
\out[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \out[3]_i_11_n_0\,
      I1 => \out[22]_i_19_n_0\,
      I2 => data0(25),
      I3 => \out[22]_i_27_n_0\,
      O => \out[7]_i_4_n_0\
    );
\out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => data0(27),
      I3 => \out[22]_i_27_n_0\,
      O => \out[7]_i_5_n_0\
    );
\out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[8]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(8),
      O => out_d(8)
    );
\out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[8]_i_4_n_0\,
      O => \out[8]_i_2_n_0\
    );
\out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC05F5FCFC05050"
    )
        port map (
      I0 => \out[8]_i_9_n_0\,
      I1 => \out[12]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[14]_i_4_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[10]_i_4_n_0\,
      O => \out[8]_i_4_n_0\
    );
\out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[8]_i_4_n_0\,
      O => \out[8]_i_5_n_0\
    );
\out[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[8]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[7]_i_3_n_0\,
      O => \out[8]_i_6_n_0\
    );
\out[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[7]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[6]_i_3_n_0\,
      O => \out[8]_i_7_n_0\
    );
\out[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[6]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[5]_i_3_n_0\,
      O => \out[8]_i_8_n_0\
    );
\out[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => data0(26),
      I3 => \out[22]_i_27_n_0\,
      O => \out[8]_i_9_n_0\
    );
\out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[9]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(9),
      O => out_d(9)
    );
\out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[10]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[9]_i_2_n_0\
    );
\out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F7F7"
    )
        port map (
      I0 => \out[22]_i_28_n_0\,
      I1 => data0(27),
      I2 => \out[22]_i_27_n_0\,
      I3 => \out[13]_i_4_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[9]_i_3_n_0\
    );
\out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => u0_n_2,
      Q => \^d\(0),
      R => '0'
    );
\out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(10),
      Q => \^d\(10),
      R => u0_n_3
    );
\out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(11),
      Q => \^d\(11),
      R => u0_n_3
    );
\out_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[8]_i_3_n_0\,
      CO(3) => \out_reg[11]_i_3_n_0\,
      CO(2) => \out_reg[11]_i_3_n_1\,
      CO(1) => \out_reg[11]_i_3_n_2\,
      CO(0) => \out_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(12 downto 9),
      S(3) => \out[11]_i_6_n_0\,
      S(2) => \out[11]_i_7_n_0\,
      S(1) => \out[11]_i_8_n_0\,
      S(0) => \out[11]_i_9_n_0\
    );
\out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(12),
      Q => \^d\(12),
      R => u0_n_3
    );
\out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(13),
      Q => \^d\(13),
      R => u0_n_3
    );
\out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(14),
      Q => \^d\(14),
      R => u0_n_3
    );
\out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(15),
      Q => \^d\(15),
      R => u0_n_3
    );
\out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(16),
      Q => \^d\(16),
      R => u0_n_3
    );
\out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(17),
      Q => \^d\(17),
      R => u0_n_3
    );
\out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(18),
      Q => \^d\(18),
      R => u0_n_3
    );
\out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(19),
      Q => \^d\(19),
      R => u0_n_3
    );
\out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(1),
      Q => \^d\(1),
      R => u0_n_3
    );
\out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(20),
      Q => \^d\(20),
      R => u0_n_3
    );
\out_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[20]_i_7_n_0\,
      CO(3) => \out_reg[20]_i_3_n_0\,
      CO(2) => \out_reg[20]_i_3_n_1\,
      CO(1) => \out_reg[20]_i_3_n_2\,
      CO(0) => \out_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(20 downto 17),
      S(3) => \out[20]_i_8_n_0\,
      S(2) => \out[20]_i_9_n_0\,
      S(1) => \out[20]_i_10_n_0\,
      S(0) => \out[20]_i_11_n_0\
    );
\out_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[11]_i_3_n_0\,
      CO(3) => \out_reg[20]_i_7_n_0\,
      CO(2) => \out_reg[20]_i_7_n_1\,
      CO(1) => \out_reg[20]_i_7_n_2\,
      CO(0) => \out_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(16 downto 13),
      S(3) => \out[20]_i_16_n_0\,
      S(2) => \out[20]_i_17_n_0\,
      S(1) => \out[20]_i_18_n_0\,
      S(0) => \out[20]_i_19_n_0\
    );
\out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(21),
      Q => \^d\(21),
      R => u0_n_3
    );
\out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => u0_n_1,
      Q => \^d\(22),
      R => '0'
    );
\out_reg[22]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[20]_i_3_n_0\,
      CO(3) => \NLW_out_reg[22]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \u4/fract_out_pl1\(23),
      CO(1) => \NLW_out_reg[22]_i_5_CO_UNCONNECTED\(1),
      CO(0) => \out_reg[22]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_reg[22]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \u4/fract_out_pl1\(22 downto 21),
      S(3 downto 2) => B"01",
      S(1) => \out[22]_i_15_n_0\,
      S(0) => \out[22]_i_16_n_0\
    );
\out_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \out[23]_i_1_n_0\,
      Q => \^d\(23),
      S => u0_n_3
    );
\out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(24),
      Q => \^d\(24),
      S => u0_n_3
    );
\out_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(25),
      Q => \^d\(25),
      S => u0_n_3
    );
\out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(26),
      Q => \^d\(26),
      S => u0_n_3
    );
\out_reg[26]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_reg[26]_i_5_n_0\,
      CO(2) => \out_reg[26]_i_5_n_1\,
      CO(1) => \out_reg[26]_i_5_n_2\,
      CO(0) => \out_reg[26]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \out[26]_i_6_n_0\,
      DI(2) => \out[26]_i_7_n_0\,
      DI(1) => \exp_r_reg_n_0_[1]\,
      DI(0) => \exp_r_reg_n_0_[0]\,
      O(3) => \out_reg[26]_i_5_n_4\,
      O(2) => \out_reg[26]_i_5_n_5\,
      O(1) => \out_reg[26]_i_5_n_6\,
      O(0) => \out_reg[26]_i_5_n_7\,
      S(3) => \out[26]_i_8_n_0\,
      S(2) => \out[26]_i_9_n_0\,
      S(1) => \out[26]_i_10_n_0\,
      S(0) => \out[26]_i_11_n_0\
    );
\out_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(27),
      Q => \^d\(27),
      S => u0_n_3
    );
\out_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(28),
      Q => \^d\(28),
      S => u0_n_3
    );
\out_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(29),
      Q => \^d\(29),
      S => u0_n_3
    );
\out_reg[29]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[26]_i_5_n_0\,
      CO(3) => \out_reg[29]_i_6_n_0\,
      CO(2) => \out_reg[29]_i_6_n_1\,
      CO(1) => \out_reg[29]_i_6_n_2\,
      CO(0) => \out_reg[29]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \exp_r_reg_n_0_[6]\,
      DI(2) => \out[29]_i_10_n_0\,
      DI(1) => \out[29]_i_11_n_0\,
      DI(0) => \out[29]_i_12_n_0\,
      O(3) => \out_reg[29]_i_6_n_4\,
      O(2) => \out_reg[29]_i_6_n_5\,
      O(1) => \out_reg[29]_i_6_n_6\,
      O(0) => \out_reg[29]_i_6_n_7\,
      S(3) => \out[29]_i_13_n_0\,
      S(2) => \out[29]_i_14_n_0\,
      S(1) => \out[29]_i_15_n_0\,
      S(0) => \out[29]_i_16_n_0\
    );
\out_reg[29]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[29]_i_6_n_0\,
      CO(3 downto 0) => \NLW_out_reg[29]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_reg[29]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \u4/exp_next_mi\(8),
      S(3 downto 1) => B"000",
      S(0) => \out[29]_i_18_n_0\
    );
\out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(2),
      Q => \^d\(2),
      R => u0_n_3
    );
\out_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(30),
      Q => \^d\(30),
      S => u0_n_3
    );
\out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_reg0,
      Q => \^d\(31),
      R => '0'
    );
\out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(3),
      Q => \^d\(3),
      R => u0_n_3
    );
\out_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_reg[3]_i_3_n_0\,
      CO(2) => \out_reg[3]_i_3_n_1\,
      CO(1) => \out_reg[3]_i_3_n_2\,
      CO(0) => \out_reg[3]_i_3_n_3\,
      CYINIT => \out[3]_i_6_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(4 downto 1),
      S(3) => \out[3]_i_7_n_0\,
      S(2) => \out[3]_i_8_n_0\,
      S(1) => \out[3]_i_9_n_0\,
      S(0) => \out[3]_i_10_n_0\
    );
\out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(4),
      Q => \^d\(4),
      R => u0_n_3
    );
\out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(5),
      Q => \^d\(5),
      R => u0_n_3
    );
\out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(6),
      Q => \^d\(6),
      R => u0_n_3
    );
\out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(7),
      Q => \^d\(7),
      R => u0_n_3
    );
\out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(8),
      Q => \^d\(8),
      R => u0_n_3
    );
\out_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[3]_i_3_n_0\,
      CO(3) => \out_reg[8]_i_3_n_0\,
      CO(2) => \out_reg[8]_i_3_n_1\,
      CO(1) => \out_reg[8]_i_3_n_2\,
      CO(0) => \out_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(8 downto 5),
      S(3) => \out[8]_i_5_n_0\,
      S(2) => \out[8]_i_6_n_0\,
      S(1) => \out[8]_i_7_n_0\,
      S(0) => \out[8]_i_8_n_0\
    );
\out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(9),
      Q => \^d\(9),
      R => u0_n_3
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sign_fasu,
      Q => sign,
      R => '0'
    );
\spam_result[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(0),
      O => \out_reg[0]_0\
    );
\spam_result[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(10),
      O => \out_reg[10]_0\
    );
\spam_result[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(11),
      O => \out_reg[11]_0\
    );
\spam_result[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(12),
      O => \out_reg[12]_0\
    );
\spam_result[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(13),
      O => \out_reg[13]_0\
    );
\spam_result[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(14),
      O => \out_reg[14]_0\
    );
\spam_result[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(15),
      O => \out_reg[15]_0\
    );
\spam_result[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(16),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(16),
      O => \out_reg[16]_0\
    );
\spam_result[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(17),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(17),
      O => \out_reg[17]_0\
    );
\spam_result[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(18),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(18),
      O => \out_reg[18]_0\
    );
\spam_result[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(19),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(19),
      O => \out_reg[19]_0\
    );
\spam_result[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(1),
      O => \out_reg[1]_0\
    );
\spam_result[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(20),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(20),
      O => \out_reg[20]_0\
    );
\spam_result[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(21),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(21),
      O => \out_reg[21]_0\
    );
\spam_result[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(22),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(22),
      O => \out_reg[22]_0\
    );
\spam_result[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(23),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(23),
      O => \out_reg[23]_0\
    );
\spam_result[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(24),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(24),
      O => \out_reg[24]_0\
    );
\spam_result[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(25),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(25),
      O => \out_reg[25]_0\
    );
\spam_result[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(26),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(26),
      O => \out_reg[26]_0\
    );
\spam_result[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(27),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(27),
      O => \out_reg[27]_0\
    );
\spam_result[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(28),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(28),
      O => \out_reg[28]_0\
    );
\spam_result[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(29),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(29),
      O => \out_reg[29]_0\
    );
\spam_result[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(2),
      O => \out_reg[2]_0\
    );
\spam_result[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(30),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(30),
      O => \out_reg[30]_0\
    );
\spam_result[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(31),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(31),
      O => \out_reg[31]_0\
    );
\spam_result[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(3),
      O => \out_reg[3]_0\
    );
\spam_result[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(4),
      O => \out_reg[4]_0\
    );
\spam_result[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(5),
      O => \out_reg[5]_0\
    );
\spam_result[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(6),
      O => \out_reg[6]_0\
    );
\spam_result[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(7),
      O => \out_reg[7]_0\
    );
\spam_result[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(8),
      O => \out_reg[8]_0\
    );
\spam_result[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(9),
      O => \out_reg[9]_0\
    );
u0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except
     port map (
      D(1) => u0_n_1,
      D(0) => u0_n_2,
      O(0) => \u4/fract_out_pl1\(22),
      Q(30 downto 0) => opb_r(30 downto 0),
      clock => clock,
      expa_ff_reg_0(30 downto 0) => opa_r(30 downto 0),
      fasu_op_r2 => fasu_op_r2,
      nan_sign => nan_sign_d,
      opa_nan => opa_nan,
      opb_nan => opb_nan,
      \out[31]_i_3_0\ => \out[31]_i_21_n_0\,
      \out[31]_i_3_1\ => \out[31]_i_22_n_0\,
      \out[31]_i_3_2\ => \out[19]_i_2_n_0\,
      \out[31]_i_3_3\ => \out[19]_i_4_n_0\,
      out_d(3) => out_d(29),
      out_d(2 downto 0) => out_d(22 downto 20),
      out_reg0 => out_reg0,
      \out_reg[0]\ => \out[22]_i_2_n_0\,
      \out_reg[0]_0\ => \out[22]_i_4_n_0\,
      \out_reg[0]_1\ => \out[0]_i_2_n_0\,
      \out_reg[22]\ => \out[22]_i_3_n_0\,
      \out_reg[31]\ => \out[31]_i_4_n_0\,
      \out_reg[31]_0\ => \out[31]_i_5_n_0\,
      \out_reg[31]_1\ => \out[23]_i_1_n_0\,
      \out_reg[31]_2\ => \out[31]_i_9_n_0\,
      qnan_reg_0 => u0_n_3,
      result_zero_sign => result_zero_sign_d,
      sign => sign
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm
     port map (
      CO(0) => expa_lt_expb,
      O(3 downto 0) => exp_diff2(7 downto 4),
      Q(31 downto 0) => opa_r(31 downto 0),
      clock => clock,
      \exp_dn_out_reg[7]_0\(7 downto 0) => exp_fasu(7 downto 0),
      fasu_op => fasu_op,
      nan_sign => nan_sign_d,
      opa_nan => opa_nan,
      \opa_r_reg[23]\(0) => u1_n_5,
      opb_nan => opb_nan,
      result_zero_sign => result_zero_sign_d,
      sign_fasu => sign_fasu,
      signb_r_reg_0(31 downto 0) => opb_r(31 downto 0),
      sum0(27) => co_d,
      sum0(26 downto 0) => fract_out_d(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu_3 is
  port (
    \out_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \out_reg[1]_0\ : out STD_LOGIC;
    \out_reg[2]_0\ : out STD_LOGIC;
    \out_reg[3]_0\ : out STD_LOGIC;
    \out_reg[4]_0\ : out STD_LOGIC;
    \out_reg[5]_0\ : out STD_LOGIC;
    \out_reg[6]_0\ : out STD_LOGIC;
    \out_reg[7]_0\ : out STD_LOGIC;
    \out_reg[8]_0\ : out STD_LOGIC;
    \out_reg[9]_0\ : out STD_LOGIC;
    \out_reg[10]_0\ : out STD_LOGIC;
    \out_reg[11]_0\ : out STD_LOGIC;
    \out_reg[12]_0\ : out STD_LOGIC;
    \out_reg[13]_0\ : out STD_LOGIC;
    \out_reg[14]_0\ : out STD_LOGIC;
    \out_reg[15]_0\ : out STD_LOGIC;
    \out_reg[16]_0\ : out STD_LOGIC;
    \out_reg[17]_0\ : out STD_LOGIC;
    \out_reg[18]_0\ : out STD_LOGIC;
    \out_reg[19]_0\ : out STD_LOGIC;
    \out_reg[20]_0\ : out STD_LOGIC;
    \out_reg[21]_0\ : out STD_LOGIC;
    \out_reg[22]_0\ : out STD_LOGIC;
    \out_reg[23]_0\ : out STD_LOGIC;
    \out_reg[24]_0\ : out STD_LOGIC;
    \out_reg[25]_0\ : out STD_LOGIC;
    \out_reg[26]_0\ : out STD_LOGIC;
    \out_reg[27]_0\ : out STD_LOGIC;
    \out_reg[28]_0\ : out STD_LOGIC;
    \out_reg[29]_0\ : out STD_LOGIC;
    \out_reg[30]_0\ : out STD_LOGIC;
    \out_reg[31]_0\ : out STD_LOGIC;
    \spam_result_reg[0]\ : in STD_LOGIC;
    prob_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    clock : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \opb_r_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu_3 : entity is "fpu";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu_3 is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal co_d : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal exp_diff2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal exp_fasu : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \exp_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \exp_r_reg_n_0_[7]\ : STD_LOGIC;
  signal expa_lt_expb : STD_LOGIC;
  signal fasu_op : STD_LOGIC;
  signal fasu_op_r1 : STD_LOGIC;
  signal fasu_op_r2 : STD_LOGIC;
  signal fract_out_d : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \fracta_out[25]_i_16_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_17_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_18_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_19_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_20_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_21_n_0\ : STD_LOGIC;
  signal \fracta_out[25]_i_22_n_0\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_14_n_1\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_14_n_2\ : STD_LOGIC;
  signal \fracta_out_reg[25]_i_14_n_3\ : STD_LOGIC;
  signal nan_sign_d : STD_LOGIC;
  signal opa_nan : STD_LOGIC;
  signal opa_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal opb_nan : STD_LOGIC;
  signal opb_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \out[0]_i_2_n_0\ : STD_LOGIC;
  signal \out[10]_i_2_n_0\ : STD_LOGIC;
  signal \out[10]_i_3_n_0\ : STD_LOGIC;
  signal \out[10]_i_4_n_0\ : STD_LOGIC;
  signal \out[11]_i_10_n_0\ : STD_LOGIC;
  signal \out[11]_i_2_n_0\ : STD_LOGIC;
  signal \out[11]_i_4_n_0\ : STD_LOGIC;
  signal \out[11]_i_5_n_0\ : STD_LOGIC;
  signal \out[11]_i_6_n_0\ : STD_LOGIC;
  signal \out[11]_i_7_n_0\ : STD_LOGIC;
  signal \out[11]_i_8_n_0\ : STD_LOGIC;
  signal \out[11]_i_9_n_0\ : STD_LOGIC;
  signal \out[12]_i_2_n_0\ : STD_LOGIC;
  signal \out[12]_i_3_n_0\ : STD_LOGIC;
  signal \out[12]_i_4_n_0\ : STD_LOGIC;
  signal \out[13]_i_2_n_0\ : STD_LOGIC;
  signal \out[13]_i_3_n_0\ : STD_LOGIC;
  signal \out[13]_i_4_n_0\ : STD_LOGIC;
  signal \out[14]_i_2_n_0\ : STD_LOGIC;
  signal \out[14]_i_3_n_0\ : STD_LOGIC;
  signal \out[14]_i_4_n_0\ : STD_LOGIC;
  signal \out[15]_i_2_n_0\ : STD_LOGIC;
  signal \out[15]_i_3_n_0\ : STD_LOGIC;
  signal \out[15]_i_4_n_0\ : STD_LOGIC;
  signal \out[16]_i_2_n_0\ : STD_LOGIC;
  signal \out[16]_i_3_n_0\ : STD_LOGIC;
  signal \out[16]_i_4_n_0\ : STD_LOGIC;
  signal \out[17]_i_2_n_0\ : STD_LOGIC;
  signal \out[17]_i_3_n_0\ : STD_LOGIC;
  signal \out[17]_i_4_n_0\ : STD_LOGIC;
  signal \out[18]_i_2_n_0\ : STD_LOGIC;
  signal \out[18]_i_3_n_0\ : STD_LOGIC;
  signal \out[18]_i_4_n_0\ : STD_LOGIC;
  signal \out[18]_i_5_n_0\ : STD_LOGIC;
  signal \out[18]_i_6_n_0\ : STD_LOGIC;
  signal \out[18]_i_7_n_0\ : STD_LOGIC;
  signal \out[19]_i_2_n_0\ : STD_LOGIC;
  signal \out[19]_i_3_n_0\ : STD_LOGIC;
  signal \out[19]_i_4_n_0\ : STD_LOGIC;
  signal \out[19]_i_5_n_0\ : STD_LOGIC;
  signal \out[19]_i_6_n_0\ : STD_LOGIC;
  signal \out[1]_i_2_n_0\ : STD_LOGIC;
  signal \out[20]_i_10_n_0\ : STD_LOGIC;
  signal \out[20]_i_11_n_0\ : STD_LOGIC;
  signal \out[20]_i_12_n_0\ : STD_LOGIC;
  signal \out[20]_i_13_n_0\ : STD_LOGIC;
  signal \out[20]_i_14_n_0\ : STD_LOGIC;
  signal \out[20]_i_15_n_0\ : STD_LOGIC;
  signal \out[20]_i_16_n_0\ : STD_LOGIC;
  signal \out[20]_i_17_n_0\ : STD_LOGIC;
  signal \out[20]_i_18_n_0\ : STD_LOGIC;
  signal \out[20]_i_19_n_0\ : STD_LOGIC;
  signal \out[20]_i_20_n_0\ : STD_LOGIC;
  signal \out[20]_i_21_n_0\ : STD_LOGIC;
  signal \out[20]_i_22_n_0\ : STD_LOGIC;
  signal \out[20]_i_23_n_0\ : STD_LOGIC;
  signal \out[20]_i_24_n_0\ : STD_LOGIC;
  signal \out[20]_i_25_n_0\ : STD_LOGIC;
  signal \out[20]_i_26_n_0\ : STD_LOGIC;
  signal \out[20]_i_27_n_0\ : STD_LOGIC;
  signal \out[20]_i_2_n_0\ : STD_LOGIC;
  signal \out[20]_i_4_n_0\ : STD_LOGIC;
  signal \out[20]_i_5_n_0\ : STD_LOGIC;
  signal \out[20]_i_6_n_0\ : STD_LOGIC;
  signal \out[20]_i_8_n_0\ : STD_LOGIC;
  signal \out[20]_i_9_n_0\ : STD_LOGIC;
  signal \out[21]_i_10_n_0\ : STD_LOGIC;
  signal \out[21]_i_11_n_0\ : STD_LOGIC;
  signal \out[21]_i_12_n_0\ : STD_LOGIC;
  signal \out[21]_i_13_n_0\ : STD_LOGIC;
  signal \out[21]_i_14_n_0\ : STD_LOGIC;
  signal \out[21]_i_15_n_0\ : STD_LOGIC;
  signal \out[21]_i_16_n_0\ : STD_LOGIC;
  signal \out[21]_i_17_n_0\ : STD_LOGIC;
  signal \out[21]_i_18_n_0\ : STD_LOGIC;
  signal \out[21]_i_19_n_0\ : STD_LOGIC;
  signal \out[21]_i_20_n_0\ : STD_LOGIC;
  signal \out[21]_i_21_n_0\ : STD_LOGIC;
  signal \out[21]_i_3_n_0\ : STD_LOGIC;
  signal \out[21]_i_4_n_0\ : STD_LOGIC;
  signal \out[21]_i_5_n_0\ : STD_LOGIC;
  signal \out[21]_i_6_n_0\ : STD_LOGIC;
  signal \out[21]_i_7_n_0\ : STD_LOGIC;
  signal \out[21]_i_8_n_0\ : STD_LOGIC;
  signal \out[21]_i_9_n_0\ : STD_LOGIC;
  signal \out[22]_i_10_n_0\ : STD_LOGIC;
  signal \out[22]_i_11_n_0\ : STD_LOGIC;
  signal \out[22]_i_12_n_0\ : STD_LOGIC;
  signal \out[22]_i_13_n_0\ : STD_LOGIC;
  signal \out[22]_i_14_n_0\ : STD_LOGIC;
  signal \out[22]_i_15_n_0\ : STD_LOGIC;
  signal \out[22]_i_16_n_0\ : STD_LOGIC;
  signal \out[22]_i_17_n_0\ : STD_LOGIC;
  signal \out[22]_i_18_n_0\ : STD_LOGIC;
  signal \out[22]_i_19_n_0\ : STD_LOGIC;
  signal \out[22]_i_20_n_0\ : STD_LOGIC;
  signal \out[22]_i_21_n_0\ : STD_LOGIC;
  signal \out[22]_i_22_n_0\ : STD_LOGIC;
  signal \out[22]_i_23_n_0\ : STD_LOGIC;
  signal \out[22]_i_24_n_0\ : STD_LOGIC;
  signal \out[22]_i_25_n_0\ : STD_LOGIC;
  signal \out[22]_i_26_n_0\ : STD_LOGIC;
  signal \out[22]_i_27_n_0\ : STD_LOGIC;
  signal \out[22]_i_28_n_0\ : STD_LOGIC;
  signal \out[22]_i_29_n_0\ : STD_LOGIC;
  signal \out[22]_i_2_n_0\ : STD_LOGIC;
  signal \out[22]_i_30_n_0\ : STD_LOGIC;
  signal \out[22]_i_31_n_0\ : STD_LOGIC;
  signal \out[22]_i_32_n_0\ : STD_LOGIC;
  signal \out[22]_i_33_n_0\ : STD_LOGIC;
  signal \out[22]_i_34_n_0\ : STD_LOGIC;
  signal \out[22]_i_35_n_0\ : STD_LOGIC;
  signal \out[22]_i_36_n_0\ : STD_LOGIC;
  signal \out[22]_i_37_n_0\ : STD_LOGIC;
  signal \out[22]_i_38_n_0\ : STD_LOGIC;
  signal \out[22]_i_39_n_0\ : STD_LOGIC;
  signal \out[22]_i_3_n_0\ : STD_LOGIC;
  signal \out[22]_i_40_n_0\ : STD_LOGIC;
  signal \out[22]_i_41_n_0\ : STD_LOGIC;
  signal \out[22]_i_42_n_0\ : STD_LOGIC;
  signal \out[22]_i_43_n_0\ : STD_LOGIC;
  signal \out[22]_i_44_n_0\ : STD_LOGIC;
  signal \out[22]_i_45_n_0\ : STD_LOGIC;
  signal \out[22]_i_46_n_0\ : STD_LOGIC;
  signal \out[22]_i_47_n_0\ : STD_LOGIC;
  signal \out[22]_i_48_n_0\ : STD_LOGIC;
  signal \out[22]_i_49_n_0\ : STD_LOGIC;
  signal \out[22]_i_4_n_0\ : STD_LOGIC;
  signal \out[22]_i_50_n_0\ : STD_LOGIC;
  signal \out[22]_i_51_n_0\ : STD_LOGIC;
  signal \out[22]_i_52_n_0\ : STD_LOGIC;
  signal \out[22]_i_53_n_0\ : STD_LOGIC;
  signal \out[22]_i_54_n_0\ : STD_LOGIC;
  signal \out[22]_i_55_n_0\ : STD_LOGIC;
  signal \out[22]_i_56_n_0\ : STD_LOGIC;
  signal \out[22]_i_7_n_0\ : STD_LOGIC;
  signal \out[22]_i_8_n_0\ : STD_LOGIC;
  signal \out[22]_i_9_n_0\ : STD_LOGIC;
  signal \out[23]_i_1_n_0\ : STD_LOGIC;
  signal \out[25]_i_2_n_0\ : STD_LOGIC;
  signal \out[25]_i_3_n_0\ : STD_LOGIC;
  signal \out[25]_i_4_n_0\ : STD_LOGIC;
  signal \out[25]_i_5_n_0\ : STD_LOGIC;
  signal \out[26]_i_10_n_0\ : STD_LOGIC;
  signal \out[26]_i_11_n_0\ : STD_LOGIC;
  signal \out[26]_i_2_n_0\ : STD_LOGIC;
  signal \out[26]_i_3_n_0\ : STD_LOGIC;
  signal \out[26]_i_4_n_0\ : STD_LOGIC;
  signal \out[26]_i_6_n_0\ : STD_LOGIC;
  signal \out[26]_i_7_n_0\ : STD_LOGIC;
  signal \out[26]_i_8_n_0\ : STD_LOGIC;
  signal \out[26]_i_9_n_0\ : STD_LOGIC;
  signal \out[29]_i_10_n_0\ : STD_LOGIC;
  signal \out[29]_i_11_n_0\ : STD_LOGIC;
  signal \out[29]_i_12_n_0\ : STD_LOGIC;
  signal \out[29]_i_13_n_0\ : STD_LOGIC;
  signal \out[29]_i_14_n_0\ : STD_LOGIC;
  signal \out[29]_i_15_n_0\ : STD_LOGIC;
  signal \out[29]_i_16_n_0\ : STD_LOGIC;
  signal \out[29]_i_17_n_0\ : STD_LOGIC;
  signal \out[29]_i_18_n_0\ : STD_LOGIC;
  signal \out[29]_i_19_n_0\ : STD_LOGIC;
  signal \out[29]_i_2_n_0\ : STD_LOGIC;
  signal \out[29]_i_3_n_0\ : STD_LOGIC;
  signal \out[29]_i_4_n_0\ : STD_LOGIC;
  signal \out[29]_i_5_n_0\ : STD_LOGIC;
  signal \out[29]_i_7_n_0\ : STD_LOGIC;
  signal \out[29]_i_9_n_0\ : STD_LOGIC;
  signal \out[2]_i_2_n_0\ : STD_LOGIC;
  signal \out[2]_i_3_n_0\ : STD_LOGIC;
  signal \out[31]_i_11_n_0\ : STD_LOGIC;
  signal \out[31]_i_12_n_0\ : STD_LOGIC;
  signal \out[31]_i_13_n_0\ : STD_LOGIC;
  signal \out[31]_i_14_n_0\ : STD_LOGIC;
  signal \out[31]_i_15_n_0\ : STD_LOGIC;
  signal \out[31]_i_16_n_0\ : STD_LOGIC;
  signal \out[31]_i_17_n_0\ : STD_LOGIC;
  signal \out[31]_i_18_n_0\ : STD_LOGIC;
  signal \out[31]_i_19_n_0\ : STD_LOGIC;
  signal \out[31]_i_20_n_0\ : STD_LOGIC;
  signal \out[31]_i_21_n_0\ : STD_LOGIC;
  signal \out[31]_i_22_n_0\ : STD_LOGIC;
  signal \out[31]_i_4_n_0\ : STD_LOGIC;
  signal \out[31]_i_5_n_0\ : STD_LOGIC;
  signal \out[31]_i_9_n_0\ : STD_LOGIC;
  signal \out[3]_i_10_n_0\ : STD_LOGIC;
  signal \out[3]_i_11_n_0\ : STD_LOGIC;
  signal \out[3]_i_12_n_0\ : STD_LOGIC;
  signal \out[3]_i_13_n_0\ : STD_LOGIC;
  signal \out[3]_i_2_n_0\ : STD_LOGIC;
  signal \out[3]_i_4_n_0\ : STD_LOGIC;
  signal \out[3]_i_5_n_0\ : STD_LOGIC;
  signal \out[3]_i_6_n_0\ : STD_LOGIC;
  signal \out[3]_i_7_n_0\ : STD_LOGIC;
  signal \out[3]_i_8_n_0\ : STD_LOGIC;
  signal \out[3]_i_9_n_0\ : STD_LOGIC;
  signal \out[4]_i_2_n_0\ : STD_LOGIC;
  signal \out[4]_i_3_n_0\ : STD_LOGIC;
  signal \out[4]_i_4_n_0\ : STD_LOGIC;
  signal \out[4]_i_5_n_0\ : STD_LOGIC;
  signal \out[5]_i_2_n_0\ : STD_LOGIC;
  signal \out[5]_i_3_n_0\ : STD_LOGIC;
  signal \out[6]_i_2_n_0\ : STD_LOGIC;
  signal \out[6]_i_3_n_0\ : STD_LOGIC;
  signal \out[6]_i_4_n_0\ : STD_LOGIC;
  signal \out[7]_i_2_n_0\ : STD_LOGIC;
  signal \out[7]_i_3_n_0\ : STD_LOGIC;
  signal \out[7]_i_4_n_0\ : STD_LOGIC;
  signal \out[7]_i_5_n_0\ : STD_LOGIC;
  signal \out[8]_i_2_n_0\ : STD_LOGIC;
  signal \out[8]_i_4_n_0\ : STD_LOGIC;
  signal \out[8]_i_5_n_0\ : STD_LOGIC;
  signal \out[8]_i_6_n_0\ : STD_LOGIC;
  signal \out[8]_i_7_n_0\ : STD_LOGIC;
  signal \out[8]_i_8_n_0\ : STD_LOGIC;
  signal \out[8]_i_9_n_0\ : STD_LOGIC;
  signal \out[9]_i_2_n_0\ : STD_LOGIC;
  signal \out[9]_i_3_n_0\ : STD_LOGIC;
  signal out_d : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal out_reg0 : STD_LOGIC;
  signal \out_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[20]_i_3_n_3\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_1\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_2\ : STD_LOGIC;
  signal \out_reg[20]_i_7_n_3\ : STD_LOGIC;
  signal \out_reg[22]_i_5_n_3\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_1\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_2\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_3\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_4\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_5\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_6\ : STD_LOGIC;
  signal \out_reg[26]_i_5_n_7\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_1\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_2\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_3\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_4\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_5\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_6\ : STD_LOGIC;
  signal \out_reg[29]_i_6_n_7\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \out_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal result_zero_sign_d : STD_LOGIC;
  signal sign : STD_LOGIC;
  signal sign_fasu : STD_LOGIC;
  signal u0_n_1 : STD_LOGIC;
  signal u0_n_2 : STD_LOGIC;
  signal u0_n_3 : STD_LOGIC;
  signal u1_n_5 : STD_LOGIC;
  signal \u4/exp_next_mi\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \u4/fract_out_pl1\ : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal \NLW_fracta_out_reg[25]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_out_reg[22]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_out_reg[22]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_out_reg[29]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_out_reg[29]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \fracta_out_reg[25]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \out[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \out[10]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \out[10]_i_4\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \out[11]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \out[11]_i_10\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \out[11]_i_5\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \out[13]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \out[14]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out[15]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \out[16]_i_4\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out[17]_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \out[19]_i_3\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \out[19]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \out[19]_i_5\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \out[1]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \out[1]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \out[20]_i_23\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \out[20]_i_24\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \out[20]_i_26\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \out[20]_i_4\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \out[21]_i_11\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out[21]_i_12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \out[21]_i_13\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \out[21]_i_16\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \out[21]_i_17\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \out[21]_i_19\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \out[21]_i_21\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \out[21]_i_5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \out[22]_i_13\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \out[22]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \out[22]_i_26\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \out[22]_i_28\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \out[22]_i_29\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \out[22]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \out[22]_i_30\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \out[22]_i_31\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \out[22]_i_36\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \out[22]_i_37\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \out[22]_i_41\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \out[22]_i_42\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \out[22]_i_43\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \out[22]_i_44\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \out[22]_i_49\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \out[22]_i_50\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \out[22]_i_51\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \out[22]_i_52\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \out[22]_i_53\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \out[22]_i_54\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \out[23]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \out[24]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \out[25]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \out[25]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \out[25]_i_5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \out[26]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \out[26]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \out[26]_i_4\ : label is "soft_lutpair90";
  attribute HLUTNM : string;
  attribute HLUTNM of \out[26]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \out[26]_i_9\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \out[28]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \out[29]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \out[29]_i_17\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \out[29]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \out[2]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \out[31]_i_11\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \out[31]_i_12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \out[31]_i_13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \out[31]_i_14\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \out[31]_i_16\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \out[31]_i_17\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \out[31]_i_18\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \out[31]_i_19\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \out[31]_i_21\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \out[31]_i_22\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \out[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \out[3]_i_12\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \out[3]_i_13\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \out[6]_i_4\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \out[7]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \out[7]_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \out[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \out[8]_i_9\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \out[9]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \spam_result[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \spam_result[10]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \spam_result[11]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \spam_result[12]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \spam_result[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \spam_result[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \spam_result[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \spam_result[16]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \spam_result[17]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \spam_result[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \spam_result[19]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \spam_result[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \spam_result[20]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \spam_result[21]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \spam_result[22]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \spam_result[23]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \spam_result[24]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \spam_result[25]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \spam_result[26]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \spam_result[27]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \spam_result[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \spam_result[29]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \spam_result[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \spam_result[30]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \spam_result[31]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \spam_result[3]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \spam_result[4]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \spam_result[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \spam_result[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \spam_result[7]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \spam_result[8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \spam_result[9]_i_1\ : label is "soft_lutpair134";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
\exp_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(0),
      Q => \exp_r_reg_n_0_[0]\,
      R => '0'
    );
\exp_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(1),
      Q => \exp_r_reg_n_0_[1]\,
      R => '0'
    );
\exp_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(2),
      Q => \exp_r_reg_n_0_[2]\,
      R => '0'
    );
\exp_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(3),
      Q => \exp_r_reg_n_0_[3]\,
      R => '0'
    );
\exp_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(4),
      Q => \exp_r_reg_n_0_[4]\,
      R => '0'
    );
\exp_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(5),
      Q => \exp_r_reg_n_0_[5]\,
      R => '0'
    );
\exp_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(6),
      Q => \exp_r_reg_n_0_[6]\,
      R => '0'
    );
\exp_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => exp_fasu(7),
      Q => \exp_r_reg_n_0_[7]\,
      R => '0'
    );
fasu_op_r1_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fasu_op,
      Q => fasu_op_r1,
      R => '0'
    );
fasu_op_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fasu_op_r1,
      Q => fasu_op_r2,
      R => '0'
    );
\fract_out_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(0),
      Q => data0(20),
      R => '0'
    );
\fract_out_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(10),
      Q => data0(30),
      R => '0'
    );
\fract_out_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(11),
      Q => data0(31),
      R => '0'
    );
\fract_out_q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(12),
      Q => data0(32),
      R => '0'
    );
\fract_out_q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(13),
      Q => data0(33),
      R => '0'
    );
\fract_out_q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(14),
      Q => data0(34),
      R => '0'
    );
\fract_out_q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(15),
      Q => data0(35),
      R => '0'
    );
\fract_out_q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(16),
      Q => data0(36),
      R => '0'
    );
\fract_out_q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(17),
      Q => data0(37),
      R => '0'
    );
\fract_out_q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(18),
      Q => data0(38),
      R => '0'
    );
\fract_out_q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(19),
      Q => data0(39),
      R => '0'
    );
\fract_out_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(1),
      Q => data0(21),
      R => '0'
    );
\fract_out_q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(20),
      Q => data0(40),
      R => '0'
    );
\fract_out_q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(21),
      Q => data0(41),
      R => '0'
    );
\fract_out_q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(22),
      Q => data0(42),
      R => '0'
    );
\fract_out_q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(23),
      Q => data0(43),
      R => '0'
    );
\fract_out_q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(24),
      Q => data0(44),
      R => '0'
    );
\fract_out_q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(25),
      Q => data0(45),
      R => '0'
    );
\fract_out_q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(26),
      Q => data0(46),
      R => '0'
    );
\fract_out_q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => co_d,
      Q => data0(47),
      R => '0'
    );
\fract_out_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(2),
      Q => data0(22),
      R => '0'
    );
\fract_out_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(3),
      Q => data0(23),
      R => '0'
    );
\fract_out_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(4),
      Q => data0(24),
      R => '0'
    );
\fract_out_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(5),
      Q => data0(25),
      R => '0'
    );
\fract_out_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(6),
      Q => data0(26),
      R => '0'
    );
\fract_out_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(7),
      Q => data0(27),
      R => '0'
    );
\fract_out_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(8),
      Q => data0(28),
      R => '0'
    );
\fract_out_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => fract_out_d(9),
      Q => data0(29),
      R => '0'
    );
\fracta_out[25]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => opb_r(29),
      I1 => expa_lt_expb,
      I2 => opa_r(29),
      O => \fracta_out[25]_i_16_n_0\
    );
\fracta_out[25]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => opb_r(28),
      I1 => expa_lt_expb,
      I2 => opa_r(28),
      O => \fracta_out[25]_i_17_n_0\
    );
\fracta_out[25]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => opb_r(27),
      I1 => expa_lt_expb,
      I2 => opa_r(27),
      O => \fracta_out[25]_i_18_n_0\
    );
\fracta_out[25]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(30),
      I1 => opa_r(30),
      O => \fracta_out[25]_i_19_n_0\
    );
\fracta_out[25]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(29),
      I1 => opa_r(29),
      O => \fracta_out[25]_i_20_n_0\
    );
\fracta_out[25]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(28),
      I1 => opa_r(28),
      O => \fracta_out[25]_i_21_n_0\
    );
\fracta_out[25]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => opb_r(27),
      I1 => opa_r(27),
      O => \fracta_out[25]_i_22_n_0\
    );
\fracta_out_reg[25]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => u1_n_5,
      CO(3) => \NLW_fracta_out_reg[25]_i_14_CO_UNCONNECTED\(3),
      CO(2) => \fracta_out_reg[25]_i_14_n_1\,
      CO(1) => \fracta_out_reg[25]_i_14_n_2\,
      CO(0) => \fracta_out_reg[25]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \fracta_out[25]_i_16_n_0\,
      DI(1) => \fracta_out[25]_i_17_n_0\,
      DI(0) => \fracta_out[25]_i_18_n_0\,
      O(3 downto 0) => exp_diff2(7 downto 4),
      S(3) => \fracta_out[25]_i_19_n_0\,
      S(2) => \fracta_out[25]_i_20_n_0\,
      S(1) => \fracta_out[25]_i_21_n_0\,
      S(0) => \fracta_out[25]_i_22_n_0\
    );
\opa_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(0),
      Q => opa_r(0),
      R => '0'
    );
\opa_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(10),
      Q => opa_r(10),
      R => '0'
    );
\opa_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(11),
      Q => opa_r(11),
      R => '0'
    );
\opa_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(12),
      Q => opa_r(12),
      R => '0'
    );
\opa_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(13),
      Q => opa_r(13),
      R => '0'
    );
\opa_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(14),
      Q => opa_r(14),
      R => '0'
    );
\opa_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(15),
      Q => opa_r(15),
      R => '0'
    );
\opa_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(16),
      Q => opa_r(16),
      R => '0'
    );
\opa_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(17),
      Q => opa_r(17),
      R => '0'
    );
\opa_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(18),
      Q => opa_r(18),
      R => '0'
    );
\opa_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(19),
      Q => opa_r(19),
      R => '0'
    );
\opa_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(1),
      Q => opa_r(1),
      R => '0'
    );
\opa_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(20),
      Q => opa_r(20),
      R => '0'
    );
\opa_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(21),
      Q => opa_r(21),
      R => '0'
    );
\opa_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(22),
      Q => opa_r(22),
      R => '0'
    );
\opa_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(23),
      Q => opa_r(23),
      R => '0'
    );
\opa_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(24),
      Q => opa_r(24),
      R => '0'
    );
\opa_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(25),
      Q => opa_r(25),
      R => '0'
    );
\opa_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(26),
      Q => opa_r(26),
      R => '0'
    );
\opa_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(27),
      Q => opa_r(27),
      R => '0'
    );
\opa_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(28),
      Q => opa_r(28),
      R => '0'
    );
\opa_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(29),
      Q => opa_r(29),
      R => '0'
    );
\opa_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(2),
      Q => opa_r(2),
      R => '0'
    );
\opa_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(30),
      Q => opa_r(30),
      R => '0'
    );
\opa_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(31),
      Q => opa_r(31),
      R => '0'
    );
\opa_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(3),
      Q => opa_r(3),
      R => '0'
    );
\opa_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(4),
      Q => opa_r(4),
      R => '0'
    );
\opa_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(5),
      Q => opa_r(5),
      R => '0'
    );
\opa_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(6),
      Q => opa_r(6),
      R => '0'
    );
\opa_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(7),
      Q => opa_r(7),
      R => '0'
    );
\opa_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(8),
      Q => opa_r(8),
      R => '0'
    );
\opa_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => Q(9),
      Q => opa_r(9),
      R => '0'
    );
\opb_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(0),
      Q => opb_r(0),
      R => '0'
    );
\opb_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(10),
      Q => opb_r(10),
      R => '0'
    );
\opb_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(11),
      Q => opb_r(11),
      R => '0'
    );
\opb_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(12),
      Q => opb_r(12),
      R => '0'
    );
\opb_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(13),
      Q => opb_r(13),
      R => '0'
    );
\opb_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(14),
      Q => opb_r(14),
      R => '0'
    );
\opb_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(15),
      Q => opb_r(15),
      R => '0'
    );
\opb_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(16),
      Q => opb_r(16),
      R => '0'
    );
\opb_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(17),
      Q => opb_r(17),
      R => '0'
    );
\opb_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(18),
      Q => opb_r(18),
      R => '0'
    );
\opb_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(19),
      Q => opb_r(19),
      R => '0'
    );
\opb_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(1),
      Q => opb_r(1),
      R => '0'
    );
\opb_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(20),
      Q => opb_r(20),
      R => '0'
    );
\opb_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(21),
      Q => opb_r(21),
      R => '0'
    );
\opb_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(22),
      Q => opb_r(22),
      R => '0'
    );
\opb_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(23),
      Q => opb_r(23),
      R => '0'
    );
\opb_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(24),
      Q => opb_r(24),
      R => '0'
    );
\opb_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(25),
      Q => opb_r(25),
      R => '0'
    );
\opb_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(26),
      Q => opb_r(26),
      R => '0'
    );
\opb_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(27),
      Q => opb_r(27),
      R => '0'
    );
\opb_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(28),
      Q => opb_r(28),
      R => '0'
    );
\opb_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(29),
      Q => opb_r(29),
      R => '0'
    );
\opb_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(2),
      Q => opb_r(2),
      R => '0'
    );
\opb_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(30),
      Q => opb_r(30),
      R => '0'
    );
\opb_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(31),
      Q => opb_r(31),
      R => '0'
    );
\opb_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(3),
      Q => opb_r(3),
      R => '0'
    );
\opb_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(4),
      Q => opb_r(4),
      R => '0'
    );
\opb_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(5),
      Q => opb_r(5),
      R => '0'
    );
\opb_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(6),
      Q => opb_r(6),
      R => '0'
    );
\opb_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(7),
      Q => opb_r(7),
      R => '0'
    );
\opb_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(8),
      Q => opb_r(8),
      R => '0'
    );
\opb_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => \opb_r_reg[31]_0\(9),
      Q => opb_r(9),
      R => '0'
    );
\out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => \out[22]_i_13_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_14_n_0\,
      I3 => \out[22]_i_7_n_0\,
      O => \out[0]_i_2_n_0\
    );
\out[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[10]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(10),
      O => out_d(10)
    );
\out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[10]_i_3_n_0\,
      O => \out[10]_i_2_n_0\
    );
\out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \out[16]_i_4_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[12]_i_4_n_0\,
      I3 => \out[14]_i_4_n_0\,
      I4 => \out[10]_i_4_n_0\,
      I5 => \out[20]_i_5_n_0\,
      O => \out[10]_i_3_n_0\
    );
\out[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(28),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(20),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[10]_i_4_n_0\
    );
\out[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[11]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(11),
      O => out_d(11)
    );
\out[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(29),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(21),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[11]_i_10_n_0\
    );
\out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[12]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[11]_i_2_n_0\
    );
\out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[15]_i_4_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[11]_i_10_n_0\,
      O => \out[11]_i_4_n_0\
    );
\out[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[17]_i_4_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[13]_i_4_n_0\,
      O => \out[11]_i_5_n_0\
    );
\out[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[13]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[12]_i_3_n_0\,
      O => \out[11]_i_6_n_0\
    );
\out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[12]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[11]_i_7_n_0\
    );
\out[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[11]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[10]_i_3_n_0\,
      O => \out[11]_i_8_n_0\
    );
\out[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[10]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[11]_i_9_n_0\
    );
\out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[12]_i_2_n_0\,
      O => out_d(12)
    );
\out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[13]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[12]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(12),
      I5 => \out[22]_i_4_n_0\,
      O => \out[12]_i_2_n_0\
    );
\out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[16]_i_4_n_0\,
      I1 => \out[12]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[18]_i_7_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[14]_i_4_n_0\,
      O => \out[12]_i_3_n_0\
    );
\out[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(30),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(22),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[12]_i_4_n_0\
    );
\out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[13]_i_2_n_0\,
      O => out_d(13)
    );
\out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[14]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[13]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(13),
      I5 => \out[22]_i_4_n_0\,
      O => \out[13]_i_2_n_0\
    );
\out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[17]_i_4_n_0\,
      I1 => \out[13]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[18]_i_6_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[15]_i_4_n_0\,
      O => \out[13]_i_3_n_0\
    );
\out[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDDFFCF"
    )
        port map (
      I0 => data0(31),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(23),
      I3 => \out[22]_i_19_n_0\,
      I4 => \out[3]_i_11_n_0\,
      O => \out[13]_i_4_n_0\
    );
\out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[14]_i_2_n_0\,
      O => out_d(14)
    );
\out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[15]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[14]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(14),
      I5 => \out[22]_i_4_n_0\,
      O => \out[14]_i_2_n_0\
    );
\out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[18]_i_7_n_0\,
      I1 => \out[14]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_12_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[16]_i_4_n_0\,
      O => \out[14]_i_3_n_0\
    );
\out[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDCF"
    )
        port map (
      I0 => data0(32),
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(24),
      I3 => \out[3]_i_11_n_0\,
      I4 => \out[22]_i_19_n_0\,
      O => \out[14]_i_4_n_0\
    );
\out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[15]_i_2_n_0\,
      O => out_d(15)
    );
\out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[16]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[15]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(15),
      I5 => \out[22]_i_4_n_0\,
      O => \out[15]_i_2_n_0\
    );
\out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[18]_i_6_n_0\,
      I1 => \out[15]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[21]_i_18_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[17]_i_4_n_0\,
      O => \out[15]_i_3_n_0\
    );
\out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF1FD"
    )
        port map (
      I0 => data0(25),
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => data0(33),
      I4 => \out[22]_i_27_n_0\,
      O => \out[15]_i_4_n_0\
    );
\out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[16]_i_2_n_0\,
      O => out_d(16)
    );
\out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[17]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[16]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(16),
      I5 => \out[22]_i_4_n_0\,
      O => \out[16]_i_2_n_0\
    );
\out[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[20]_i_12_n_0\,
      I1 => \out[16]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_15_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[18]_i_7_n_0\,
      O => \out[16]_i_3_n_0\
    );
\out[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => data0(34),
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(26),
      I4 => \out[22]_i_19_n_0\,
      O => \out[16]_i_4_n_0\
    );
\out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[17]_i_2_n_0\,
      O => out_d(17)
    );
\out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[17]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(17),
      I5 => \out[22]_i_4_n_0\,
      O => \out[17]_i_2_n_0\
    );
\out[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[21]_i_18_n_0\,
      I1 => \out[17]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[18]_i_5_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[18]_i_6_n_0\,
      O => \out[17]_i_3_n_0\
    );
\out[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4F7"
    )
        port map (
      I0 => data0(35),
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(27),
      I4 => \out[22]_i_19_n_0\,
      O => \out[17]_i_4_n_0\
    );
\out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[18]_i_2_n_0\,
      O => out_d(18)
    );
\out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[18]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(18),
      I5 => \out[22]_i_4_n_0\,
      O => \out[18]_i_2_n_0\
    );
\out[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[18]_i_5_n_0\,
      I1 => \out[18]_i_6_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_22_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[21]_i_18_n_0\,
      O => \out[18]_i_3_n_0\
    );
\out[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \out[20]_i_15_n_0\,
      I1 => \out[18]_i_7_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_25_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[20]_i_12_n_0\,
      O => \out[18]_i_4_n_0\
    );
\out[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAFFFFFBBFFBB"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => data0(33),
      I2 => data0(25),
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(41),
      I5 => \out[3]_i_11_n_0\,
      O => \out[18]_i_5_n_0\
    );
\out[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(21),
      I1 => data0(37),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(29),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[18]_i_6_n_0\
    );
\out[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(20),
      I1 => data0(36),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(28),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[18]_i_7_n_0\
    );
\out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[19]_i_5_n_0\,
      O => out_d(19)
    );
\out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFFF0000"
    )
        port map (
      I0 => \out[29]_i_2_n_0\,
      I1 => \out[29]_i_3_n_0\,
      I2 => \u4/fract_out_pl1\(23),
      I3 => \out[22]_i_4_n_0\,
      I4 => \out[21]_i_6_n_0\,
      I5 => \out[29]_i_4_n_0\,
      O => \out[19]_i_2_n_0\
    );
\out[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"870F"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[21]_i_8_n_0\,
      I3 => \out[21]_i_9_n_0\,
      O => \out[19]_i_3_n_0\
    );
\out[19]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[29]_i_3_n_0\,
      I3 => \out[29]_i_2_n_0\,
      O => \out[19]_i_4_n_0\
    );
\out[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(19),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[19]_i_6_n_0\,
      O => \out[19]_i_5_n_0\
    );
\out[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[20]_i_6_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_4_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[18]_i_3_n_0\,
      O => \out[19]_i_6_n_0\
    );
\out[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[1]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(1),
      O => out_d(1)
    );
\out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \out[2]_i_3_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_13_n_0\,
      I3 => \out[22]_i_7_n_0\,
      O => \out[1]_i_2_n_0\
    );
\out[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => \out[21]_i_4_n_0\,
      I2 => \out[20]_i_2_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(20),
      O => out_d(20)
    );
\out[20]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[18]_i_4_n_0\,
      O => \out[20]_i_10_n_0\
    );
\out[20]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[18]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[17]_i_3_n_0\,
      O => \out[20]_i_11_n_0\
    );
\out[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(22),
      I1 => data0(38),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(30),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[20]_i_12_n_0\
    );
\out[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101011111111"
    )
        port map (
      I0 => data0(45),
      I1 => data0(46),
      I2 => \out[20]_i_20_n_0\,
      I3 => \out[20]_i_21_n_0\,
      I4 => \out[20]_i_22_n_0\,
      I5 => \out[20]_i_23_n_0\,
      O => \out[20]_i_13_n_0\
    );
\out[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => data0(28),
      I1 => data0(44),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(20),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(36),
      O => \out[20]_i_14_n_0\
    );
\out[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAAFFFFFBBFFBB"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => data0(32),
      I2 => data0(24),
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(40),
      I5 => \out[3]_i_11_n_0\,
      O => \out[20]_i_15_n_0\
    );
\out[20]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[17]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[16]_i_3_n_0\,
      O => \out[20]_i_16_n_0\
    );
\out[20]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[16]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[15]_i_3_n_0\,
      O => \out[20]_i_17_n_0\
    );
\out[20]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[15]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[14]_i_3_n_0\,
      O => \out[20]_i_18_n_0\
    );
\out[20]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[14]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[13]_i_3_n_0\,
      O => \out[20]_i_19_n_0\
    );
\out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[20]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[20]_i_6_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[21]_i_10_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[20]_i_2_n_0\
    );
\out[20]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(42),
      I1 => data0(41),
      O => \out[20]_i_20_n_0\
    );
\out[20]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110010"
    )
        port map (
      I0 => data0(38),
      I1 => data0(37),
      I2 => \out[20]_i_24_n_0\,
      I3 => \out[20]_i_25_n_0\,
      I4 => data0(36),
      I5 => data0(35),
      O => \out[20]_i_21_n_0\
    );
\out[20]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(40),
      I1 => data0(39),
      O => \out[20]_i_22_n_0\
    );
\out[20]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(44),
      I1 => data0(43),
      O => \out[20]_i_23_n_0\
    );
\out[20]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(34),
      I1 => data0(33),
      O => \out[20]_i_24_n_0\
    );
\out[20]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110010"
    )
        port map (
      I0 => data0(31),
      I1 => data0(32),
      I2 => \out[20]_i_26_n_0\,
      I3 => \out[20]_i_27_n_0\,
      I4 => data0(30),
      I5 => data0(29),
      O => \out[20]_i_25_n_0\
    );
\out[20]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data0(28),
      I1 => data0(27),
      O => \out[20]_i_26_n_0\
    );
\out[20]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110001"
    )
        port map (
      I0 => data0(25),
      I1 => data0(26),
      I2 => data0(22),
      I3 => data0(21),
      I4 => data0(24),
      I5 => data0(23),
      O => \out[20]_i_27_n_0\
    );
\out[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[22]_i_25_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[20]_i_12_n_0\,
      O => \out[20]_i_4_n_0\
    );
\out[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFFFF011111111"
    )
        port map (
      I0 => data0(47),
      I1 => \out[20]_i_13_n_0\,
      I2 => \out[29]_i_7_n_0\,
      I3 => \exp_r_reg_n_0_[0]\,
      I4 => \exp_r_reg_n_0_[1]\,
      I5 => \out[22]_i_17_n_0\,
      O => \out[20]_i_5_n_0\
    );
\out[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[20]_i_14_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[20]_i_15_n_0\,
      O => \out[20]_i_6_n_0\
    );
\out[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[20]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[20]_i_6_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[21]_i_10_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[20]_i_8_n_0\
    );
\out[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000015155550151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[20]_i_6_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[20]_i_4_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[18]_i_3_n_0\,
      O => \out[20]_i_9_n_0\
    );
\out[21]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \out[22]_i_22_n_0\,
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[21]_i_18_n_0\,
      I3 => \out[20]_i_5_n_0\,
      I4 => \out[22]_i_18_n_0\,
      O => \out[21]_i_10_n_0\
    );
\out[21]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \out[29]_i_7_n_0\,
      I1 => data0(47),
      I2 => \u4/exp_next_mi\(8),
      O => \out[21]_i_11_n_0\
    );
\out[21]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[21]_i_19_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_33_n_0\,
      I4 => \out[22]_i_9_n_0\,
      O => \out[21]_i_12_n_0\
    );
\out[21]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_9_n_0\,
      I1 => \out[3]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_32_n_0\,
      O => \out[21]_i_13_n_0\
    );
\out[21]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF3F0F3F02"
    )
        port map (
      I0 => \out[22]_i_32_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[21]_i_20_n_0\,
      I4 => \out[21]_i_19_n_0\,
      I5 => \out[21]_i_21_n_0\,
      O => \out[21]_i_14_n_0\
    );
\out[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D5557575F575"
    )
        port map (
      I0 => \out[22]_i_9_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[22]_i_28_n_0\,
      I4 => \out[22]_i_31_n_0\,
      I5 => \out[22]_i_26_n_0\,
      O => \out[21]_i_15_n_0\
    );
\out[21]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABABF"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[21]_i_19_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_33_n_0\,
      I4 => \out[22]_i_9_n_0\,
      O => \out[21]_i_16_n_0\
    );
\out[21]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \exp_r_reg_n_0_[4]\,
      I1 => \exp_r_reg_n_0_[3]\,
      I2 => \exp_r_reg_n_0_[0]\,
      I3 => \exp_r_reg_n_0_[1]\,
      I4 => \exp_r_reg_n_0_[2]\,
      O => \out[21]_i_17_n_0\
    );
\out[21]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5353FFFFF0FF"
    )
        port map (
      I0 => data0(23),
      I1 => data0(39),
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(31),
      I4 => \out[22]_i_19_n_0\,
      I5 => \out[3]_i_11_n_0\,
      O => \out[21]_i_18_n_0\
    );
\out[21]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(22),
      O => \out[21]_i_19_n_0\
    );
\out[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => \out[21]_i_4_n_0\,
      I2 => \out[21]_i_5_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(21),
      O => out_d(21)
    );
\out[21]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(21),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_19_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[21]_i_20_n_0\
    );
\out[21]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(20),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_19_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[21]_i_21_n_0\
    );
\out[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77F7F7FFFFFFFFF"
    )
        port map (
      I0 => \out[25]_i_2_n_0\,
      I1 => \out[26]_i_2_n_0\,
      I2 => \out[25]_i_3_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(23),
      I5 => \out[25]_i_4_n_0\,
      O => \out[21]_i_3_n_0\
    );
\out[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFDDDFF"
    )
        port map (
      I0 => \out[29]_i_4_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_7_n_0\,
      I3 => \out[21]_i_8_n_0\,
      I4 => \out[21]_i_9_n_0\,
      I5 => \out[29]_i_3_n_0\,
      O => \out[21]_i_4_n_0\
    );
\out[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_10_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[21]_i_10_n_0\,
      O => \out[21]_i_5_n_0\
    );
\out[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF950095FF"
    )
        port map (
      I0 => \exp_r_reg_n_0_[7]\,
      I1 => \exp_r_reg_n_0_[6]\,
      I2 => \out[29]_i_9_n_0\,
      I3 => data0(47),
      I4 => \out_reg[29]_i_6_n_4\,
      I5 => \out[21]_i_11_n_0\,
      O => \out[21]_i_6_n_0\
    );
\out[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55FDFFFF"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[21]_i_12_n_0\,
      I2 => \out[21]_i_13_n_0\,
      I3 => \out[21]_i_14_n_0\,
      I4 => \out[21]_i_15_n_0\,
      I5 => \out[21]_i_16_n_0\,
      O => \out[21]_i_7_n_0\
    );
\out[21]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008800B8"
    )
        port map (
      I0 => \out[21]_i_17_n_0\,
      I1 => data0(47),
      I2 => \out_reg[29]_i_6_n_7\,
      I3 => \out[29]_i_7_n_0\,
      I4 => \u4/exp_next_mi\(8),
      O => \out[21]_i_8_n_0\
    );
\out[21]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out[26]_i_3_n_0\,
      I1 => \out[26]_i_2_n_0\,
      O => \out[21]_i_9_n_0\
    );
\out[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \out[20]_i_6_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[22]_i_24_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[22]_i_25_n_0\,
      O => \out[22]_i_10_n_0\
    );
\out[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFFFFFAAAAFFFF"
    )
        port map (
      I0 => \out[22]_i_26_n_0\,
      I1 => \out[22]_i_27_n_0\,
      I2 => data0(21),
      I3 => \out[22]_i_28_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[20]_i_5_n_0\,
      O => \out[22]_i_11_n_0\
    );
\out[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"500050007000F000"
    )
        port map (
      I0 => \out[22]_i_29_n_0\,
      I1 => \out[22]_i_30_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[22]_i_28_n_0\,
      I4 => \out[22]_i_31_n_0\,
      I5 => \out[20]_i_5_n_0\,
      O => \out[22]_i_12_n_0\
    );
\out[22]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out[22]_i_32_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[3]_i_4_n_0\,
      O => \out[22]_i_13_n_0\
    );
\out[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800FFFF08000000"
    )
        port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \out[22]_i_28_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(22),
      I4 => \out[20]_i_5_n_0\,
      I5 => \out[22]_i_33_n_0\,
      O => \out[22]_i_14_n_0\
    );
\out[22]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_8_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[22]_i_10_n_0\,
      O => \out[22]_i_15_n_0\
    );
\out[22]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_10_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[21]_i_10_n_0\,
      O => \out[22]_i_16_n_0\
    );
\out[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888A88888888"
    )
        port map (
      I0 => \out[21]_i_6_n_0\,
      I1 => \out[21]_i_11_n_0\,
      I2 => \out[26]_i_2_n_0\,
      I3 => \out[21]_i_8_n_0\,
      I4 => \out[29]_i_4_n_0\,
      I5 => \out[22]_i_34_n_0\,
      O => \out[22]_i_17_n_0\
    );
\out[22]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[22]_i_35_n_0\,
      I2 => \out[22]_i_21_n_0\,
      I3 => \out[18]_i_5_n_0\,
      O => \out[22]_i_18_n_0\
    );
\out[22]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \out[29]_i_5_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_11_n_0\,
      I3 => \out[22]_i_36_n_0\,
      I4 => \out[22]_i_34_n_0\,
      I5 => \out[22]_i_37_n_0\,
      O => \out[22]_i_19_n_0\
    );
\out[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \out[19]_i_4_n_0\,
      I1 => \out[19]_i_3_n_0\,
      I2 => \out[19]_i_2_n_0\,
      I3 => out_d(29),
      I4 => \out[21]_i_3_n_0\,
      O => \out[22]_i_2_n_0\
    );
\out[22]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"101F5050101F5F5F"
    )
        port map (
      I0 => data0(47),
      I1 => data0(31),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(23),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(39),
      O => \out[22]_i_20_n_0\
    );
\out[22]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C555C5C5C555C555"
    )
        port map (
      I0 => \out[22]_i_38_n_0\,
      I1 => \out[25]_i_5_n_0\,
      I2 => \out[21]_i_6_n_0\,
      I3 => \out[21]_i_11_n_0\,
      I4 => \out[22]_i_36_n_0\,
      I5 => \out[22]_i_34_n_0\,
      O => \out[22]_i_21_n_0\
    );
\out[22]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F305F3F"
    )
        port map (
      I0 => data0(27),
      I1 => data0(43),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(35),
      I5 => \out[22]_i_19_n_0\,
      O => \out[22]_i_22_n_0\
    );
\out[22]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544454445445555"
    )
        port map (
      I0 => data0(47),
      I1 => data0(46),
      I2 => data0(45),
      I3 => data0(44),
      I4 => \out[22]_i_39_n_0\,
      I5 => \out[22]_i_40_n_0\,
      O => \out[22]_i_23_n_0\
    );
\out[22]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => data0(30),
      I1 => data0(46),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(22),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(38),
      O => \out[22]_i_24_n_0\
    );
\out[22]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5F305F3F"
    )
        port map (
      I0 => data0(26),
      I1 => data0(42),
      I2 => \out[3]_i_11_n_0\,
      I3 => \out[22]_i_27_n_0\,
      I4 => data0(34),
      I5 => \out[22]_i_19_n_0\,
      O => \out[22]_i_25_n_0\
    );
\out[22]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => data0(23),
      I2 => \out[22]_i_27_n_0\,
      I3 => \out[3]_i_11_n_0\,
      O => \out[22]_i_26_n_0\
    );
\out[22]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBBFBF80888080"
    )
        port map (
      I0 => \out[21]_i_17_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_11_n_0\,
      I3 => \out[22]_i_36_n_0\,
      I4 => \out[22]_i_34_n_0\,
      I5 => \out[22]_i_41_n_0\,
      O => \out[22]_i_27_n_0\
    );
\out[22]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out[3]_i_11_n_0\,
      I1 => \out[22]_i_19_n_0\,
      O => \out[22]_i_28_n_0\
    );
\out[22]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(20),
      O => \out[22]_i_29_n_0\
    );
\out[22]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[22]_i_8_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[22]_i_10_n_0\,
      O => \out[22]_i_3_n_0\
    );
\out[22]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(22),
      O => \out[22]_i_30_n_0\
    );
\out[22]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(21),
      O => \out[22]_i_31_n_0\
    );
\out[22]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out[22]_i_21_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => \out[22]_i_27_n_0\,
      I3 => data0(23),
      I4 => \out[22]_i_19_n_0\,
      O => \out[22]_i_32_n_0\
    );
\out[22]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000800"
    )
        port map (
      I0 => data0(24),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(20),
      I5 => \out[22]_i_27_n_0\,
      O => \out[22]_i_33_n_0\
    );
\out[22]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \out[29]_i_3_n_0\,
      I1 => \out[25]_i_4_n_0\,
      I2 => \out[25]_i_3_n_0\,
      I3 => \out[25]_i_2_n_0\,
      O => \out[22]_i_34_n_0\
    );
\out[22]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => data0(29),
      I1 => data0(45),
      I2 => \out[3]_i_11_n_0\,
      I3 => data0(21),
      I4 => \out[22]_i_27_n_0\,
      I5 => data0(37),
      O => \out[22]_i_35_n_0\
    );
\out[22]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \out[29]_i_4_n_0\,
      I1 => \out[21]_i_8_n_0\,
      I2 => \out[26]_i_2_n_0\,
      O => \out[22]_i_36_n_0\
    );
\out[22]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out[22]_i_41_n_0\,
      I1 => \out[22]_i_42_n_0\,
      I2 => \out[22]_i_43_n_0\,
      O => \out[22]_i_37_n_0\
    );
\out[22]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000101"
    )
        port map (
      I0 => data0(47),
      I1 => data0(46),
      I2 => data0(45),
      I3 => \out[22]_i_44_n_0\,
      I4 => \out[22]_i_45_n_0\,
      O => \out[22]_i_38_n_0\
    );
\out[22]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFEE0E"
    )
        port map (
      I0 => \out[22]_i_46_n_0\,
      I1 => \out[22]_i_47_n_0\,
      I2 => data0(34),
      I3 => data0(37),
      I4 => data0(35),
      I5 => \out[22]_i_48_n_0\,
      O => \out[22]_i_39_n_0\
    );
\out[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000077754040"
    )
        port map (
      I0 => \out[22]_i_11_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_12_n_0\,
      I3 => \out[22]_i_13_n_0\,
      I4 => \out[22]_i_14_n_0\,
      I5 => \out[22]_i_7_n_0\,
      O => \out[22]_i_4_n_0\
    );
\out[22]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00F4"
    )
        port map (
      I0 => data0(40),
      I1 => data0(39),
      I2 => data0(41),
      I3 => data0(42),
      I4 => data0(43),
      I5 => data0(45),
      O => \out[22]_i_40_n_0\
    );
\out[22]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \out[22]_i_44_n_0\,
      I1 => data0(45),
      I2 => data0(46),
      I3 => data0(47),
      I4 => \out[22]_i_49_n_0\,
      O => \out[22]_i_41_n_0\
    );
\out[22]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => data0(22),
      I1 => data0(21),
      I2 => data0(24),
      I3 => data0(23),
      I4 => data0(20),
      O => \out[22]_i_42_n_0\
    );
\out[22]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => data0(30),
      I1 => data0(29),
      I2 => data0(32),
      I3 => data0(31),
      I4 => \out[22]_i_50_n_0\,
      O => \out[22]_i_43_n_0\
    );
\out[22]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data0(43),
      I1 => data0(44),
      I2 => data0(41),
      I3 => data0(42),
      O => \out[22]_i_44_n_0\
    );
\out[22]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF777755555555"
    )
        port map (
      I0 => \out[22]_i_51_n_0\,
      I1 => \out[22]_i_52_n_0\,
      I2 => data0(20),
      I3 => \out[22]_i_53_n_0\,
      I4 => \out[22]_i_50_n_0\,
      I5 => \out[22]_i_54_n_0\,
      O => \out[22]_i_45_n_0\
    );
\out[22]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0F02"
    )
        port map (
      I0 => data0(29),
      I1 => data0(30),
      I2 => data0(32),
      I3 => data0(31),
      I4 => data0(37),
      I5 => data0(33),
      O => \out[22]_i_46_n_0\
    );
\out[22]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF4"
    )
        port map (
      I0 => data0(22),
      I1 => data0(21),
      I2 => data0(27),
      I3 => data0(23),
      I4 => data0(25),
      I5 => \out[22]_i_55_n_0\,
      O => \out[22]_i_47_n_0\
    );
\out[22]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFAE"
    )
        port map (
      I0 => data0(38),
      I1 => data0(36),
      I2 => data0(37),
      I3 => data0(40),
      I4 => data0(42),
      O => \out[22]_i_48_n_0\
    );
\out[22]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => data0(37),
      I1 => data0(38),
      I2 => data0(40),
      I3 => data0(39),
      I4 => \out[22]_i_54_n_0\,
      O => \out[22]_i_49_n_0\
    );
\out[22]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(27),
      I1 => data0(28),
      I2 => data0(25),
      I3 => data0(26),
      O => \out[22]_i_50_n_0\
    );
\out[22]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(39),
      I1 => data0(40),
      I2 => data0(38),
      I3 => data0(37),
      O => \out[22]_i_51_n_0\
    );
\out[22]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(31),
      I1 => data0(32),
      I2 => data0(29),
      I3 => data0(30),
      O => \out[22]_i_52_n_0\
    );
\out[22]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(23),
      I1 => data0(24),
      I2 => data0(21),
      I3 => data0(22),
      O => \out[22]_i_53_n_0\
    );
\out[22]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(35),
      I1 => data0(36),
      I2 => data0(33),
      I3 => data0(34),
      O => \out[22]_i_54_n_0\
    );
\out[22]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFEFAFFFAFEFAFE"
    )
        port map (
      I0 => data0(28),
      I1 => data0(26),
      I2 => \out[22]_i_56_n_0\,
      I3 => data0(27),
      I4 => data0(25),
      I5 => data0(24),
      O => \out[22]_i_55_n_0\
    );
\out[22]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data0(32),
      I1 => data0(30),
      O => \out[22]_i_56_n_0\
    );
\out[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04444440"
    )
        port map (
      I0 => \out[29]_i_7_n_0\,
      I1 => \out[22]_i_17_n_0\,
      I2 => \exp_r_reg_n_0_[6]\,
      I3 => \out[29]_i_9_n_0\,
      I4 => \exp_r_reg_n_0_[7]\,
      O => \out[22]_i_7_n_0\
    );
\out[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \out[22]_i_18_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[22]_i_20_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[22]_i_22_n_0\,
      O => \out[22]_i_8_n_0\
    );
\out[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"101F"
    )
        port map (
      I0 => \exp_r_reg_n_0_[0]\,
      I1 => \out[29]_i_7_n_0\,
      I2 => \out[22]_i_17_n_0\,
      I3 => \out[22]_i_23_n_0\,
      O => \out[22]_i_9_n_0\
    );
\out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \out[25]_i_3_n_0\,
      I1 => \out[22]_i_4_n_0\,
      I2 => \u4/fract_out_pl1\(23),
      O => \out[23]_i_1_n_0\
    );
\out[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[25]_i_4_n_0\,
      I3 => \out[25]_i_3_n_0\,
      O => out_d(24)
    );
\out[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78F0F0F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[25]_i_2_n_0\,
      I3 => \out[25]_i_3_n_0\,
      I4 => \out[25]_i_4_n_0\,
      O => out_d(25)
    );
\out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03110300"
    )
        port map (
      I0 => \u4/exp_next_mi\(8),
      I1 => \out[29]_i_7_n_0\,
      I2 => \out[25]_i_5_n_0\,
      I3 => data0(47),
      I4 => \out_reg[26]_i_5_n_5\,
      O => \out[25]_i_2_n_0\
    );
\out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8BBABB8A88BAB8"
    )
        port map (
      I0 => data0(46),
      I1 => \out[29]_i_7_n_0\,
      I2 => data0(47),
      I3 => \u4/exp_next_mi\(8),
      I4 => \exp_r_reg_n_0_[0]\,
      I5 => \out_reg[26]_i_5_n_7\,
      O => \out[25]_i_3_n_0\
    );
\out[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"89CDCD8988CCCC88"
    )
        port map (
      I0 => \out[29]_i_7_n_0\,
      I1 => data0(47),
      I2 => \u4/exp_next_mi\(8),
      I3 => \exp_r_reg_n_0_[1]\,
      I4 => \exp_r_reg_n_0_[0]\,
      I5 => \out_reg[26]_i_5_n_6\,
      O => \out[25]_i_4_n_0\
    );
\out[25]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \exp_r_reg_n_0_[2]\,
      I1 => \exp_r_reg_n_0_[0]\,
      I2 => \exp_r_reg_n_0_[1]\,
      O => \out[25]_i_5_n_0\
    );
\out[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78F0"
    )
        port map (
      I0 => \u4/fract_out_pl1\(23),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[26]_i_2_n_0\,
      I3 => \out[26]_i_3_n_0\,
      O => out_d(26)
    );
\out[26]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \out[26]_i_7_n_0\,
      I1 => \exp_r_reg_n_0_[1]\,
      O => \out[26]_i_10_n_0\
    );
\out[26]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \exp_r_reg_n_0_[0]\,
      I1 => \out[22]_i_23_n_0\,
      O => \out[26]_i_11_n_0\
    );
\out[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01310030"
    )
        port map (
      I0 => \u4/exp_next_mi\(8),
      I1 => \out[29]_i_7_n_0\,
      I2 => data0(47),
      I3 => \out[26]_i_4_n_0\,
      I4 => \out_reg[26]_i_5_n_4\,
      O => \out[26]_i_2_n_0\
    );
\out[26]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out[25]_i_3_n_0\,
      I1 => \out[25]_i_4_n_0\,
      I2 => \out[25]_i_2_n_0\,
      O => \out[26]_i_3_n_0\
    );
\out[26]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \exp_r_reg_n_0_[3]\,
      I1 => \exp_r_reg_n_0_[2]\,
      I2 => \exp_r_reg_n_0_[1]\,
      I3 => \exp_r_reg_n_0_[0]\,
      O => \out[26]_i_4_n_0\
    );
\out[26]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8700"
    )
        port map (
      I0 => \out[20]_i_13_n_0\,
      I1 => \out[22]_i_23_n_0\,
      I2 => \out[22]_i_38_n_0\,
      I3 => \exp_r_reg_n_0_[2]\,
      O => \out[26]_i_6_n_0\
    );
\out[26]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => data0(47),
      I1 => \out[20]_i_13_n_0\,
      I2 => \out[22]_i_23_n_0\,
      O => \out[26]_i_7_n_0\
    );
\out[26]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \out[3]_i_12_n_0\,
      I1 => \out[29]_i_19_n_0\,
      I2 => \out[26]_i_6_n_0\,
      I3 => \exp_r_reg_n_0_[3]\,
      O => \out[26]_i_8_n_0\
    );
\out[26]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => \out[20]_i_13_n_0\,
      I1 => \out[22]_i_23_n_0\,
      I2 => \out[22]_i_38_n_0\,
      I3 => \exp_r_reg_n_0_[2]\,
      I4 => \out[26]_i_7_n_0\,
      O => \out[26]_i_9_n_0\
    );
\out[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[19]_i_3_n_0\,
      O => out_d(27)
    );
\out[28]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[19]_i_4_n_0\,
      O => out_d(28)
    );
\out[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \out[29]_i_2_n_0\,
      I1 => \out[29]_i_3_n_0\,
      I2 => \u4/fract_out_pl1\(23),
      I3 => \out[22]_i_4_n_0\,
      I4 => \out[29]_i_4_n_0\,
      O => out_d(29)
    );
\out[29]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \out[22]_i_37_n_0\,
      O => \out[29]_i_10_n_0\
    );
\out[29]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7500"
    )
        port map (
      I0 => \out[22]_i_41_n_0\,
      I1 => \out[3]_i_12_n_0\,
      I2 => \out[29]_i_19_n_0\,
      I3 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_11_n_0\
    );
\out[29]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \out[3]_i_12_n_0\,
      I1 => \out[29]_i_19_n_0\,
      I2 => \exp_r_reg_n_0_[3]\,
      O => \out[29]_i_12_n_0\
    );
\out[29]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \exp_r_reg_n_0_[6]\,
      I1 => \exp_r_reg_n_0_[7]\,
      O => \out[29]_i_13_n_0\
    );
\out[29]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \out[22]_i_37_n_0\,
      I2 => \exp_r_reg_n_0_[6]\,
      O => \out[29]_i_14_n_0\
    );
\out[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF750075008AFF"
    )
        port map (
      I0 => \out[22]_i_41_n_0\,
      I1 => \out[3]_i_12_n_0\,
      I2 => \out[29]_i_19_n_0\,
      I3 => \exp_r_reg_n_0_[4]\,
      I4 => \out[22]_i_37_n_0\,
      I5 => \exp_r_reg_n_0_[5]\,
      O => \out[29]_i_15_n_0\
    );
\out[29]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2B90D46F"
    )
        port map (
      I0 => \out[3]_i_12_n_0\,
      I1 => \out[29]_i_19_n_0\,
      I2 => \exp_r_reg_n_0_[3]\,
      I3 => \out[22]_i_41_n_0\,
      I4 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_16_n_0\
    );
\out[29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \exp_r_reg_n_0_[0]\,
      I1 => \exp_r_reg_n_0_[1]\,
      I2 => \exp_r_reg_n_0_[6]\,
      I3 => \exp_r_reg_n_0_[2]\,
      O => \out[29]_i_17_n_0\
    );
\out[29]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \exp_r_reg_n_0_[7]\,
      O => \out[29]_i_18_n_0\
    );
\out[29]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out[20]_i_13_n_0\,
      I1 => \out[22]_i_23_n_0\,
      I2 => \out[22]_i_38_n_0\,
      O => \out[29]_i_19_n_0\
    );
\out[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \out[21]_i_9_n_0\,
      I1 => \out[21]_i_8_n_0\,
      O => \out[29]_i_2_n_0\
    );
\out[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF77FF47"
    )
        port map (
      I0 => \out[29]_i_5_n_0\,
      I1 => data0(47),
      I2 => \out_reg[29]_i_6_n_6\,
      I3 => \out[29]_i_7_n_0\,
      I4 => \u4/exp_next_mi\(8),
      O => \out[29]_i_3_n_0\
    );
\out[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000606000006F60"
    )
        port map (
      I0 => \exp_r_reg_n_0_[6]\,
      I1 => \out[29]_i_9_n_0\,
      I2 => data0(47),
      I3 => \out_reg[29]_i_6_n_5\,
      I4 => \out[29]_i_7_n_0\,
      I5 => \u4/exp_next_mi\(8),
      O => \out[29]_i_4_n_0\
    );
\out[29]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \exp_r_reg_n_0_[2]\,
      I2 => \exp_r_reg_n_0_[1]\,
      I3 => \exp_r_reg_n_0_[0]\,
      I4 => \exp_r_reg_n_0_[3]\,
      I5 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_5_n_0\
    );
\out[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \exp_r_reg_n_0_[3]\,
      I1 => \exp_r_reg_n_0_[5]\,
      I2 => \exp_r_reg_n_0_[4]\,
      I3 => \exp_r_reg_n_0_[7]\,
      I4 => \out[29]_i_17_n_0\,
      O => \out[29]_i_7_n_0\
    );
\out[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \exp_r_reg_n_0_[5]\,
      I1 => \exp_r_reg_n_0_[2]\,
      I2 => \exp_r_reg_n_0_[1]\,
      I3 => \exp_r_reg_n_0_[0]\,
      I4 => \exp_r_reg_n_0_[3]\,
      I5 => \exp_r_reg_n_0_[4]\,
      O => \out[29]_i_9_n_0\
    );
\out[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[2]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(2),
      O => out_d(2)
    );
\out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA300A3"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_9_n_0\,
      I4 => \out[2]_i_3_n_0\,
      I5 => \out[22]_i_7_n_0\,
      O => \out[2]_i_2_n_0\
    );
\out[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \out[22]_i_33_n_0\,
      I1 => \out[4]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      O => \out[2]_i_3_n_0\
    );
\out[30]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[19]_i_2_n_0\,
      O => out_d(30)
    );
\out[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(2),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[2]_i_2_n_0\,
      O => \out[31]_i_11_n_0\
    );
\out[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(3),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[3]_i_2_n_0\,
      O => \out[31]_i_12_n_0\
    );
\out[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \out[0]_i_2_n_0\,
      I1 => \out[22]_i_4_n_0\,
      O => \out[31]_i_13_n_0\
    );
\out[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(1),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[1]_i_2_n_0\,
      O => \out[31]_i_14_n_0\
    );
\out[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0EEE0"
    )
        port map (
      I0 => \out[5]_i_2_n_0\,
      I1 => \out[4]_i_2_n_0\,
      I2 => \out[21]_i_3_n_0\,
      I3 => \out[21]_i_4_n_0\,
      I4 => \out[7]_i_2_n_0\,
      I5 => \out[6]_i_2_n_0\,
      O => \out[31]_i_15_n_0\
    );
\out[31]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(10),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[10]_i_2_n_0\,
      O => \out[31]_i_16_n_0\
    );
\out[31]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(11),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[11]_i_2_n_0\,
      O => \out[31]_i_17_n_0\
    );
\out[31]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(8),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[8]_i_2_n_0\,
      O => \out[31]_i_18_n_0\
    );
\out[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \u4/fract_out_pl1\(9),
      I1 => \out[22]_i_4_n_0\,
      I2 => \out[9]_i_2_n_0\,
      O => \out[31]_i_19_n_0\
    );
\out[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0EEE0"
    )
        port map (
      I0 => \out[13]_i_2_n_0\,
      I1 => \out[12]_i_2_n_0\,
      I2 => \out[21]_i_3_n_0\,
      I3 => \out[21]_i_4_n_0\,
      I4 => \out[15]_i_2_n_0\,
      I5 => \out[14]_i_2_n_0\,
      O => \out[31]_i_20_n_0\
    );
\out[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFCFCFC"
    )
        port map (
      I0 => \out[26]_i_3_n_0\,
      I1 => \out[26]_i_2_n_0\,
      I2 => \out[21]_i_8_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(23),
      O => \out[31]_i_21_n_0\
    );
\out[31]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EFAFAFA"
    )
        port map (
      I0 => \out[25]_i_4_n_0\,
      I1 => \out[25]_i_3_n_0\,
      I2 => \out[25]_i_2_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(23),
      O => \out[31]_i_22_n_0\
    );
\out[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0E0F0"
    )
        port map (
      I0 => \out[31]_i_11_n_0\,
      I1 => \out[31]_i_12_n_0\,
      I2 => \out[22]_i_2_n_0\,
      I3 => \out[31]_i_13_n_0\,
      I4 => \out[31]_i_14_n_0\,
      I5 => \out[31]_i_15_n_0\,
      O => \out[31]_i_4_n_0\
    );
\out[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F0E0"
    )
        port map (
      I0 => \out[31]_i_16_n_0\,
      I1 => \out[31]_i_17_n_0\,
      I2 => \out[22]_i_2_n_0\,
      I3 => \out[31]_i_18_n_0\,
      I4 => \out[31]_i_19_n_0\,
      I5 => \out[31]_i_20_n_0\,
      O => \out[31]_i_5_n_0\
    );
\out[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => \out[21]_i_4_n_0\,
      I2 => \out[22]_i_3_n_0\,
      I3 => \out[22]_i_4_n_0\,
      I4 => \u4/fract_out_pl1\(22),
      O => out_d(22)
    );
\out[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFF0EEE0"
    )
        port map (
      I0 => \out[17]_i_2_n_0\,
      I1 => \out[16]_i_2_n_0\,
      I2 => \out[21]_i_3_n_0\,
      I3 => \out[21]_i_4_n_0\,
      I4 => \out[19]_i_5_n_0\,
      I5 => \out[18]_i_2_n_0\,
      O => \out[31]_i_9_n_0\
    );
\out[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[3]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(3),
      O => out_d(3)
    );
\out[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \out[2]_i_3_n_0\,
      I1 => \out[22]_i_9_n_0\,
      I2 => \out[22]_i_13_n_0\,
      I3 => \out[22]_i_7_n_0\,
      O => \out[3]_i_10_n_0\
    );
\out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080BFBBBFBF"
    )
        port map (
      I0 => \out[26]_i_4_n_0\,
      I1 => \out[21]_i_6_n_0\,
      I2 => \out[21]_i_11_n_0\,
      I3 => \out[22]_i_36_n_0\,
      I4 => \out[22]_i_34_n_0\,
      I5 => \out[3]_i_12_n_0\,
      O => \out[3]_i_11_n_0\
    );
\out[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08AA"
    )
        port map (
      I0 => \out[3]_i_13_n_0\,
      I1 => \out[22]_i_43_n_0\,
      I2 => \out[22]_i_42_n_0\,
      I3 => \out[22]_i_49_n_0\,
      O => \out[3]_i_12_n_0\
    );
\out[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data0(47),
      I1 => data0(46),
      I2 => data0(45),
      I3 => \out[22]_i_44_n_0\,
      O => \out[3]_i_13_n_0\
    );
\out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A300A3000000FF"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[4]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[3]_i_2_n_0\
    );
\out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000B000800"
    )
        port map (
      I0 => data0(25),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(21),
      I5 => \out[22]_i_27_n_0\,
      O => \out[3]_i_4_n_0\
    );
\out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1FFFDFF"
    )
        port map (
      I0 => data0(23),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(27),
      I5 => \out[22]_i_27_n_0\,
      O => \out[3]_i_5_n_0\
    );
\out[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out[0]_i_2_n_0\,
      O => \out[3]_i_6_n_0\
    );
\out[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[5]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[4]_i_3_n_0\,
      O => \out[3]_i_7_n_0\
    );
\out[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A300A3000000FF"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[4]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[3]_i_8_n_0\
    );
\out[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFA300A3"
    )
        port map (
      I0 => \out[3]_i_4_n_0\,
      I1 => \out[3]_i_5_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[22]_i_9_n_0\,
      I4 => \out[2]_i_3_n_0\,
      I5 => \out[22]_i_7_n_0\,
      O => \out[3]_i_9_n_0\
    );
\out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[4]_i_2_n_0\,
      O => out_d(4)
    );
\out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[5]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[4]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(4),
      I5 => \out[22]_i_4_n_0\,
      O => \out[4]_i_2_n_0\
    );
\out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB8888BB8BBB8B"
    )
        port map (
      I0 => \out[4]_i_4_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[22]_i_28_n_0\,
      I3 => \out[4]_i_5_n_0\,
      I4 => \out[10]_i_4_n_0\,
      I5 => \out[22]_i_21_n_0\,
      O => \out[4]_i_3_n_0\
    );
\out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF1FFFDFF"
    )
        port map (
      I0 => data0(22),
      I1 => \out[22]_i_21_n_0\,
      I2 => \out[22]_i_19_n_0\,
      I3 => \out[3]_i_11_n_0\,
      I4 => data0(26),
      I5 => \out[22]_i_27_n_0\,
      O => \out[4]_i_4_n_0\
    );
\out[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \out[22]_i_27_n_0\,
      I1 => data0(24),
      O => \out[4]_i_5_n_0\
    );
\out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[5]_i_2_n_0\,
      O => out_d(5)
    );
\out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[6]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[5]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(5),
      I5 => \out[22]_i_4_n_0\,
      O => \out[5]_i_2_n_0\
    );
\out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB888B8B"
    )
        port map (
      I0 => \out[3]_i_5_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[7]_i_4_n_0\,
      I3 => \out[11]_i_10_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[5]_i_3_n_0\
    );
\out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[6]_i_2_n_0\,
      O => out_d(6)
    );
\out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[7]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[6]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(6),
      I5 => \out[22]_i_4_n_0\,
      O => \out[6]_i_2_n_0\
    );
\out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0505F505F"
    )
        port map (
      I0 => \out[6]_i_4_n_0\,
      I1 => \out[10]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[8]_i_9_n_0\,
      I4 => \out[12]_i_4_n_0\,
      I5 => \out[22]_i_21_n_0\,
      O => \out[6]_i_3_n_0\
    );
\out[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => data0(24),
      I3 => \out[22]_i_27_n_0\,
      O => \out[6]_i_4_n_0\
    );
\out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000000"
    )
        port map (
      I0 => \out[21]_i_3_n_0\,
      I1 => out_d(29),
      I2 => \out[19]_i_2_n_0\,
      I3 => \out[19]_i_3_n_0\,
      I4 => \out[19]_i_4_n_0\,
      I5 => \out[7]_i_2_n_0\,
      O => out_d(7)
    );
\out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001510151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[8]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[7]_i_3_n_0\,
      I4 => \u4/fract_out_pl1\(7),
      I5 => \out[22]_i_4_n_0\,
      O => \out[7]_i_2_n_0\
    );
\out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFC0C0505F505F"
    )
        port map (
      I0 => \out[7]_i_4_n_0\,
      I1 => \out[11]_i_10_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[7]_i_5_n_0\,
      I4 => \out[13]_i_4_n_0\,
      I5 => \out[22]_i_21_n_0\,
      O => \out[7]_i_3_n_0\
    );
\out[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \out[3]_i_11_n_0\,
      I1 => \out[22]_i_19_n_0\,
      I2 => data0(25),
      I3 => \out[22]_i_27_n_0\,
      O => \out[7]_i_4_n_0\
    );
\out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => data0(27),
      I3 => \out[22]_i_27_n_0\,
      O => \out[7]_i_5_n_0\
    );
\out[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[8]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(8),
      O => out_d(8)
    );
\out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[8]_i_4_n_0\,
      O => \out[8]_i_2_n_0\
    );
\out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC05F5FCFC05050"
    )
        port map (
      I0 => \out[8]_i_9_n_0\,
      I1 => \out[12]_i_4_n_0\,
      I2 => \out[20]_i_5_n_0\,
      I3 => \out[14]_i_4_n_0\,
      I4 => \out[22]_i_21_n_0\,
      I5 => \out[10]_i_4_n_0\,
      O => \out[8]_i_4_n_0\
    );
\out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004700FF0047"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[22]_i_9_n_0\,
      I5 => \out[8]_i_4_n_0\,
      O => \out[8]_i_5_n_0\
    );
\out[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[8]_i_4_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[7]_i_3_n_0\,
      O => \out[8]_i_6_n_0\
    );
\out[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[7]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[6]_i_3_n_0\,
      O => \out[8]_i_7_n_0\
    );
\out[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => \out[22]_i_7_n_0\,
      I1 => \out[6]_i_3_n_0\,
      I2 => \out[22]_i_9_n_0\,
      I3 => \out[5]_i_3_n_0\,
      O => \out[8]_i_8_n_0\
    );
\out[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \out[22]_i_19_n_0\,
      I1 => \out[3]_i_11_n_0\,
      I2 => data0(26),
      I3 => \out[22]_i_27_n_0\,
      O => \out[8]_i_9_n_0\
    );
\out[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \out[22]_i_2_n_0\,
      I1 => \out[9]_i_2_n_0\,
      I2 => \out[22]_i_4_n_0\,
      I3 => \u4/fract_out_pl1\(9),
      O => out_d(9)
    );
\out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00470047000000FF"
    )
        port map (
      I0 => \out[9]_i_3_n_0\,
      I1 => \out[20]_i_5_n_0\,
      I2 => \out[11]_i_4_n_0\,
      I3 => \out[22]_i_7_n_0\,
      I4 => \out[10]_i_3_n_0\,
      I5 => \out[22]_i_9_n_0\,
      O => \out[9]_i_2_n_0\
    );
\out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F7F7"
    )
        port map (
      I0 => \out[22]_i_28_n_0\,
      I1 => data0(27),
      I2 => \out[22]_i_27_n_0\,
      I3 => \out[13]_i_4_n_0\,
      I4 => \out[22]_i_21_n_0\,
      O => \out[9]_i_3_n_0\
    );
\out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => u0_n_2,
      Q => \^d\(0),
      R => '0'
    );
\out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(10),
      Q => \^d\(10),
      R => u0_n_3
    );
\out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(11),
      Q => \^d\(11),
      R => u0_n_3
    );
\out_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[8]_i_3_n_0\,
      CO(3) => \out_reg[11]_i_3_n_0\,
      CO(2) => \out_reg[11]_i_3_n_1\,
      CO(1) => \out_reg[11]_i_3_n_2\,
      CO(0) => \out_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(12 downto 9),
      S(3) => \out[11]_i_6_n_0\,
      S(2) => \out[11]_i_7_n_0\,
      S(1) => \out[11]_i_8_n_0\,
      S(0) => \out[11]_i_9_n_0\
    );
\out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(12),
      Q => \^d\(12),
      R => u0_n_3
    );
\out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(13),
      Q => \^d\(13),
      R => u0_n_3
    );
\out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(14),
      Q => \^d\(14),
      R => u0_n_3
    );
\out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(15),
      Q => \^d\(15),
      R => u0_n_3
    );
\out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(16),
      Q => \^d\(16),
      R => u0_n_3
    );
\out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(17),
      Q => \^d\(17),
      R => u0_n_3
    );
\out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(18),
      Q => \^d\(18),
      R => u0_n_3
    );
\out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(19),
      Q => \^d\(19),
      R => u0_n_3
    );
\out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(1),
      Q => \^d\(1),
      R => u0_n_3
    );
\out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(20),
      Q => \^d\(20),
      R => u0_n_3
    );
\out_reg[20]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[20]_i_7_n_0\,
      CO(3) => \out_reg[20]_i_3_n_0\,
      CO(2) => \out_reg[20]_i_3_n_1\,
      CO(1) => \out_reg[20]_i_3_n_2\,
      CO(0) => \out_reg[20]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(20 downto 17),
      S(3) => \out[20]_i_8_n_0\,
      S(2) => \out[20]_i_9_n_0\,
      S(1) => \out[20]_i_10_n_0\,
      S(0) => \out[20]_i_11_n_0\
    );
\out_reg[20]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[11]_i_3_n_0\,
      CO(3) => \out_reg[20]_i_7_n_0\,
      CO(2) => \out_reg[20]_i_7_n_1\,
      CO(1) => \out_reg[20]_i_7_n_2\,
      CO(0) => \out_reg[20]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(16 downto 13),
      S(3) => \out[20]_i_16_n_0\,
      S(2) => \out[20]_i_17_n_0\,
      S(1) => \out[20]_i_18_n_0\,
      S(0) => \out[20]_i_19_n_0\
    );
\out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(21),
      Q => \^d\(21),
      R => u0_n_3
    );
\out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => u0_n_1,
      Q => \^d\(22),
      R => '0'
    );
\out_reg[22]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[20]_i_3_n_0\,
      CO(3) => \NLW_out_reg[22]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \u4/fract_out_pl1\(23),
      CO(1) => \NLW_out_reg[22]_i_5_CO_UNCONNECTED\(1),
      CO(0) => \out_reg[22]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_out_reg[22]_i_5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \u4/fract_out_pl1\(22 downto 21),
      S(3 downto 2) => B"01",
      S(1) => \out[22]_i_15_n_0\,
      S(0) => \out[22]_i_16_n_0\
    );
\out_reg[23]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => \out[23]_i_1_n_0\,
      Q => \^d\(23),
      S => u0_n_3
    );
\out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(24),
      Q => \^d\(24),
      S => u0_n_3
    );
\out_reg[25]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(25),
      Q => \^d\(25),
      S => u0_n_3
    );
\out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(26),
      Q => \^d\(26),
      S => u0_n_3
    );
\out_reg[26]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_reg[26]_i_5_n_0\,
      CO(2) => \out_reg[26]_i_5_n_1\,
      CO(1) => \out_reg[26]_i_5_n_2\,
      CO(0) => \out_reg[26]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \out[26]_i_6_n_0\,
      DI(2) => \out[26]_i_7_n_0\,
      DI(1) => \exp_r_reg_n_0_[1]\,
      DI(0) => \exp_r_reg_n_0_[0]\,
      O(3) => \out_reg[26]_i_5_n_4\,
      O(2) => \out_reg[26]_i_5_n_5\,
      O(1) => \out_reg[26]_i_5_n_6\,
      O(0) => \out_reg[26]_i_5_n_7\,
      S(3) => \out[26]_i_8_n_0\,
      S(2) => \out[26]_i_9_n_0\,
      S(1) => \out[26]_i_10_n_0\,
      S(0) => \out[26]_i_11_n_0\
    );
\out_reg[27]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(27),
      Q => \^d\(27),
      S => u0_n_3
    );
\out_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(28),
      Q => \^d\(28),
      S => u0_n_3
    );
\out_reg[29]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(29),
      Q => \^d\(29),
      S => u0_n_3
    );
\out_reg[29]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[26]_i_5_n_0\,
      CO(3) => \out_reg[29]_i_6_n_0\,
      CO(2) => \out_reg[29]_i_6_n_1\,
      CO(1) => \out_reg[29]_i_6_n_2\,
      CO(0) => \out_reg[29]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \exp_r_reg_n_0_[6]\,
      DI(2) => \out[29]_i_10_n_0\,
      DI(1) => \out[29]_i_11_n_0\,
      DI(0) => \out[29]_i_12_n_0\,
      O(3) => \out_reg[29]_i_6_n_4\,
      O(2) => \out_reg[29]_i_6_n_5\,
      O(1) => \out_reg[29]_i_6_n_6\,
      O(0) => \out_reg[29]_i_6_n_7\,
      S(3) => \out[29]_i_13_n_0\,
      S(2) => \out[29]_i_14_n_0\,
      S(1) => \out[29]_i_15_n_0\,
      S(0) => \out[29]_i_16_n_0\
    );
\out_reg[29]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[29]_i_6_n_0\,
      CO(3 downto 0) => \NLW_out_reg[29]_i_8_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_out_reg[29]_i_8_O_UNCONNECTED\(3 downto 1),
      O(0) => \u4/exp_next_mi\(8),
      S(3 downto 1) => B"000",
      S(0) => \out[29]_i_18_n_0\
    );
\out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(2),
      Q => \^d\(2),
      R => u0_n_3
    );
\out_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => clock,
      CE => '1',
      D => out_d(30),
      Q => \^d\(30),
      S => u0_n_3
    );
\out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_reg0,
      Q => \^d\(31),
      R => '0'
    );
\out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(3),
      Q => \^d\(3),
      R => u0_n_3
    );
\out_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \out_reg[3]_i_3_n_0\,
      CO(2) => \out_reg[3]_i_3_n_1\,
      CO(1) => \out_reg[3]_i_3_n_2\,
      CO(0) => \out_reg[3]_i_3_n_3\,
      CYINIT => \out[3]_i_6_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(4 downto 1),
      S(3) => \out[3]_i_7_n_0\,
      S(2) => \out[3]_i_8_n_0\,
      S(1) => \out[3]_i_9_n_0\,
      S(0) => \out[3]_i_10_n_0\
    );
\out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(4),
      Q => \^d\(4),
      R => u0_n_3
    );
\out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(5),
      Q => \^d\(5),
      R => u0_n_3
    );
\out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(6),
      Q => \^d\(6),
      R => u0_n_3
    );
\out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(7),
      Q => \^d\(7),
      R => u0_n_3
    );
\out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(8),
      Q => \^d\(8),
      R => u0_n_3
    );
\out_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \out_reg[3]_i_3_n_0\,
      CO(3) => \out_reg[8]_i_3_n_0\,
      CO(2) => \out_reg[8]_i_3_n_1\,
      CO(1) => \out_reg[8]_i_3_n_2\,
      CO(0) => \out_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \u4/fract_out_pl1\(8 downto 5),
      S(3) => \out[8]_i_5_n_0\,
      S(2) => \out[8]_i_6_n_0\,
      S(1) => \out[8]_i_7_n_0\,
      S(0) => \out[8]_i_8_n_0\
    );
\out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => out_d(9),
      Q => \^d\(9),
      R => u0_n_3
    );
sign_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => sign_fasu,
      Q => sign,
      R => '0'
    );
\spam_result[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(0),
      O => \out_reg[0]_0\
    );
\spam_result[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(10),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(10),
      O => \out_reg[10]_0\
    );
\spam_result[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(11),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(11),
      O => \out_reg[11]_0\
    );
\spam_result[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(12),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(12),
      O => \out_reg[12]_0\
    );
\spam_result[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(13),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(13),
      O => \out_reg[13]_0\
    );
\spam_result[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(14),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(14),
      O => \out_reg[14]_0\
    );
\spam_result[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(15),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(15),
      O => \out_reg[15]_0\
    );
\spam_result[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(16),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(16),
      O => \out_reg[16]_0\
    );
\spam_result[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(17),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(17),
      O => \out_reg[17]_0\
    );
\spam_result[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(18),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(18),
      O => \out_reg[18]_0\
    );
\spam_result[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(19),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(19),
      O => \out_reg[19]_0\
    );
\spam_result[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(1),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(1),
      O => \out_reg[1]_0\
    );
\spam_result[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(20),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(20),
      O => \out_reg[20]_0\
    );
\spam_result[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(21),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(21),
      O => \out_reg[21]_0\
    );
\spam_result[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(22),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(22),
      O => \out_reg[22]_0\
    );
\spam_result[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(23),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(23),
      O => \out_reg[23]_0\
    );
\spam_result[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(24),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(24),
      O => \out_reg[24]_0\
    );
\spam_result[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(25),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(25),
      O => \out_reg[25]_0\
    );
\spam_result[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(26),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(26),
      O => \out_reg[26]_0\
    );
\spam_result[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(27),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(27),
      O => \out_reg[27]_0\
    );
\spam_result[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(28),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(28),
      O => \out_reg[28]_0\
    );
\spam_result[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(29),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(29),
      O => \out_reg[29]_0\
    );
\spam_result[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(2),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(2),
      O => \out_reg[2]_0\
    );
\spam_result[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(30),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(30),
      O => \out_reg[30]_0\
    );
\spam_result[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(31),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(31),
      O => \out_reg[31]_0\
    );
\spam_result[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(3),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(3),
      O => \out_reg[3]_0\
    );
\spam_result[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(4),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(4),
      O => \out_reg[4]_0\
    );
\spam_result[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(5),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(5),
      O => \out_reg[5]_0\
    );
\spam_result[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(6),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(6),
      O => \out_reg[6]_0\
    );
\spam_result[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(7),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(7),
      O => \out_reg[7]_0\
    );
\spam_result[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(8),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(8),
      O => \out_reg[8]_0\
    );
\spam_result[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^d\(9),
      I1 => \spam_result_reg[0]\,
      I2 => prob_out(9),
      O => \out_reg[9]_0\
    );
u0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_except_4
     port map (
      D(1) => u0_n_1,
      D(0) => u0_n_2,
      O(0) => \u4/fract_out_pl1\(22),
      Q(30 downto 0) => opb_r(30 downto 0),
      clock => clock,
      expa_ff_reg_0(30 downto 0) => opa_r(30 downto 0),
      fasu_op_r2 => fasu_op_r2,
      nan_sign => nan_sign_d,
      opa_nan => opa_nan,
      opb_nan => opb_nan,
      \out[31]_i_3_0\ => \out[31]_i_21_n_0\,
      \out[31]_i_3_1\ => \out[31]_i_22_n_0\,
      \out[31]_i_3_2\ => \out[19]_i_2_n_0\,
      \out[31]_i_3_3\ => \out[19]_i_4_n_0\,
      out_d(3) => out_d(29),
      out_d(2 downto 0) => out_d(22 downto 20),
      out_reg0 => out_reg0,
      \out_reg[0]\ => \out[22]_i_2_n_0\,
      \out_reg[0]_0\ => \out[22]_i_4_n_0\,
      \out_reg[0]_1\ => \out[0]_i_2_n_0\,
      \out_reg[22]\ => \out[22]_i_3_n_0\,
      \out_reg[31]\ => \out[31]_i_4_n_0\,
      \out_reg[31]_0\ => \out[31]_i_5_n_0\,
      \out_reg[31]_1\ => \out[23]_i_1_n_0\,
      \out_reg[31]_2\ => \out[31]_i_9_n_0\,
      qnan_reg_0 => u0_n_3,
      result_zero_sign => result_zero_sign_d,
      sign => sign
    );
u1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pre_norm_5
     port map (
      CO(0) => expa_lt_expb,
      O(3 downto 0) => exp_diff2(7 downto 4),
      Q(31 downto 0) => opa_r(31 downto 0),
      clock => clock,
      \exp_dn_out_reg[7]_0\(7 downto 0) => exp_fasu(7 downto 0),
      fasu_op => fasu_op,
      nan_sign => nan_sign_d,
      opa_nan => opa_nan,
      \opa_r_reg[23]\(0) => u1_n_5,
      opb_nan => opb_nan,
      result_zero_sign => result_zero_sign_d,
      sign_fasu => sign_fasu,
      signb_r_reg_0(31 downto 0) => opb_r(31 downto 0),
      sum0(27) => co_d,
      sum0(26 downto 0) => fract_out_d(26 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_16 : entity is "blk_mem_gen_prim_width";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_16 is
begin
\prim_noinit.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_17
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_2\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss is
begin
\gsym_dc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_22 is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_22 : entity is "dc_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_22 is
begin
\gsym_dc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_updn_cntr_27
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => srst,
      O => tmp_ram_rd_en
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_1
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_2
     port map (
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      rd_en => rd_en,
      spam_fifo_rd_en_reg => c2_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_23 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[1].gms.ms\ : in STD_LOGIC;
    \gmux.gm[2].gms.ms\ : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg_2 : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_23 : entity is "rd_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_23 is
  signal c2_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
  \out\ <= ram_empty_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => srst,
      O => tmp_ram_rd_en
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_25
     port map (
      comp0 => comp0,
      \gmux.gm[1].gms.ms_0\ => \gmux.gm[1].gms.ms\,
      \gmux.gm[2].gms.ms_0\ => \gmux.gm[2].gms.ms\,
      \gmux.gm[3].gms.ms_0\ => \gmux.gm[3].gms.ms\,
      \gmux.gm[4].gms.ms_0\ => \gmux.gm[4].gms.ms\,
      ram_empty_i_reg => ram_empty_i_reg_0
    );
c2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_26
     port map (
      comp0 => comp0,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg(0) => ram_empty_i_reg_1(0),
      ram_empty_i_reg_0 => ram_empty_i_reg_2,
      rd_en => rd_en,
      spam_fifo_rd_en_reg => c2_n_0,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      wr_en => wr_en
    );
\gc0.count_d1[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_fb_i,
      S => srst
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c2_n_0,
      Q => ram_empty_i,
      S => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \slv_reg4_reg[0]\(0)
    );
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_0
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg => ram_full_i_reg_0,
      rd_en => rd_en,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => ram_full_i_reg_0,
      I3 => rd_en,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg_0 : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18 : entity is "wr_status_flags_ss";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18 is
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => \slv_reg1_reg[0]\(0)
    );
c0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_20
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      v1_reg(0) => v1_reg(0)
    );
c1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_compare_21
     port map (
      comp0 => comp0,
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => ram_full_fb_i,
      ram_full_comb => ram_full_comb,
      ram_full_i_reg => ram_full_i_reg_0,
      rd_en => rd_en,
      v1_reg_0(0) => v1_reg_0(0),
      wr_en => wr_en
    );
\count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B44"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => ram_full_i_reg_0,
      I3 => rd_en,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_fb_i,
      R => srst
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_full_comb,
      Q => ram_full_i,
      R => srst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_15 : entity is "blk_mem_gen_generic_cstr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_15 is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width_16
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
  signal rpntr_n_24 : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss
     port map (
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \gmux.gm[1].gms.ms\ => rpntr_n_22,
      \gmux.gm[2].gms.ms\ => rpntr_n_23,
      \gmux.gm[3].gms.ms\ => rpntr_n_24,
      \gmux.gm[4].gms.ms\ => rpntr_n_25,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => ram_empty_i_reg_1,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr
     port map (
      E(0) => p_7_out,
      Q(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_22,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_23,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_24,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_25,
      \gc0.count_reg[8]_0\(0) => \gc0.count_reg[8]\(0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => \gmux.gm[3].gms.ms_0\(7 downto 0),
      srst => srst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : in STD_LOGIC;
    ram_empty_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_i_reg_1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gmux.gm[3].gms.ms\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gmux.gm[3].gms.ms_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9 : entity is "rd_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9 is
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rpntr_n_22 : STD_LOGIC;
  signal rpntr_n_23 : STD_LOGIC;
  signal rpntr_n_24 : STD_LOGIC;
  signal rpntr_n_25 : STD_LOGIC;
begin
  \out\ <= \^out\;
\grss.gdc.dc\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dc_ss_22
     port map (
      E(0) => E(0),
      Q(8 downto 0) => Q(8 downto 0),
      clk => clk,
      \out\ => \^out\,
      rd_en => rd_en,
      srst => srst
    );
\grss.rsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_status_flags_ss_23
     port map (
      E(0) => p_7_out,
      clk => clk,
      empty => empty,
      \gmux.gm[1].gms.ms\ => rpntr_n_22,
      \gmux.gm[2].gms.ms\ => rpntr_n_23,
      \gmux.gm[3].gms.ms\ => rpntr_n_24,
      \gmux.gm[4].gms.ms\ => rpntr_n_25,
      \out\ => \^out\,
      ram_empty_i_reg_0 => ram_empty_i_reg,
      ram_empty_i_reg_1(0) => ram_empty_i_reg_0(0),
      ram_empty_i_reg_2 => ram_empty_i_reg_1,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \c2/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_bin_cntr_24
     port map (
      E(0) => p_7_out,
      Q(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      clk => clk,
      \gc0.count_d1_reg[0]_0\ => rpntr_n_22,
      \gc0.count_d1_reg[2]_0\ => rpntr_n_23,
      \gc0.count_d1_reg[4]_0\ => rpntr_n_24,
      \gc0.count_d1_reg[6]_0\ => rpntr_n_25,
      \gc0.count_reg[8]_0\(0) => \gc0.count_reg[8]\(0),
      \gmux.gm[3].gms.ms\(7 downto 0) => \gmux.gm[3].gms.ms\(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => \gmux.gm[3].gms.ms_0\(7 downto 0),
      srst => srst,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0),
      v1_reg_1(3 downto 0) => \c2/v1_reg\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^slv_reg4_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \slv_reg4_reg[0]\(0) <= \^slv_reg4_reg[0]\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \out\,
      ram_full_i_reg_0 => ram_full_i_reg,
      rd_en => rd_en,
      \slv_reg4_reg[0]\(0) => \^slv_reg4_reg[0]\(0),
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr
     port map (
      E(0) => \^slv_reg4_reg[0]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_1\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      \gcc0.gc0.count_d1_reg[8]_2\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_1\(0),
      \gmux.gm[4].gms.ms_0\(0) => \gmux.gm[4].gms.ms_2\(0),
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[8]_1\ : out STD_LOGIC;
    \gmux.gm[4].gms.ms\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gmux.gm[4].gms.ms_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gmux.gm[4].gms.ms_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmux.gm[4].gms.ms_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10 : entity is "wr_logic";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10 is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^slv_reg1_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \slv_reg1_reg[0]\(0) <= \^slv_reg1_reg[0]\(0);
\gwss.wsts\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_status_flags_ss_18
     port map (
      E(0) => E(0),
      clk => clk,
      full => full,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gmux.gm[4].gms.ms\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gmux.gm[4].gms.ms_0\(3 downto 0),
      \out\ => \out\,
      ram_full_i_reg_0 => ram_full_i_reg,
      rd_en => rd_en,
      \slv_reg1_reg[0]\(0) => \^slv_reg1_reg[0]\(0),
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4),
      wr_en => wr_en
    );
wpntr: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_bin_cntr_19
     port map (
      E(0) => \^slv_reg1_reg[0]\(0),
      Q(7 downto 0) => Q(7 downto 0),
      clk => clk,
      \gcc0.gc0.count_d1_reg[8]_0\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_1\(0) => \gcc0.gc0.count_d1_reg[8]_0\(0),
      \gcc0.gc0.count_d1_reg[8]_2\ => \gcc0.gc0.count_d1_reg[8]_1\,
      \gmux.gm[4].gms.ms\(0) => \gmux.gm[4].gms.ms_1\(0),
      \gmux.gm[4].gms.ms_0\(0) => \gmux.gm[4].gms.ms_2\(0),
      srst => srst,
      v1_reg(0) => \c0/v1_reg\(4),
      v1_reg_0(0) => \c1/v1_reg\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_14 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_14 : entity is "blk_mem_gen_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_14 is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr_15
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_13 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_13 : entity is "blk_mem_gen_v8_4_2_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_13 is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top_14
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_12 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_12 : entity is "blk_mem_gen_v8_4_2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_12 is
begin
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_synth_13
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_11 is
  port (
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    srst : in STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_11 : entity is "memory";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_11 is
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_2_12
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  port (
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \grss.gdc.dc/cntr_en__0\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic
     port map (
      E(0) => \grss.gdc.dc/cntr_en__0\,
      Q(8 downto 0) => data_count(8 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[8]\(0) => rd_pntr_plus1(8),
      \gmux.gm[3].gms.ms\(7 downto 0) => p_11_out(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => p_12_out(7 downto 0),
      \out\ => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_22\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(4),
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic
     port map (
      E(0) => \grss.gdc.dc/cntr_en__0\,
      Q(7 downto 0) => p_12_out(7 downto 0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_11_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \grss.rsts/c2/v1_reg\(4),
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(0) => p_0_out(8),
      \gmux.gm[4].gms.ms_2\(0) => rd_pntr_plus1(8),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => p_2_out,
      rd_en => rd_en,
      \slv_reg4_reg[0]\(0) => p_17_out,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => p_17_out,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => p_0_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => p_11_out(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_8 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_8 : entity is "fifo_generator_ramfifo";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_8 is
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_22\ : STD_LOGIC;
  signal \grss.gdc.dc/cntr_en__0\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \gwss.wsts/c0/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal tmp_ram_rd_en : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_rd_logic_9
     port map (
      E(0) => \grss.gdc.dc/cntr_en__0\,
      Q(8 downto 0) => data_count(8 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[8]\(0) => rd_pntr_plus1(8),
      \gmux.gm[3].gms.ms\(7 downto 0) => p_11_out(7 downto 0),
      \gmux.gm[3].gms.ms_0\(7 downto 0) => p_12_out(7 downto 0),
      \out\ => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_22\,
      ram_empty_i_reg_0(0) => \grss.rsts/c2/v1_reg\(4),
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_0\,
      rd_en => rd_en,
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en,
      v1_reg(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_wr_logic_10
     port map (
      E(0) => \grss.gdc.dc/cntr_en__0\,
      Q(7 downto 0) => p_12_out(7 downto 0),
      clk => clk,
      full => full,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_11_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]_0\(0) => \grss.rsts/c2/v1_reg\(4),
      \gcc0.gc0.count_d1_reg[8]_1\ => \gntv_or_sync_fifo.gl0.wr_n_22\,
      \gmux.gm[4].gms.ms\(3 downto 0) => \gwss.wsts/c0/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_0\(3 downto 0) => \gwss.wsts/c1/v1_reg\(3 downto 0),
      \gmux.gm[4].gms.ms_1\(0) => p_0_out(8),
      \gmux.gm[4].gms.ms_2\(0) => rd_pntr_plus1(8),
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      ram_full_i_reg => p_2_out,
      rd_en => rd_en,
      \slv_reg1_reg[0]\(0) => p_17_out,
      srst => srst,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memory_11
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => p_17_out,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8 downto 0) => p_0_out(8 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1\(8 downto 0) => p_11_out(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      srst => srst,
      tmp_ram_rd_en => tmp_ram_rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo
     port map (
      clk => clk,
      data_count(8 downto 0) => DATA_COUNT(8 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_7 is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_7 : entity is "fifo_generator_top";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_7 is
begin
\grf.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_ramfifo_8
     port map (
      clk => clk,
      data_count(8 downto 0) => DATA_COUNT(8 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth is
  port (
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top
     port map (
      DATA_COUNT(8 downto 0) => data_count(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth_6 is
  port (
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth_6 : entity is "fifo_generator_v13_2_3_synth";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth_6 is
begin
\gconvfifo.rf\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_top_7
     port map (
      DATA_COUNT(8 downto 0) => data_count(8 downto 0),
      clk => clk,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth
     port map (
      clk => clk,
      data_count(8 downto 0) => data_count(8 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 8 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 8 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ : entity is "fifo_generator_v13_2_3";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3_synth_6
     port map (
      clk => clk,
      data_count(8 downto 0) => data_count(8 downto 0),
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 : entity is "fifo_generator_0,fifo_generator_v13_2_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 : entity is "fifo_generator_v13_2_3,Vivado 2018.3.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(8 downto 0) => data_count(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\ : entity is "fifo_generator_0,fifo_generator_v13_2_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\ : entity is "fifo_generator_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\ : entity is "fifo_generator_v13_2_3,Vivado 2018.3.1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 32;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 32;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 510;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 509;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_3
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(8 downto 0) => data_count(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller is
  port (
    clock : in STD_LOGIC;
    resetn : in STD_LOGIC;
    write_done : in STD_LOGIC;
    fifo_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fifo_wr_en : in STD_LOGIC;
    prob_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller is
  signal fpu_spam_n_0 : STD_LOGIC;
  signal fpu_spam_n_33 : STD_LOGIC;
  signal fpu_spam_n_34 : STD_LOGIC;
  signal fpu_spam_n_35 : STD_LOGIC;
  signal fpu_spam_n_36 : STD_LOGIC;
  signal fpu_spam_n_37 : STD_LOGIC;
  signal fpu_spam_n_38 : STD_LOGIC;
  signal fpu_spam_n_39 : STD_LOGIC;
  signal fpu_spam_n_40 : STD_LOGIC;
  signal fpu_spam_n_41 : STD_LOGIC;
  signal fpu_spam_n_42 : STD_LOGIC;
  signal fpu_spam_n_43 : STD_LOGIC;
  signal fpu_spam_n_44 : STD_LOGIC;
  signal fpu_spam_n_45 : STD_LOGIC;
  signal fpu_spam_n_46 : STD_LOGIC;
  signal fpu_spam_n_47 : STD_LOGIC;
  signal fpu_spam_n_48 : STD_LOGIC;
  signal fpu_spam_n_49 : STD_LOGIC;
  signal fpu_spam_n_50 : STD_LOGIC;
  signal fpu_spam_n_51 : STD_LOGIC;
  signal fpu_spam_n_52 : STD_LOGIC;
  signal fpu_spam_n_53 : STD_LOGIC;
  signal fpu_spam_n_54 : STD_LOGIC;
  signal fpu_spam_n_55 : STD_LOGIC;
  signal fpu_spam_n_56 : STD_LOGIC;
  signal fpu_spam_n_57 : STD_LOGIC;
  signal fpu_spam_n_58 : STD_LOGIC;
  signal fpu_spam_n_59 : STD_LOGIC;
  signal fpu_spam_n_60 : STD_LOGIC;
  signal fpu_spam_n_61 : STD_LOGIC;
  signal fpu_spam_n_62 : STD_LOGIC;
  signal fpu_spam_n_63 : STD_LOGIC;
  signal spam_cnt : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \spam_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \spam_cnt_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \spam_cnt_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \spam_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \spam_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \spam_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal spam_fifo_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_fifo_empty : STD_LOGIC;
  signal spam_fifo_rd_en : STD_LOGIC;
  signal spam_fifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal spam_fpu_done_i_1_n_0 : STD_LOGIC;
  signal spam_fpu_done_reg_n_0 : STD_LOGIC;
  signal spam_fpu_out_valid : STD_LOGIC;
  signal spam_fpu_out_valid_pre_i_1_n_0 : STD_LOGIC;
  signal spam_fpu_out_valid_pre_i_2_n_0 : STD_LOGIC;
  signal spam_fpu_out_valid_pre_reg_n_0 : STD_LOGIC;
  signal spam_op_end_i_1_n_0 : STD_LOGIC;
  signal spam_op_end_reg_n_0 : STD_LOGIC;
  signal spam_opa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_opb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_prob_buffer_i_1_n_0 : STD_LOGIC;
  signal spam_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of spam_result : signal is std.standard.true;
  signal \spam_result[31]_i_1_n_0\ : STD_LOGIC;
  signal NLW_spam_prob_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_spam_prob_buffer_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \spam_cnt[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \spam_cnt[2]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \spam_cnt_1[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \spam_cnt_1[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of spam_fifo_rd_en_i_1 : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of spam_fpu_out_valid_pre_i_2 : label is "soft_lutpair144";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of spam_prob_buffer : label is "fifo_generator_0,fifo_generator_v13_2_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of spam_prob_buffer : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of spam_prob_buffer : label is "fifo_generator_v13_2_3,Vivado 2018.3.1";
  attribute KEEP : string;
  attribute KEEP of \spam_result_reg[0]\ : label is "yes";
  attribute KEEP of \spam_result_reg[10]\ : label is "yes";
  attribute KEEP of \spam_result_reg[11]\ : label is "yes";
  attribute KEEP of \spam_result_reg[12]\ : label is "yes";
  attribute KEEP of \spam_result_reg[13]\ : label is "yes";
  attribute KEEP of \spam_result_reg[14]\ : label is "yes";
  attribute KEEP of \spam_result_reg[15]\ : label is "yes";
  attribute KEEP of \spam_result_reg[16]\ : label is "yes";
  attribute KEEP of \spam_result_reg[17]\ : label is "yes";
  attribute KEEP of \spam_result_reg[18]\ : label is "yes";
  attribute KEEP of \spam_result_reg[19]\ : label is "yes";
  attribute KEEP of \spam_result_reg[1]\ : label is "yes";
  attribute KEEP of \spam_result_reg[20]\ : label is "yes";
  attribute KEEP of \spam_result_reg[21]\ : label is "yes";
  attribute KEEP of \spam_result_reg[22]\ : label is "yes";
  attribute KEEP of \spam_result_reg[23]\ : label is "yes";
  attribute KEEP of \spam_result_reg[24]\ : label is "yes";
  attribute KEEP of \spam_result_reg[25]\ : label is "yes";
  attribute KEEP of \spam_result_reg[26]\ : label is "yes";
  attribute KEEP of \spam_result_reg[27]\ : label is "yes";
  attribute KEEP of \spam_result_reg[28]\ : label is "yes";
  attribute KEEP of \spam_result_reg[29]\ : label is "yes";
  attribute KEEP of \spam_result_reg[2]\ : label is "yes";
  attribute KEEP of \spam_result_reg[30]\ : label is "yes";
  attribute KEEP of \spam_result_reg[31]\ : label is "yes";
  attribute KEEP of \spam_result_reg[3]\ : label is "yes";
  attribute KEEP of \spam_result_reg[4]\ : label is "yes";
  attribute KEEP of \spam_result_reg[5]\ : label is "yes";
  attribute KEEP of \spam_result_reg[6]\ : label is "yes";
  attribute KEEP of \spam_result_reg[7]\ : label is "yes";
  attribute KEEP of \spam_result_reg[8]\ : label is "yes";
  attribute KEEP of \spam_result_reg[9]\ : label is "yes";
begin
  prob_out(31 downto 0) <= spam_result(31 downto 0);
fpu_spam: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu_3
     port map (
      D(31 downto 0) => spam_out(31 downto 0),
      Q(31 downto 0) => spam_opa(31 downto 0),
      clock => clock,
      \opb_r_reg[31]_0\(31 downto 0) => spam_opb(31 downto 0),
      \out_reg[0]_0\ => fpu_spam_n_0,
      \out_reg[10]_0\ => fpu_spam_n_42,
      \out_reg[11]_0\ => fpu_spam_n_43,
      \out_reg[12]_0\ => fpu_spam_n_44,
      \out_reg[13]_0\ => fpu_spam_n_45,
      \out_reg[14]_0\ => fpu_spam_n_46,
      \out_reg[15]_0\ => fpu_spam_n_47,
      \out_reg[16]_0\ => fpu_spam_n_48,
      \out_reg[17]_0\ => fpu_spam_n_49,
      \out_reg[18]_0\ => fpu_spam_n_50,
      \out_reg[19]_0\ => fpu_spam_n_51,
      \out_reg[1]_0\ => fpu_spam_n_33,
      \out_reg[20]_0\ => fpu_spam_n_52,
      \out_reg[21]_0\ => fpu_spam_n_53,
      \out_reg[22]_0\ => fpu_spam_n_54,
      \out_reg[23]_0\ => fpu_spam_n_55,
      \out_reg[24]_0\ => fpu_spam_n_56,
      \out_reg[25]_0\ => fpu_spam_n_57,
      \out_reg[26]_0\ => fpu_spam_n_58,
      \out_reg[27]_0\ => fpu_spam_n_59,
      \out_reg[28]_0\ => fpu_spam_n_60,
      \out_reg[29]_0\ => fpu_spam_n_61,
      \out_reg[2]_0\ => fpu_spam_n_34,
      \out_reg[30]_0\ => fpu_spam_n_62,
      \out_reg[31]_0\ => fpu_spam_n_63,
      \out_reg[3]_0\ => fpu_spam_n_35,
      \out_reg[4]_0\ => fpu_spam_n_36,
      \out_reg[5]_0\ => fpu_spam_n_37,
      \out_reg[6]_0\ => fpu_spam_n_38,
      \out_reg[7]_0\ => fpu_spam_n_39,
      \out_reg[8]_0\ => fpu_spam_n_40,
      \out_reg[9]_0\ => fpu_spam_n_41,
      prob_out(31 downto 0) => spam_result(31 downto 0),
      \spam_result_reg[0]\ => spam_fpu_done_reg_n_0
    );
\spam_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[1]\,
      I1 => \spam_cnt_reg_n_0_[2]\,
      I2 => \spam_cnt_reg_n_0_[0]\,
      O => \spam_cnt[0]_i_1_n_0\
    );
\spam_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[1]\,
      I1 => \spam_cnt_reg_n_0_[0]\,
      O => spam_cnt(1)
    );
\spam_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => resetn,
      I1 => write_done,
      O => \spam_cnt[2]_i_1_n_0\
    );
\spam_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[0]\,
      I1 => \spam_cnt_reg_n_0_[2]\,
      I2 => \spam_cnt_reg_n_0_[1]\,
      O => spam_cnt(2)
    );
\spam_cnt_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => spam_fpu_done_reg_n_0,
      I1 => write_done,
      I2 => spam_fifo_empty,
      I3 => \spam_cnt_1_reg_n_0_[0]\,
      O => \spam_cnt_1[0]_i_1_n_0\
    );
\spam_cnt_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \spam_cnt_1_reg_n_0_[0]\,
      I1 => spam_fifo_empty,
      I2 => write_done,
      I3 => spam_fpu_done_reg_n_0,
      I4 => \spam_cnt_1_reg_n_0_[1]\,
      O => \spam_cnt_1[1]_i_1_n_0\
    );
\spam_cnt_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \spam_cnt_1_reg_n_0_[0]\,
      I1 => \spam_cnt_1_reg_n_0_[1]\,
      I2 => spam_fifo_empty,
      I3 => write_done,
      I4 => spam_fpu_done_reg_n_0,
      I5 => \spam_cnt_1_reg_n_0_[2]\,
      O => \spam_cnt_1[2]_i_1_n_0\
    );
\spam_cnt_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt_1[0]_i_1_n_0\,
      Q => \spam_cnt_1_reg_n_0_[0]\,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_cnt_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt_1[1]_i_1_n_0\,
      Q => \spam_cnt_1_reg_n_0_[1]\,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_cnt_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt_1[2]_i_1_n_0\,
      Q => \spam_cnt_1_reg_n_0_[2]\,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt[0]_i_1_n_0\,
      Q => \spam_cnt_reg_n_0_[0]\,
      R => \spam_cnt[2]_i_1_n_0\
    );
\spam_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_cnt(1),
      Q => \spam_cnt_reg_n_0_[1]\,
      R => \spam_cnt[2]_i_1_n_0\
    );
\spam_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_cnt(2),
      Q => \spam_cnt_reg_n_0_[2]\,
      R => \spam_cnt[2]_i_1_n_0\
    );
spam_fifo_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[1]\,
      I1 => \spam_cnt_reg_n_0_[0]\,
      I2 => \spam_cnt_reg_n_0_[2]\,
      I3 => spam_fifo_empty,
      I4 => spam_fifo_rd_en,
      O => spam_fifo_rd_en_i_1_n_0
    );
spam_fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spam_fifo_rd_en_i_1_n_0,
      Q => spam_fifo_rd_en,
      R => \spam_cnt[2]_i_1_n_0\
    );
spam_fpu_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \spam_cnt_1_reg_n_0_[0]\,
      I1 => \spam_cnt_1_reg_n_0_[2]\,
      I2 => \spam_cnt_1_reg_n_0_[1]\,
      I3 => write_done,
      I4 => spam_fifo_empty,
      I5 => spam_fpu_done_reg_n_0,
      O => spam_fpu_done_i_1_n_0
    );
spam_fpu_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spam_fpu_done_i_1_n_0,
      Q => spam_fpu_done_reg_n_0,
      R => spam_prob_buffer_i_1_n_0
    );
spam_fpu_out_valid_pre_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222A2EAAAAAAAA"
    )
        port map (
      I0 => spam_fpu_out_valid_pre_reg_n_0,
      I1 => write_done,
      I2 => spam_fpu_out_valid_pre_i_2_n_0,
      I3 => spam_fifo_empty,
      I4 => \spam_cnt_reg_n_0_[2]\,
      I5 => resetn,
      O => spam_fpu_out_valid_pre_i_1_n_0
    );
spam_fpu_out_valid_pre_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[0]\,
      I1 => \spam_cnt_reg_n_0_[1]\,
      O => spam_fpu_out_valid_pre_i_2_n_0
    );
spam_fpu_out_valid_pre_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fpu_out_valid_pre_i_1_n_0,
      Q => spam_fpu_out_valid_pre_reg_n_0,
      R => '0'
    );
spam_fpu_out_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fpu_out_valid_pre_reg_n_0,
      Q => spam_fpu_out_valid,
      R => spam_prob_buffer_i_1_n_0
    );
spam_op_end_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => spam_fpu_done_reg_n_0,
      I1 => spam_op_end_reg_n_0,
      O => spam_op_end_i_1_n_0
    );
spam_op_end_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spam_op_end_i_1_n_0,
      Q => spam_op_end_reg_n_0,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(0),
      Q => spam_opa(0),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(10),
      Q => spam_opa(10),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(11),
      Q => spam_opa(11),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(12),
      Q => spam_opa(12),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(13),
      Q => spam_opa(13),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(14),
      Q => spam_opa(14),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(15),
      Q => spam_opa(15),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(16),
      Q => spam_opa(16),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(17),
      Q => spam_opa(17),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(18),
      Q => spam_opa(18),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(19),
      Q => spam_opa(19),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(1),
      Q => spam_opa(1),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(20),
      Q => spam_opa(20),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(21),
      Q => spam_opa(21),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(22),
      Q => spam_opa(22),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(23),
      Q => spam_opa(23),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(24),
      Q => spam_opa(24),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(25),
      Q => spam_opa(25),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(26),
      Q => spam_opa(26),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(27),
      Q => spam_opa(27),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(28),
      Q => spam_opa(28),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(29),
      Q => spam_opa(29),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(2),
      Q => spam_opa(2),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(30),
      Q => spam_opa(30),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(31),
      Q => spam_opa(31),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(3),
      Q => spam_opa(3),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(4),
      Q => spam_opa(4),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(5),
      Q => spam_opa(5),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(6),
      Q => spam_opa(6),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(7),
      Q => spam_opa(7),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(8),
      Q => spam_opa(8),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(9),
      Q => spam_opa(9),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(0),
      Q => spam_opb(0),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(10),
      Q => spam_opb(10),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(11),
      Q => spam_opb(11),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(12),
      Q => spam_opb(12),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(13),
      Q => spam_opb(13),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(14),
      Q => spam_opb(14),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(15),
      Q => spam_opb(15),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(16),
      Q => spam_opb(16),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(17),
      Q => spam_opb(17),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(18),
      Q => spam_opb(18),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(19),
      Q => spam_opb(19),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(1),
      Q => spam_opb(1),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(20),
      Q => spam_opb(20),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(21),
      Q => spam_opb(21),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(22),
      Q => spam_opb(22),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(23),
      Q => spam_opb(23),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(24),
      Q => spam_opb(24),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(25),
      Q => spam_opb(25),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(26),
      Q => spam_opb(26),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(27),
      Q => spam_opb(27),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(28),
      Q => spam_opb(28),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(29),
      Q => spam_opb(29),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(2),
      Q => spam_opb(2),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(30),
      Q => spam_opb(30),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(31),
      Q => spam_opb(31),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(3),
      Q => spam_opb(3),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(4),
      Q => spam_opb(4),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(5),
      Q => spam_opb(5),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(6),
      Q => spam_opb(6),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(7),
      Q => spam_opb(7),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(8),
      Q => spam_opb(8),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(9),
      Q => spam_opb(9),
      R => spam_prob_buffer_i_1_n_0
    );
spam_prob_buffer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0
     port map (
      clk => clock,
      data_count(8 downto 0) => NLW_spam_prob_buffer_data_count_UNCONNECTED(8 downto 0),
      din(31 downto 0) => fifo_din(31 downto 0),
      dout(31 downto 0) => spam_fifo_dout(31 downto 0),
      empty => spam_fifo_empty,
      full => NLW_spam_prob_buffer_full_UNCONNECTED,
      rd_en => spam_fifo_rd_en,
      srst => spam_prob_buffer_i_1_n_0,
      wr_en => fifo_wr_en
    );
spam_prob_buffer_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => spam_prob_buffer_i_1_n_0
    );
\spam_result[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spam_op_end_reg_n_0,
      O => \spam_result[31]_i_1_n_0\
    );
\spam_result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_0,
      Q => spam_result(0),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_42,
      Q => spam_result(10),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_43,
      Q => spam_result(11),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_44,
      Q => spam_result(12),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_45,
      Q => spam_result(13),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_46,
      Q => spam_result(14),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_47,
      Q => spam_result(15),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_48,
      Q => spam_result(16),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_49,
      Q => spam_result(17),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_50,
      Q => spam_result(18),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_51,
      Q => spam_result(19),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_33,
      Q => spam_result(1),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_52,
      Q => spam_result(20),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_53,
      Q => spam_result(21),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_54,
      Q => spam_result(22),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_55,
      Q => spam_result(23),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_56,
      Q => spam_result(24),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_57,
      Q => spam_result(25),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_58,
      Q => spam_result(26),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_59,
      Q => spam_result(27),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_60,
      Q => spam_result(28),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_61,
      Q => spam_result(29),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_34,
      Q => spam_result(2),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_62,
      Q => spam_result(30),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_63,
      Q => spam_result(31),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_35,
      Q => spam_result(3),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_36,
      Q => spam_result(4),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_37,
      Q => spam_result(5),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_38,
      Q => spam_result(6),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_39,
      Q => spam_result(7),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_40,
      Q => spam_result(8),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_41,
      Q => spam_result(9),
      R => spam_prob_buffer_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller__xdcDup__1\ is
  port (
    clock : in STD_LOGIC;
    resetn : in STD_LOGIC;
    write_done : in STD_LOGIC;
    fifo_din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    fifo_wr_en : in STD_LOGIC;
    prob_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller__xdcDup__1\ : entity is "spam_detection_controller";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller__xdcDup__1\ is
  signal fpu_spam_n_0 : STD_LOGIC;
  signal fpu_spam_n_33 : STD_LOGIC;
  signal fpu_spam_n_34 : STD_LOGIC;
  signal fpu_spam_n_35 : STD_LOGIC;
  signal fpu_spam_n_36 : STD_LOGIC;
  signal fpu_spam_n_37 : STD_LOGIC;
  signal fpu_spam_n_38 : STD_LOGIC;
  signal fpu_spam_n_39 : STD_LOGIC;
  signal fpu_spam_n_40 : STD_LOGIC;
  signal fpu_spam_n_41 : STD_LOGIC;
  signal fpu_spam_n_42 : STD_LOGIC;
  signal fpu_spam_n_43 : STD_LOGIC;
  signal fpu_spam_n_44 : STD_LOGIC;
  signal fpu_spam_n_45 : STD_LOGIC;
  signal fpu_spam_n_46 : STD_LOGIC;
  signal fpu_spam_n_47 : STD_LOGIC;
  signal fpu_spam_n_48 : STD_LOGIC;
  signal fpu_spam_n_49 : STD_LOGIC;
  signal fpu_spam_n_50 : STD_LOGIC;
  signal fpu_spam_n_51 : STD_LOGIC;
  signal fpu_spam_n_52 : STD_LOGIC;
  signal fpu_spam_n_53 : STD_LOGIC;
  signal fpu_spam_n_54 : STD_LOGIC;
  signal fpu_spam_n_55 : STD_LOGIC;
  signal fpu_spam_n_56 : STD_LOGIC;
  signal fpu_spam_n_57 : STD_LOGIC;
  signal fpu_spam_n_58 : STD_LOGIC;
  signal fpu_spam_n_59 : STD_LOGIC;
  signal fpu_spam_n_60 : STD_LOGIC;
  signal fpu_spam_n_61 : STD_LOGIC;
  signal fpu_spam_n_62 : STD_LOGIC;
  signal fpu_spam_n_63 : STD_LOGIC;
  signal spam_cnt : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \spam_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \spam_cnt_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \spam_cnt_1_reg_n_0_[1]\ : STD_LOGIC;
  signal \spam_cnt_1_reg_n_0_[2]\ : STD_LOGIC;
  signal \spam_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \spam_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \spam_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal spam_fifo_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_fifo_empty : STD_LOGIC;
  signal spam_fifo_rd_en : STD_LOGIC;
  signal spam_fifo_rd_en_i_1_n_0 : STD_LOGIC;
  signal spam_fpu_done_i_1_n_0 : STD_LOGIC;
  signal spam_fpu_done_reg_n_0 : STD_LOGIC;
  signal spam_fpu_out_valid : STD_LOGIC;
  signal spam_fpu_out_valid_pre_i_1_n_0 : STD_LOGIC;
  signal spam_fpu_out_valid_pre_i_2_n_0 : STD_LOGIC;
  signal spam_fpu_out_valid_pre_reg_n_0 : STD_LOGIC;
  signal spam_op_end_i_1_n_0 : STD_LOGIC;
  signal spam_op_end_reg_n_0 : STD_LOGIC;
  signal spam_opa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_opb : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_prob_buffer_i_1_n_0 : STD_LOGIC;
  signal spam_result : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of spam_result : signal is std.standard.true;
  signal \spam_result[31]_i_1_n_0\ : STD_LOGIC;
  signal NLW_spam_prob_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_spam_prob_buffer_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \spam_cnt[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \spam_cnt[2]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \spam_cnt_1[0]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \spam_cnt_1[1]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of spam_fifo_rd_en_i_1 : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of spam_fpu_out_valid_pre_i_2 : label is "soft_lutpair289";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of spam_prob_buffer : label is "fifo_generator_0,fifo_generator_v13_2_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of spam_prob_buffer : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of spam_prob_buffer : label is "fifo_generator_v13_2_3,Vivado 2018.3.1";
  attribute KEEP : string;
  attribute KEEP of \spam_result_reg[0]\ : label is "yes";
  attribute KEEP of \spam_result_reg[10]\ : label is "yes";
  attribute KEEP of \spam_result_reg[11]\ : label is "yes";
  attribute KEEP of \spam_result_reg[12]\ : label is "yes";
  attribute KEEP of \spam_result_reg[13]\ : label is "yes";
  attribute KEEP of \spam_result_reg[14]\ : label is "yes";
  attribute KEEP of \spam_result_reg[15]\ : label is "yes";
  attribute KEEP of \spam_result_reg[16]\ : label is "yes";
  attribute KEEP of \spam_result_reg[17]\ : label is "yes";
  attribute KEEP of \spam_result_reg[18]\ : label is "yes";
  attribute KEEP of \spam_result_reg[19]\ : label is "yes";
  attribute KEEP of \spam_result_reg[1]\ : label is "yes";
  attribute KEEP of \spam_result_reg[20]\ : label is "yes";
  attribute KEEP of \spam_result_reg[21]\ : label is "yes";
  attribute KEEP of \spam_result_reg[22]\ : label is "yes";
  attribute KEEP of \spam_result_reg[23]\ : label is "yes";
  attribute KEEP of \spam_result_reg[24]\ : label is "yes";
  attribute KEEP of \spam_result_reg[25]\ : label is "yes";
  attribute KEEP of \spam_result_reg[26]\ : label is "yes";
  attribute KEEP of \spam_result_reg[27]\ : label is "yes";
  attribute KEEP of \spam_result_reg[28]\ : label is "yes";
  attribute KEEP of \spam_result_reg[29]\ : label is "yes";
  attribute KEEP of \spam_result_reg[2]\ : label is "yes";
  attribute KEEP of \spam_result_reg[30]\ : label is "yes";
  attribute KEEP of \spam_result_reg[31]\ : label is "yes";
  attribute KEEP of \spam_result_reg[3]\ : label is "yes";
  attribute KEEP of \spam_result_reg[4]\ : label is "yes";
  attribute KEEP of \spam_result_reg[5]\ : label is "yes";
  attribute KEEP of \spam_result_reg[6]\ : label is "yes";
  attribute KEEP of \spam_result_reg[7]\ : label is "yes";
  attribute KEEP of \spam_result_reg[8]\ : label is "yes";
  attribute KEEP of \spam_result_reg[9]\ : label is "yes";
begin
  prob_out(31 downto 0) <= spam_result(31 downto 0);
fpu_spam: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fpu
     port map (
      D(31 downto 0) => spam_out(31 downto 0),
      Q(31 downto 0) => spam_opa(31 downto 0),
      clock => clock,
      \opb_r_reg[31]_0\(31 downto 0) => spam_opb(31 downto 0),
      \out_reg[0]_0\ => fpu_spam_n_0,
      \out_reg[10]_0\ => fpu_spam_n_42,
      \out_reg[11]_0\ => fpu_spam_n_43,
      \out_reg[12]_0\ => fpu_spam_n_44,
      \out_reg[13]_0\ => fpu_spam_n_45,
      \out_reg[14]_0\ => fpu_spam_n_46,
      \out_reg[15]_0\ => fpu_spam_n_47,
      \out_reg[16]_0\ => fpu_spam_n_48,
      \out_reg[17]_0\ => fpu_spam_n_49,
      \out_reg[18]_0\ => fpu_spam_n_50,
      \out_reg[19]_0\ => fpu_spam_n_51,
      \out_reg[1]_0\ => fpu_spam_n_33,
      \out_reg[20]_0\ => fpu_spam_n_52,
      \out_reg[21]_0\ => fpu_spam_n_53,
      \out_reg[22]_0\ => fpu_spam_n_54,
      \out_reg[23]_0\ => fpu_spam_n_55,
      \out_reg[24]_0\ => fpu_spam_n_56,
      \out_reg[25]_0\ => fpu_spam_n_57,
      \out_reg[26]_0\ => fpu_spam_n_58,
      \out_reg[27]_0\ => fpu_spam_n_59,
      \out_reg[28]_0\ => fpu_spam_n_60,
      \out_reg[29]_0\ => fpu_spam_n_61,
      \out_reg[2]_0\ => fpu_spam_n_34,
      \out_reg[30]_0\ => fpu_spam_n_62,
      \out_reg[31]_0\ => fpu_spam_n_63,
      \out_reg[3]_0\ => fpu_spam_n_35,
      \out_reg[4]_0\ => fpu_spam_n_36,
      \out_reg[5]_0\ => fpu_spam_n_37,
      \out_reg[6]_0\ => fpu_spam_n_38,
      \out_reg[7]_0\ => fpu_spam_n_39,
      \out_reg[8]_0\ => fpu_spam_n_40,
      \out_reg[9]_0\ => fpu_spam_n_41,
      prob_out(31 downto 0) => spam_result(31 downto 0),
      \spam_result_reg[0]\ => spam_fpu_done_reg_n_0
    );
\spam_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[1]\,
      I1 => \spam_cnt_reg_n_0_[2]\,
      I2 => \spam_cnt_reg_n_0_[0]\,
      O => \spam_cnt[0]_i_1_n_0\
    );
\spam_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[1]\,
      I1 => \spam_cnt_reg_n_0_[0]\,
      O => spam_cnt(1)
    );
\spam_cnt[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => resetn,
      I1 => write_done,
      O => \spam_cnt[2]_i_1_n_0\
    );
\spam_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[0]\,
      I1 => \spam_cnt_reg_n_0_[2]\,
      I2 => \spam_cnt_reg_n_0_[1]\,
      O => spam_cnt(2)
    );
\spam_cnt_1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => spam_fpu_done_reg_n_0,
      I1 => write_done,
      I2 => spam_fifo_empty,
      I3 => \spam_cnt_1_reg_n_0_[0]\,
      O => \spam_cnt_1[0]_i_1_n_0\
    );
\spam_cnt_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \spam_cnt_1_reg_n_0_[0]\,
      I1 => spam_fifo_empty,
      I2 => write_done,
      I3 => spam_fpu_done_reg_n_0,
      I4 => \spam_cnt_1_reg_n_0_[1]\,
      O => \spam_cnt_1[1]_i_1_n_0\
    );
\spam_cnt_1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00008000"
    )
        port map (
      I0 => \spam_cnt_1_reg_n_0_[0]\,
      I1 => \spam_cnt_1_reg_n_0_[1]\,
      I2 => spam_fifo_empty,
      I3 => write_done,
      I4 => spam_fpu_done_reg_n_0,
      I5 => \spam_cnt_1_reg_n_0_[2]\,
      O => \spam_cnt_1[2]_i_1_n_0\
    );
\spam_cnt_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt_1[0]_i_1_n_0\,
      Q => \spam_cnt_1_reg_n_0_[0]\,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_cnt_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt_1[1]_i_1_n_0\,
      Q => \spam_cnt_1_reg_n_0_[1]\,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_cnt_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt_1[2]_i_1_n_0\,
      Q => \spam_cnt_1_reg_n_0_[2]\,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => \spam_cnt[0]_i_1_n_0\,
      Q => \spam_cnt_reg_n_0_[0]\,
      R => \spam_cnt[2]_i_1_n_0\
    );
\spam_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_cnt(1),
      Q => \spam_cnt_reg_n_0_[1]\,
      R => \spam_cnt[2]_i_1_n_0\
    );
\spam_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_cnt(2),
      Q => \spam_cnt_reg_n_0_[2]\,
      R => \spam_cnt[2]_i_1_n_0\
    );
spam_fifo_rd_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[1]\,
      I1 => \spam_cnt_reg_n_0_[0]\,
      I2 => \spam_cnt_reg_n_0_[2]\,
      I3 => spam_fifo_empty,
      I4 => spam_fifo_rd_en,
      O => spam_fifo_rd_en_i_1_n_0
    );
spam_fifo_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spam_fifo_rd_en_i_1_n_0,
      Q => spam_fifo_rd_en,
      R => \spam_cnt[2]_i_1_n_0\
    );
spam_fpu_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04000000"
    )
        port map (
      I0 => \spam_cnt_1_reg_n_0_[0]\,
      I1 => \spam_cnt_1_reg_n_0_[2]\,
      I2 => \spam_cnt_1_reg_n_0_[1]\,
      I3 => write_done,
      I4 => spam_fifo_empty,
      I5 => spam_fpu_done_reg_n_0,
      O => spam_fpu_done_i_1_n_0
    );
spam_fpu_done_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spam_fpu_done_i_1_n_0,
      Q => spam_fpu_done_reg_n_0,
      R => spam_prob_buffer_i_1_n_0
    );
spam_fpu_out_valid_pre_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222A2EAAAAAAAA"
    )
        port map (
      I0 => spam_fpu_out_valid_pre_reg_n_0,
      I1 => write_done,
      I2 => spam_fpu_out_valid_pre_i_2_n_0,
      I3 => spam_fifo_empty,
      I4 => \spam_cnt_reg_n_0_[2]\,
      I5 => resetn,
      O => spam_fpu_out_valid_pre_i_1_n_0
    );
spam_fpu_out_valid_pre_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \spam_cnt_reg_n_0_[0]\,
      I1 => \spam_cnt_reg_n_0_[1]\,
      O => spam_fpu_out_valid_pre_i_2_n_0
    );
spam_fpu_out_valid_pre_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fpu_out_valid_pre_i_1_n_0,
      Q => spam_fpu_out_valid_pre_reg_n_0,
      R => '0'
    );
spam_fpu_out_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fpu_out_valid_pre_reg_n_0,
      Q => spam_fpu_out_valid,
      R => spam_prob_buffer_i_1_n_0
    );
spam_op_end_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => spam_fpu_done_reg_n_0,
      I1 => spam_op_end_reg_n_0,
      O => spam_op_end_i_1_n_0
    );
spam_op_end_reg: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => '1',
      D => spam_op_end_i_1_n_0,
      Q => spam_op_end_reg_n_0,
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(0),
      Q => spam_opa(0),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(10),
      Q => spam_opa(10),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(11),
      Q => spam_opa(11),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(12),
      Q => spam_opa(12),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(13),
      Q => spam_opa(13),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(14),
      Q => spam_opa(14),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(15),
      Q => spam_opa(15),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(16),
      Q => spam_opa(16),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(17),
      Q => spam_opa(17),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(18),
      Q => spam_opa(18),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(19),
      Q => spam_opa(19),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(1),
      Q => spam_opa(1),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(20),
      Q => spam_opa(20),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(21),
      Q => spam_opa(21),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(22),
      Q => spam_opa(22),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(23),
      Q => spam_opa(23),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(24),
      Q => spam_opa(24),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(25),
      Q => spam_opa(25),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(26),
      Q => spam_opa(26),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(27),
      Q => spam_opa(27),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(28),
      Q => spam_opa(28),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(29),
      Q => spam_opa(29),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(2),
      Q => spam_opa(2),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(30),
      Q => spam_opa(30),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(31),
      Q => spam_opa(31),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(3),
      Q => spam_opa(3),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(4),
      Q => spam_opa(4),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(5),
      Q => spam_opa(5),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(6),
      Q => spam_opa(6),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(7),
      Q => spam_opa(7),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(8),
      Q => spam_opa(8),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opa_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => '1',
      D => spam_fifo_dout(9),
      Q => spam_opa(9),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(0),
      Q => spam_opb(0),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(10),
      Q => spam_opb(10),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(11),
      Q => spam_opb(11),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(12),
      Q => spam_opb(12),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(13),
      Q => spam_opb(13),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(14),
      Q => spam_opb(14),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(15),
      Q => spam_opb(15),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(16),
      Q => spam_opb(16),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(17),
      Q => spam_opb(17),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(18),
      Q => spam_opb(18),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(19),
      Q => spam_opb(19),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(1),
      Q => spam_opb(1),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(20),
      Q => spam_opb(20),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(21),
      Q => spam_opb(21),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(22),
      Q => spam_opb(22),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(23),
      Q => spam_opb(23),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(24),
      Q => spam_opb(24),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(25),
      Q => spam_opb(25),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(26),
      Q => spam_opb(26),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(27),
      Q => spam_opb(27),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(28),
      Q => spam_opb(28),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(29),
      Q => spam_opb(29),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(2),
      Q => spam_opb(2),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(30),
      Q => spam_opb(30),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(31),
      Q => spam_opb(31),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(3),
      Q => spam_opb(3),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(4),
      Q => spam_opb(4),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(5),
      Q => spam_opb(5),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(6),
      Q => spam_opb(6),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(7),
      Q => spam_opb(7),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(8),
      Q => spam_opb(8),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_opb_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clock,
      CE => spam_fpu_out_valid,
      D => spam_out(9),
      Q => spam_opb(9),
      R => spam_prob_buffer_i_1_n_0
    );
spam_prob_buffer: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_0__xdcDup__1\
     port map (
      clk => clock,
      data_count(8 downto 0) => NLW_spam_prob_buffer_data_count_UNCONNECTED(8 downto 0),
      din(31 downto 0) => fifo_din(31 downto 0),
      dout(31 downto 0) => spam_fifo_dout(31 downto 0),
      empty => spam_fifo_empty,
      full => NLW_spam_prob_buffer_full_UNCONNECTED,
      rd_en => spam_fifo_rd_en,
      srst => spam_prob_buffer_i_1_n_0,
      wr_en => fifo_wr_en
    );
spam_prob_buffer_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => spam_prob_buffer_i_1_n_0
    );
\spam_result[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => spam_op_end_reg_n_0,
      O => \spam_result[31]_i_1_n_0\
    );
\spam_result_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_0,
      Q => spam_result(0),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_42,
      Q => spam_result(10),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_43,
      Q => spam_result(11),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_44,
      Q => spam_result(12),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_45,
      Q => spam_result(13),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_46,
      Q => spam_result(14),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_47,
      Q => spam_result(15),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_48,
      Q => spam_result(16),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_49,
      Q => spam_result(17),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_50,
      Q => spam_result(18),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_51,
      Q => spam_result(19),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_33,
      Q => spam_result(1),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_52,
      Q => spam_result(20),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_53,
      Q => spam_result(21),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_54,
      Q => spam_result(22),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_55,
      Q => spam_result(23),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_56,
      Q => spam_result(24),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_57,
      Q => spam_result(25),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_58,
      Q => spam_result(26),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_59,
      Q => spam_result(27),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_60,
      Q => spam_result(28),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_61,
      Q => spam_result(29),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_34,
      Q => spam_result(2),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_62,
      Q => spam_result(30),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_63,
      Q => spam_result(31),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_35,
      Q => spam_result(3),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_36,
      Q => spam_result(4),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_37,
      Q => spam_result(5),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_38,
      Q => spam_result(6),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_39,
      Q => spam_result(7),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_40,
      Q => spam_result(8),
      R => spam_prob_buffer_i_1_n_0
    );
\spam_result_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clock,
      CE => \spam_result[31]_i_1_n_0\,
      D => fpu_spam_n_41,
      Q => spam_result(9),
      R => spam_prob_buffer_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0 is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    result : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0 is
  signal altb : STD_LOGIC;
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of altb : signal is std.standard.true;
  signal ham_fifo_din : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of ham_fifo_din : signal is std.standard.true;
  signal ham_fifo_wr_en : STD_LOGIC;
  attribute MARK_DEBUG of ham_fifo_wr_en : signal is std.standard.true;
  signal ham_prob : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of ham_prob : signal is std.standard.true;
  signal ham_write_done : STD_LOGIC;
  attribute MARK_DEBUG of ham_write_done : signal is std.standard.true;
  signal spam_fifo_din : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_fifo_wr_en : STD_LOGIC;
  signal spam_prob : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal spam_write_done : STD_LOGIC;
  signal NLW_conparator_aeqb_UNCONNECTED : STD_LOGIC;
  signal NLW_conparator_blta_UNCONNECTED : STD_LOGIC;
  signal NLW_conparator_inf_UNCONNECTED : STD_LOGIC;
  signal NLW_conparator_unordered_UNCONNECTED : STD_LOGIC;
  signal NLW_conparator_zero_UNCONNECTED : STD_LOGIC;
  attribute ADDR_LSB : integer;
  attribute ADDR_LSB of spam_detection_inference_v1_0_S00_AXI_inst : label is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of spam_detection_inference_v1_0_S00_AXI_inst : label is 6;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of spam_detection_inference_v1_0_S00_AXI_inst : label is 32;
  attribute OPT_MEM_ADDR_BITS : integer;
  attribute OPT_MEM_ADDR_BITS of spam_detection_inference_v1_0_S00_AXI_inst : label is 3;
begin
  result <= altb;
conparator: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fcmp
     port map (
      aeqb => NLW_conparator_aeqb_UNCONNECTED,
      altb => altb,
      blta => NLW_conparator_blta_UNCONNECTED,
      inf => NLW_conparator_inf_UNCONNECTED,
      opa(31 downto 0) => spam_prob(31 downto 0),
      opb(31 downto 0) => ham_prob(31 downto 0),
      unordered => NLW_conparator_unordered_UNCONNECTED,
      zero => NLW_conparator_zero_UNCONNECTED
    );
ham_controller: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller__xdcDup__1\
     port map (
      clock => s00_axi_aclk,
      fifo_din(31 downto 0) => ham_fifo_din(31 downto 0),
      fifo_wr_en => ham_fifo_wr_en,
      prob_out(31 downto 0) => ham_prob(31 downto 0),
      resetn => s00_axi_aresetn,
      write_done => ham_write_done
    );
insti_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(31)
    );
insti_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(30)
    );
insti_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(21)
    );
insti_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(20)
    );
insti_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(19)
    );
insti_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(18)
    );
insti_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(17)
    );
insti_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(16)
    );
insti_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(15)
    );
insti_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(14)
    );
insti_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(13)
    );
insti_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(12)
    );
insti_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(29)
    );
insti_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(11)
    );
insti_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(10)
    );
insti_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(9)
    );
insti_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(8)
    );
insti_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(7)
    );
insti_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(6)
    );
insti_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(5)
    );
insti_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(4)
    );
insti_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(3)
    );
insti_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(2)
    );
insti_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(28)
    );
insti_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(1)
    );
insti_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(27)
    );
insti_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(26)
    );
insti_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(25)
    );
insti_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(24)
    );
insti_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(23)
    );
insti_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ham_fifo_din(22)
    );
spam_controller: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_controller
     port map (
      clock => s00_axi_aclk,
      fifo_din(31 downto 0) => spam_fifo_din(31 downto 0),
      fifo_wr_en => spam_fifo_wr_en,
      prob_out(31 downto 0) => spam_prob(31 downto 0),
      resetn => s00_axi_aresetn,
      write_done => spam_write_done
    );
spam_detection_inference_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0_S00_AXI
     port map (
      S_AXI_ACLK => s00_axi_aclk,
      S_AXI_ARADDR(5 downto 0) => s00_axi_araddr(5 downto 0),
      S_AXI_ARESETN => s00_axi_aresetn,
      S_AXI_ARPROT(2 downto 0) => s00_axi_arprot(2 downto 0),
      S_AXI_ARREADY => s00_axi_arready,
      S_AXI_ARVALID => s00_axi_arvalid,
      S_AXI_AWADDR(5 downto 0) => s00_axi_awaddr(5 downto 0),
      S_AXI_AWPROT(2 downto 0) => s00_axi_awprot(2 downto 0),
      S_AXI_AWREADY => s00_axi_awready,
      S_AXI_AWVALID => s00_axi_awvalid,
      S_AXI_BREADY => s00_axi_bready,
      S_AXI_BRESP(1 downto 0) => s00_axi_bresp(1 downto 0),
      S_AXI_BVALID => s00_axi_bvalid,
      S_AXI_RDATA(31 downto 0) => s00_axi_rdata(31 downto 0),
      S_AXI_RREADY => s00_axi_rready,
      S_AXI_RRESP(1 downto 0) => s00_axi_rresp(1 downto 0),
      S_AXI_RVALID => s00_axi_rvalid,
      S_AXI_WDATA(31 downto 0) => s00_axi_wdata(31 downto 0),
      S_AXI_WREADY => s00_axi_wready,
      S_AXI_WSTRB(3 downto 0) => s00_axi_wstrb(3 downto 0),
      S_AXI_WVALID => s00_axi_wvalid,
      ham_din => ham_fifo_din(0),
      ham_out(31 downto 0) => ham_prob(31 downto 0),
      ham_wr_en => ham_fifo_wr_en,
      ham_write_done => ham_write_done,
      result => altb,
      spam_din(31 downto 0) => spam_fifo_din(31 downto 0),
      spam_out(31 downto 0) => spam_prob(31 downto 0),
      spam_wr_en => spam_fifo_wr_en,
      spam_write_done => spam_write_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    result : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_spam_detection_infer_0_0,spam_detection_inference_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "spam_detection_inference_v1_0,Vivado 2018.3.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 16, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_spam_detection_inference_v1_0
     port map (
      result => result,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(5 downto 0) => s00_axi_araddr(5 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => s00_axi_arprot(2 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(5 downto 0) => s00_axi_awaddr(5 downto 0),
      s00_axi_awprot(2 downto 0) => s00_axi_awprot(2 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => s00_axi_bresp(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => s00_axi_rresp(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
