INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rosentha/Desktop/Rosenthal_ECE_Labs/Lab 03/Lab03.srcs/sources_1/new/tconvert.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rosentha/Desktop/Rosenthal_ECE_Labs/Lab 03/Lab03.srcs/sim_1/new/tconvert_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tconvert_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rosentha/Desktop/Rosenthal_ECE_Labs/Lab 03/Lab03.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
