[
	{
		"original_line": "@ ( initial_step ) begin", 
		"bug_line": "@ ( initial_step )) begin",
		"error_description": "Mismatched parentheses: extra closing parenthesis after 'initial_step' creates unbalanced parentheses in the event control statement."
	},
	{
		"original_line": "parameter real vin_min = -1;", 
		"bug_line": "parameter real vin_min = -1",
		"error_description": "Missing semicolon at the end of the parameter declaration statement."
	},
	{
		"original_line": "   real w_carrier;", 
		"bug_line": "   real w_carrier",
		"error_description": "Missing semicolon at the end of the variable declaration, causing a syntax error since VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "parameter real mod_depth = 0.5 from [0:1];", 
		"bug_line": "parameter real mod_depth = 0.5 from [0:1)",
		"error_description": "Mismatched bracket in range specification. Changed closing square bracket ']' to parenthesis ')', creating invalid range syntax."
	},
	{
		"original_line": "parameter real vin_max = 1;", 
		"bug_line": "parameter real vin_max = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration line"
	},
	{
		"original_line": "parameter real f_carrier = 1M;", 
		"bug_line": "parameter real f_carrier = 1M",
		"error_description": "Missing semicolon at the end of the parameter declaration"
	},
	{
		"original_line": "         vin_offset = (vin_max + vin_min)/2;", 
		"bug_line": "         vin_offset = (vin_max + vin_min)/2",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error where the next assignment ('vin_scale = ...') is interpreted as part of the same expression."
	},
	{
		"original_line": "      vin_adjusted = (vin_val - vin_offset) / vin_scale;", 
		"bug_line": "      vin_adjusted = (vin_val - vin_offset) / vin_scale",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires all statements to terminate with semicolons."
	},
	{
		"original_line": "parameter real vin_min = -1;", 
		"bug_line": "parameter real vin_min = -1",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires all statements to terminate with a semicolon."
	},
	{
		"original_line": "         $display("Range specification error.  vin_max = (%E) less than vin_min = (%E).\n", vin_max, vin_min );", 
		"bug_line": "         $display("Range specification error.  vin_max = (%E) less than vin_min = (%E).\n", vin_max, vin_min ;",
		"error_description": "Missing closing parenthesis for the $display function call. The line ends with a semicolon instead of closing the function arguments with a parenthesis, causing a syntax error."
	},
	{
		"original_line": "`define PI      3.14159265358979323846264338327950288419716939937511", 
		"bug_line": "`define PI      3.14159265358979323846264338327950288419716939937511;",
		"error_description": "Semicolon added at the end of a preprocessor directive. VerilogA preprocessor directives like `define must not be terminated with semicolons, as they are not statements."
	},
	{
		"original_line": "parameter real vin_min = -1;", 
		"bug_line": "parameter real vin_min = -1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as subsequent parameter declarations become improperly separated tokens."
	},
	{
		"original_line": "   real w_carrier;", 
		"bug_line": "   reel w_carrier;",
		"error_description": "Misspelled keyword 'real' as 'reel', which is not a valid VerilogA data type, causing a syntax error."
	},
	{
		"original_line": "parameter real vin_max = 1;", 
		"bug_line": "parameter real vin_max = 1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "    $finish;", 
		"bug_line": "    $finish",
		"error_description": "Missing semicolon at the end of the statement, causing a syntax error as VerilogA requires proper statement termination."
	},
	{
		"original_line": "parameter real vin_min = -1;", 
		"bug_line": "parameter real vin_min = -1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as VerilogA requires statements to be properly terminated."
	},
	{
		"original_line": "input vin;", 
		"bug_line": "input vin",
		"error_description": "Missing semicolon at the end of the port declaration. VerilogA requires semicolons to terminate port declarations."
	},
	{
		"original_line": "parameter real mod_depth = 0.5 from [0:1];", 
		"bug_line": "parameter real mod_depth = 0.5 from [0,1];",
		"error_description": "Range specification uses comma instead of colon as separator, violating VerilogA syntax which requires colon between range bounds."
	},
	{
		"original_line": "parameter real vin_min = -1;", 
		"bug_line": "parameter real vin_min = -1",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as the next parameter statement is not properly terminated."
	},
	{
		"original_line": "output vout;", 
		"bug_line": "output vout",
		"error_description": "Missing semicolon at the end of the port declaration statement"
	}
]