Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/22.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ALU_PROC_FINAL -c ALU_PROC_FINAL --vector_source="C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/Waveform.vwf" --testbench_file="C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 30 19:29:21 2023
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off ALU_PROC_FINAL -c ALU_PROC_FINAL --vector_source="C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/Waveform.vwf" --testbench_file="C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/Waveform.vwf.vht"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/" ALU_PROC_FINAL -c ALU_PROC_FINAL

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Copyright (C) 2023  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Thu Nov 30 19:29:23 2023
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/" ALU_PROC_FINAL -c ALU_PROC_FINAL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file ALU_PROC_FINAL.vho in folder "C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4645 megabytes
    Info: Processing ended: Thu Nov 30 19:29:25 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/ALU_PROC_FINAL.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/22.1std/questa_fse/win64//vsim -c -do ALU_PROC_FINAL.do

Reading pref.tcl


# 2021.2


# do ALU_PROC_FINAL.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 19:29:27 on Nov 30,2023
# vcom -work work ALU_PROC_FINAL.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package fiftyfivenm_atom_pack

# -- Loading package fiftyfivenm_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Compiling entity ALU_PROC_FINAL

# -- Compiling architecture structure of ALU_PROC_FINAL

# End time: 19:29:27 on Nov 30,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 19:29:27 on Nov 30,2023

# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity ALU_PROC_FINAL_vhd_vec_tst

# -- Compiling architecture ALU_PROC_FINAL_arch of ALU_PROC_FINAL_vhd_vec_tst

# End time: 19:29:27 on Nov 30,2023, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -voptargs=""+acc"" -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ALU_PROC_FINAL_vhd_vec_tst 
# Start time: 19:29:27 on Nov 30,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_proc_final_vhd_vec_tst(alu_proc_final_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading work.alu_proc_final(structure)#1
# Loading work.hard_block(structure)#1
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#1
# Loading fiftyfivenm.fiftyfivenm_io_obuf(behavior)#1
# Loading fiftyfivenm.fiftyfivenm_io_ibuf(behavior)#1
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#2
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#3
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#4
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#5
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#6
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#7
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#8
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#9
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#10
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#11
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#12
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#13
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#14
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#15
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#16
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#17
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#18
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#19
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#20
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#21
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#22
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#23
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#24
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#25
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#26
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#27
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#28
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#29
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#30
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#31
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#32
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#33
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#34
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#35
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#36
# Loading fiftyfivenm.fiftyfivenm_lcell_comb(vital_lcell_comb)#37
# Loading fiftyfivenm.fiftyfivenm_unvm(behavior)#1
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)#1
# Loading fiftyfivenm.fiftyfivenm_adcblock(behavior)#2

# after#34

# End time: 19:29:30 on Nov 30,2023, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/Waveform.vwf...

Reading C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/ALU_PROC_FINAL.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/gonza/OneDrive/ITSON/AD2023/Digitales 2/Proyecto/ALU/ALU_PROC_FINAL/simulation/qsim/ALU_PROC_FINAL_20231130192930.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.