// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pad_img_address0,
        pad_img_ce0,
        pad_img_q0,
        pad_img_address1,
        pad_img_ce1,
        pad_img_q1,
        w,
        w_1,
        w_2,
        w_3,
        w_4,
        w_5,
        w_6,
        w_7,
        w_8,
        w_9,
        w_10,
        w_11,
        w_12,
        w_13,
        w_14,
        w_15,
        w_16,
        w_17,
        w_18,
        w_19,
        w_20,
        w_21,
        w_22,
        w_23,
        w_24,
        w_25,
        w_26,
        w_27,
        w_28,
        w_29,
        w_30,
        w_31,
        w_32,
        w_33,
        w_34,
        w_35,
        w_36,
        w_37,
        w_38,
        w_39,
        w_40,
        w_41,
        w_42,
        w_43,
        w_44,
        w_45,
        w_46,
        w_47,
        w_48,
        conv_biases_load,
        conv_to_pool_streams_0_din,
        conv_to_pool_streams_0_num_data_valid,
        conv_to_pool_streams_0_fifo_cap,
        conv_to_pool_streams_0_full_n,
        conv_to_pool_streams_0_write
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pad_img_address0;
output   pad_img_ce0;
input  [31:0] pad_img_q0;
output  [10:0] pad_img_address1;
output   pad_img_ce1;
input  [31:0] pad_img_q1;
input  [31:0] w;
input  [31:0] w_1;
input  [31:0] w_2;
input  [31:0] w_3;
input  [31:0] w_4;
input  [31:0] w_5;
input  [31:0] w_6;
input  [31:0] w_7;
input  [31:0] w_8;
input  [31:0] w_9;
input  [31:0] w_10;
input  [31:0] w_11;
input  [31:0] w_12;
input  [31:0] w_13;
input  [31:0] w_14;
input  [31:0] w_15;
input  [31:0] w_16;
input  [31:0] w_17;
input  [31:0] w_18;
input  [31:0] w_19;
input  [31:0] w_20;
input  [31:0] w_21;
input  [31:0] w_22;
input  [31:0] w_23;
input  [31:0] w_24;
input  [31:0] w_25;
input  [31:0] w_26;
input  [31:0] w_27;
input  [31:0] w_28;
input  [31:0] w_29;
input  [31:0] w_30;
input  [31:0] w_31;
input  [31:0] w_32;
input  [31:0] w_33;
input  [31:0] w_34;
input  [31:0] w_35;
input  [31:0] w_36;
input  [31:0] w_37;
input  [31:0] w_38;
input  [31:0] w_39;
input  [31:0] w_40;
input  [31:0] w_41;
input  [31:0] w_42;
input  [31:0] w_43;
input  [31:0] w_44;
input  [31:0] w_45;
input  [31:0] w_46;
input  [31:0] w_47;
input  [31:0] w_48;
input  [31:0] conv_biases_load;
output  [31:0] conv_to_pool_streams_0_din;
input  [10:0] conv_to_pool_streams_0_num_data_valid;
input  [10:0] conv_to_pool_streams_0_fifo_cap;
input   conv_to_pool_streams_0_full_n;
output   conv_to_pool_streams_0_write;

reg ap_idle;
reg[10:0] pad_img_address0;
reg pad_img_ce0;
reg[10:0] pad_img_address1;
reg pad_img_ce1;
reg conv_to_pool_streams_0_write;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_subdone;
reg   [0:0] icmp_ln20_reg_2432;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    conv_to_pool_streams_0_blk_n;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
reg   [31:0] reg_954;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
reg   [31:0] reg_959;
reg   [31:0] reg_964;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire    ap_block_pp0_stage24_11001;
reg   [31:0] reg_969;
reg   [31:0] reg_974;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_979;
reg   [31:0] reg_984;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
reg    ap_block_state265_pp0_stage14_iter10;
reg    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] reg_990;
wire   [31:0] grp_fu_932_p2;
reg   [31:0] reg_996;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_937_p2;
reg   [31:0] reg_1002;
reg   [31:0] reg_1007;
reg   [31:0] reg_1013;
reg   [31:0] reg_1019;
reg   [31:0] reg_1025;
reg   [31:0] reg_1031;
reg   [31:0] reg_1037;
reg   [31:0] reg_1043;
reg   [31:0] reg_1049;
reg   [31:0] reg_1055;
wire   [0:0] icmp_ln20_fu_1099_p2;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter1_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter2_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter3_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter4_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter5_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter6_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter7_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter8_reg;
reg   [0:0] icmp_ln20_reg_2432_pp0_iter9_reg;
reg   [3:0] indvar_flatten_load_reg_2436;
reg   [6:0] indvar_flatten11_load_reg_2441;
wire   [0:0] icmp_ln22_fu_1117_p2;
reg   [0:0] icmp_ln22_reg_2446;
wire   [0:0] xor_ln20_fu_1123_p2;
reg   [0:0] xor_ln20_reg_2456;
wire   [0:0] icmp_ln26_fu_1129_p2;
reg   [0:0] icmp_ln26_reg_2462;
wire   [0:0] or_ln22_fu_1188_p2;
reg   [0:0] or_ln22_reg_2468;
wire   [1:0] select_ln26_fu_1247_p3;
reg   [1:0] select_ln26_reg_2473;
wire   [4:0] empty_fu_1267_p2;
reg   [4:0] empty_reg_2478;
wire   [4:0] empty_41_fu_1277_p2;
reg   [4:0] empty_41_reg_2489;
wire   [10:0] add_ln39_6_fu_1320_p2;
reg   [10:0] add_ln39_6_reg_2498;
wire   [10:0] zext_ln39_2_fu_1326_p1;
reg   [10:0] zext_ln39_2_reg_2507;
wire   [10:0] zext_ln39_4_fu_1345_p1;
reg   [10:0] zext_ln39_4_reg_2522;
wire   [10:0] zext_ln39_6_fu_1365_p1;
reg   [10:0] zext_ln39_6_reg_2537;
wire   [10:0] zext_ln39_8_fu_1384_p1;
reg   [10:0] zext_ln39_8_reg_2552;
wire   [5:0] p_cast_fu_1398_p1;
reg   [5:0] p_cast_reg_2567;
wire   [10:0] zext_ln39_10_fu_1407_p1;
reg   [10:0] zext_ln39_10_reg_2572;
wire   [10:0] zext_ln39_12_fu_1427_p1;
reg   [10:0] zext_ln39_12_reg_2587;
wire   [4:0] empty_42_fu_1441_p2;
reg   [4:0] empty_42_reg_2602;
wire   [10:0] zext_ln39_14_fu_1451_p1;
reg   [10:0] zext_ln39_14_reg_2608;
wire   [10:0] add_ln39_14_fu_1487_p2;
reg   [10:0] add_ln39_14_reg_2623;
wire   [31:0] grp_fu_941_p2;
reg   [31:0] mul_reg_2648;
wire   [31:0] grp_fu_945_p2;
reg   [31:0] mul_s_reg_2653;
reg   [31:0] mul_7_reg_2668;
reg   [31:0] mul_8_reg_2673;
wire   [4:0] empty_43_fu_1557_p2;
reg   [4:0] empty_43_reg_2688;
reg   [31:0] mul_9_reg_2694;
reg   [31:0] mul_10_reg_2699;
wire   [10:0] add_ln39_22_fu_1584_p2;
reg   [10:0] add_ln39_22_reg_2704;
reg   [31:0] mul_11_reg_2723;
reg   [31:0] mul_11_reg_2723_pp0_iter1_reg;
reg   [31:0] mul_1_reg_2728;
reg   [31:0] mul_1_reg_2728_pp0_iter1_reg;
reg   [31:0] mul_1_1_reg_2743;
reg   [31:0] mul_1_1_reg_2743_pp0_iter1_reg;
reg   [31:0] mul_1_2_reg_2748;
reg   [31:0] mul_1_2_reg_2748_pp0_iter1_reg;
wire   [4:0] empty_44_fu_1646_p2;
reg   [4:0] empty_44_reg_2763;
reg   [31:0] mul_1_3_reg_2769;
reg   [31:0] mul_1_3_reg_2769_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_2774;
reg   [31:0] mul_1_4_reg_2774_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_2774_pp0_iter2_reg;
wire   [10:0] add_ln39_30_fu_1682_p2;
reg   [10:0] add_ln39_30_reg_2784;
reg   [31:0] mul_1_5_reg_2799;
reg   [31:0] mul_1_5_reg_2799_pp0_iter1_reg;
reg   [31:0] mul_1_5_reg_2799_pp0_iter2_reg;
reg   [31:0] mul_1_6_reg_2804;
reg   [31:0] mul_1_6_reg_2804_pp0_iter1_reg;
reg   [31:0] mul_1_6_reg_2804_pp0_iter2_reg;
reg   [31:0] mul_2_reg_2819;
reg   [31:0] mul_2_reg_2819_pp0_iter1_reg;
reg   [31:0] mul_2_reg_2819_pp0_iter2_reg;
reg   [31:0] mul_2_1_reg_2824;
reg   [31:0] mul_2_1_reg_2824_pp0_iter1_reg;
reg   [31:0] mul_2_1_reg_2824_pp0_iter2_reg;
reg   [31:0] mul_2_2_reg_2839;
reg   [31:0] mul_2_2_reg_2839_pp0_iter1_reg;
reg   [31:0] mul_2_2_reg_2839_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_2844;
reg   [31:0] mul_2_3_reg_2844_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_2844_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_2844_pp0_iter3_reg;
wire   [4:0] empty_45_fu_1752_p2;
reg   [4:0] empty_45_reg_2859;
reg   [31:0] mul_2_4_reg_2865;
reg   [31:0] mul_2_4_reg_2865_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_2865_pp0_iter2_reg;
reg   [31:0] mul_2_4_reg_2865_pp0_iter3_reg;
reg   [31:0] mul_2_5_reg_2870;
reg   [31:0] mul_2_5_reg_2870_pp0_iter1_reg;
reg   [31:0] mul_2_5_reg_2870_pp0_iter2_reg;
reg   [31:0] mul_2_5_reg_2870_pp0_iter3_reg;
wire   [10:0] add_ln39_38_fu_1779_p2;
reg   [10:0] add_ln39_38_reg_2875;
reg   [31:0] mul_2_6_reg_2894;
reg   [31:0] mul_2_6_reg_2894_pp0_iter1_reg;
reg   [31:0] mul_2_6_reg_2894_pp0_iter2_reg;
reg   [31:0] mul_2_6_reg_2894_pp0_iter3_reg;
reg   [31:0] mul_3_reg_2899;
reg   [31:0] mul_3_reg_2899_pp0_iter1_reg;
reg   [31:0] mul_3_reg_2899_pp0_iter2_reg;
reg   [31:0] mul_3_reg_2899_pp0_iter3_reg;
wire   [5:0] zext_ln28_fu_1823_p1;
reg   [5:0] zext_ln28_reg_2914;
reg   [31:0] mul_3_1_reg_2919;
reg   [31:0] mul_3_1_reg_2919_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_2919_pp0_iter2_reg;
reg   [31:0] mul_3_1_reg_2919_pp0_iter3_reg;
reg   [31:0] mul_3_1_reg_2919_pp0_iter4_reg;
reg   [31:0] mul_3_2_reg_2924;
reg   [31:0] mul_3_2_reg_2924_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_2924_pp0_iter2_reg;
reg   [31:0] mul_3_2_reg_2924_pp0_iter3_reg;
reg   [31:0] mul_3_2_reg_2924_pp0_iter4_reg;
wire   [5:0] empty_46_fu_1844_p2;
reg   [5:0] empty_46_reg_2939;
reg   [31:0] mul_3_3_reg_2945;
reg   [31:0] mul_3_3_reg_2945_pp0_iter1_reg;
reg   [31:0] mul_3_3_reg_2945_pp0_iter2_reg;
reg   [31:0] mul_3_3_reg_2945_pp0_iter3_reg;
reg   [31:0] mul_3_3_reg_2945_pp0_iter4_reg;
reg   [31:0] mul_3_4_reg_2950;
reg   [31:0] mul_3_4_reg_2950_pp0_iter1_reg;
reg   [31:0] mul_3_4_reg_2950_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_2950_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_2950_pp0_iter4_reg;
wire   [10:0] add_ln39_46_fu_1877_p2;
reg   [10:0] add_ln39_46_reg_2960;
reg   [31:0] mul_3_5_reg_2975;
reg   [31:0] mul_3_5_reg_2975_pp0_iter1_reg;
reg   [31:0] mul_3_5_reg_2975_pp0_iter2_reg;
reg   [31:0] mul_3_5_reg_2975_pp0_iter3_reg;
reg   [31:0] mul_3_5_reg_2975_pp0_iter4_reg;
reg   [31:0] mul_3_6_reg_2980;
reg   [31:0] mul_3_6_reg_2980_pp0_iter1_reg;
reg   [31:0] mul_3_6_reg_2980_pp0_iter2_reg;
reg   [31:0] mul_3_6_reg_2980_pp0_iter3_reg;
reg   [31:0] mul_3_6_reg_2980_pp0_iter4_reg;
reg   [31:0] mul_4_reg_2995;
reg   [31:0] mul_4_reg_2995_pp0_iter1_reg;
reg   [31:0] mul_4_reg_2995_pp0_iter2_reg;
reg   [31:0] mul_4_reg_2995_pp0_iter3_reg;
reg   [31:0] mul_4_reg_2995_pp0_iter4_reg;
reg   [31:0] mul_4_reg_2995_pp0_iter5_reg;
reg   [31:0] mul_4_1_reg_3000;
reg   [31:0] mul_4_1_reg_3000_pp0_iter1_reg;
reg   [31:0] mul_4_1_reg_3000_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_3000_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_3000_pp0_iter4_reg;
reg   [31:0] mul_4_1_reg_3000_pp0_iter5_reg;
wire   [10:0] add_ln39_52_fu_1929_p2;
reg   [10:0] add_ln39_52_reg_3015;
wire   [10:0] add_ln39_53_fu_1933_p2;
reg   [10:0] add_ln39_53_reg_3020;
wire   [10:0] add_ln39_55_fu_1968_p2;
reg   [10:0] add_ln39_55_reg_3025;
wire   [10:0] add_ln39_56_fu_1973_p2;
reg   [10:0] add_ln39_56_reg_3030;
wire   [10:0] add_ln39_57_fu_1978_p2;
reg   [10:0] add_ln39_57_reg_3035;
wire   [10:0] add_ln39_58_fu_1983_p2;
reg   [10:0] add_ln39_58_reg_3040;
wire   [10:0] add_ln39_59_fu_1988_p2;
reg   [10:0] add_ln39_59_reg_3045;
wire   [10:0] add_ln39_60_fu_1993_p2;
reg   [10:0] add_ln39_60_reg_3050;
wire   [10:0] add_ln39_61_fu_1998_p2;
reg   [10:0] add_ln39_61_reg_3055;
reg   [31:0] mul_4_2_reg_3060;
reg   [31:0] mul_4_2_reg_3060_pp0_iter1_reg;
reg   [31:0] mul_4_2_reg_3060_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_3060_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_3060_pp0_iter4_reg;
reg   [31:0] mul_4_2_reg_3060_pp0_iter5_reg;
reg   [31:0] mul_4_3_reg_3065;
reg   [31:0] mul_4_3_reg_3065_pp0_iter1_reg;
reg   [31:0] mul_4_3_reg_3065_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_3065_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_3065_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_3065_pp0_iter5_reg;
reg   [31:0] mul_4_4_reg_3080;
reg   [31:0] mul_4_4_reg_3080_pp0_iter1_reg;
reg   [31:0] mul_4_4_reg_3080_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_3080_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_3080_pp0_iter4_reg;
reg   [31:0] mul_4_4_reg_3080_pp0_iter5_reg;
reg   [31:0] mul_4_5_reg_3085;
reg   [31:0] mul_4_5_reg_3085_pp0_iter1_reg;
reg   [31:0] mul_4_5_reg_3085_pp0_iter2_reg;
reg   [31:0] mul_4_5_reg_3085_pp0_iter3_reg;
reg   [31:0] mul_4_5_reg_3085_pp0_iter4_reg;
reg   [31:0] mul_4_5_reg_3085_pp0_iter5_reg;
reg   [31:0] mul_4_5_reg_3085_pp0_iter6_reg;
reg   [31:0] mul_4_6_reg_3100;
reg   [31:0] mul_4_6_reg_3100_pp0_iter1_reg;
reg   [31:0] mul_4_6_reg_3100_pp0_iter2_reg;
reg   [31:0] mul_4_6_reg_3100_pp0_iter3_reg;
reg   [31:0] mul_4_6_reg_3100_pp0_iter4_reg;
reg   [31:0] mul_4_6_reg_3100_pp0_iter5_reg;
reg   [31:0] mul_4_6_reg_3100_pp0_iter6_reg;
reg   [31:0] mul_5_reg_3105;
reg   [31:0] mul_5_reg_3105_pp0_iter1_reg;
reg   [31:0] mul_5_reg_3105_pp0_iter2_reg;
reg   [31:0] mul_5_reg_3105_pp0_iter3_reg;
reg   [31:0] mul_5_reg_3105_pp0_iter4_reg;
reg   [31:0] mul_5_reg_3105_pp0_iter5_reg;
reg   [31:0] mul_5_reg_3105_pp0_iter6_reg;
reg   [31:0] mul_5_1_reg_3120;
reg   [31:0] mul_5_1_reg_3120_pp0_iter2_reg;
reg   [31:0] mul_5_1_reg_3120_pp0_iter3_reg;
reg   [31:0] mul_5_1_reg_3120_pp0_iter4_reg;
reg   [31:0] mul_5_1_reg_3120_pp0_iter5_reg;
reg   [31:0] mul_5_1_reg_3120_pp0_iter6_reg;
reg   [31:0] mul_5_1_reg_3120_pp0_iter7_reg;
reg   [31:0] mul_5_2_reg_3125;
reg   [31:0] mul_5_2_reg_3125_pp0_iter2_reg;
reg   [31:0] mul_5_2_reg_3125_pp0_iter3_reg;
reg   [31:0] mul_5_2_reg_3125_pp0_iter4_reg;
reg   [31:0] mul_5_2_reg_3125_pp0_iter5_reg;
reg   [31:0] mul_5_2_reg_3125_pp0_iter6_reg;
reg   [31:0] mul_5_2_reg_3125_pp0_iter7_reg;
reg   [31:0] mul_5_3_reg_3140;
reg   [31:0] mul_5_3_reg_3140_pp0_iter2_reg;
reg   [31:0] mul_5_3_reg_3140_pp0_iter3_reg;
reg   [31:0] mul_5_3_reg_3140_pp0_iter4_reg;
reg   [31:0] mul_5_3_reg_3140_pp0_iter5_reg;
reg   [31:0] mul_5_3_reg_3140_pp0_iter6_reg;
reg   [31:0] mul_5_3_reg_3140_pp0_iter7_reg;
reg   [31:0] mul_5_4_reg_3145;
reg   [31:0] mul_5_4_reg_3145_pp0_iter2_reg;
reg   [31:0] mul_5_4_reg_3145_pp0_iter3_reg;
reg   [31:0] mul_5_4_reg_3145_pp0_iter4_reg;
reg   [31:0] mul_5_4_reg_3145_pp0_iter5_reg;
reg   [31:0] mul_5_4_reg_3145_pp0_iter6_reg;
reg   [31:0] mul_5_4_reg_3145_pp0_iter7_reg;
reg   [31:0] mul_5_4_reg_3145_pp0_iter8_reg;
reg   [31:0] mul_5_5_reg_3155;
reg   [31:0] mul_5_5_reg_3155_pp0_iter2_reg;
reg   [31:0] mul_5_5_reg_3155_pp0_iter3_reg;
reg   [31:0] mul_5_5_reg_3155_pp0_iter4_reg;
reg   [31:0] mul_5_5_reg_3155_pp0_iter5_reg;
reg   [31:0] mul_5_5_reg_3155_pp0_iter6_reg;
reg   [31:0] mul_5_5_reg_3155_pp0_iter7_reg;
reg   [31:0] mul_5_5_reg_3155_pp0_iter8_reg;
reg   [31:0] mul_5_6_reg_3160;
reg   [31:0] mul_5_6_reg_3160_pp0_iter2_reg;
reg   [31:0] mul_5_6_reg_3160_pp0_iter3_reg;
reg   [31:0] mul_5_6_reg_3160_pp0_iter4_reg;
reg   [31:0] mul_5_6_reg_3160_pp0_iter5_reg;
reg   [31:0] mul_5_6_reg_3160_pp0_iter6_reg;
reg   [31:0] mul_5_6_reg_3160_pp0_iter7_reg;
reg   [31:0] mul_5_6_reg_3160_pp0_iter8_reg;
reg   [31:0] pixel_48_reg_3165;
reg   [31:0] mul_6_reg_3170;
reg   [31:0] mul_6_reg_3170_pp0_iter2_reg;
reg   [31:0] mul_6_reg_3170_pp0_iter3_reg;
reg   [31:0] mul_6_reg_3170_pp0_iter4_reg;
reg   [31:0] mul_6_reg_3170_pp0_iter5_reg;
reg   [31:0] mul_6_reg_3170_pp0_iter6_reg;
reg   [31:0] mul_6_reg_3170_pp0_iter7_reg;
reg   [31:0] mul_6_reg_3170_pp0_iter8_reg;
reg   [31:0] mul_6_1_reg_3175;
reg   [31:0] mul_6_1_reg_3175_pp0_iter2_reg;
reg   [31:0] mul_6_1_reg_3175_pp0_iter3_reg;
reg   [31:0] mul_6_1_reg_3175_pp0_iter4_reg;
reg   [31:0] mul_6_1_reg_3175_pp0_iter5_reg;
reg   [31:0] mul_6_1_reg_3175_pp0_iter6_reg;
reg   [31:0] mul_6_1_reg_3175_pp0_iter7_reg;
reg   [31:0] mul_6_1_reg_3175_pp0_iter8_reg;
reg   [31:0] mul_6_2_reg_3180;
reg   [31:0] mul_6_2_reg_3180_pp0_iter2_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter3_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter4_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter5_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter6_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter7_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter8_reg;
reg   [31:0] mul_6_2_reg_3180_pp0_iter9_reg;
reg   [31:0] mul_6_3_reg_3185;
reg   [31:0] mul_6_3_reg_3185_pp0_iter2_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter3_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter4_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter5_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter6_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter7_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter8_reg;
reg   [31:0] mul_6_3_reg_3185_pp0_iter9_reg;
reg   [31:0] mul_6_4_reg_3190;
reg   [31:0] mul_6_4_reg_3190_pp0_iter2_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter3_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter4_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter5_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter6_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter7_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter8_reg;
reg   [31:0] mul_6_4_reg_3190_pp0_iter9_reg;
reg   [31:0] mul_6_5_reg_3195;
reg   [31:0] mul_6_5_reg_3195_pp0_iter2_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter3_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter4_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter5_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter6_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter7_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter8_reg;
reg   [31:0] mul_6_5_reg_3195_pp0_iter9_reg;
reg   [31:0] mul_6_6_reg_3200;
reg   [31:0] mul_6_6_reg_3200_pp0_iter2_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter3_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter4_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter5_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter6_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter7_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter8_reg;
reg   [31:0] mul_6_6_reg_3200_pp0_iter9_reg;
wire   [31:0] select_ln44_fu_2125_p3;
reg   [31:0] select_ln44_reg_3205;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage14_subdone;
wire   [63:0] zext_ln39_3_fu_1335_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln39_5_fu_1355_p1;
wire   [63:0] zext_ln39_7_fu_1374_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln39_9_fu_1393_p1;
wire   [63:0] zext_ln39_11_fu_1416_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln39_13_fu_1436_p1;
wire   [63:0] zext_ln39_15_fu_1460_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln39_18_fu_1498_p1;
wire   [63:0] zext_ln39_19_fu_1507_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln39_20_fu_1516_p1;
wire   [63:0] zext_ln39_21_fu_1525_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln39_22_fu_1534_p1;
wire   [63:0] zext_ln39_23_fu_1543_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln39_24_fu_1552_p1;
wire   [63:0] zext_ln39_27_fu_1595_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln39_28_fu_1605_p1;
wire   [63:0] zext_ln39_29_fu_1614_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln39_30_fu_1623_p1;
wire   [63:0] zext_ln39_31_fu_1632_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln39_32_fu_1641_p1;
wire   [63:0] zext_ln39_33_fu_1655_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln39_36_fu_1693_p1;
wire   [63:0] zext_ln39_37_fu_1702_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln39_38_fu_1711_p1;
wire   [63:0] zext_ln39_39_fu_1720_p1;
wire   [63:0] zext_ln39_40_fu_1729_p1;
wire   [63:0] zext_ln39_41_fu_1738_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln39_42_fu_1747_p1;
wire   [63:0] zext_ln39_45_fu_1790_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln39_46_fu_1800_p1;
wire   [63:0] zext_ln39_47_fu_1809_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln39_48_fu_1818_p1;
wire   [63:0] zext_ln39_49_fu_1830_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln39_50_fu_1839_p1;
wire   [63:0] zext_ln39_51_fu_1854_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln39_53_fu_1888_p1;
wire   [63:0] zext_ln39_54_fu_1897_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln39_55_fu_1906_p1;
wire   [63:0] zext_ln39_56_fu_1915_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln39_57_fu_1924_p1;
wire   [63:0] zext_ln39_58_fu_2003_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln39_59_fu_2007_p1;
wire   [63:0] zext_ln39_61_fu_2011_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln39_62_fu_2015_p1;
wire   [63:0] zext_ln39_63_fu_2019_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln39_64_fu_2023_p1;
wire   [63:0] zext_ln39_65_fu_2071_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln39_66_fu_2075_p1;
wire   [63:0] zext_ln39_67_fu_2079_p1;
wire    ap_block_pp0_stage1;
reg   [1:0] pc_fu_196;
wire   [1:0] add_ln28_fu_2027_p2;
wire    ap_loop_init;
reg   [1:0] pr_fu_200;
wire   [1:0] select_ln26_1_fu_1255_p3;
reg   [3:0] indvar_flatten_fu_204;
wire   [3:0] select_ln26_2_fu_2037_p3;
reg   [3:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [4:0] c_fu_208;
wire   [4:0] select_ln22_1_fu_1222_p3;
reg   [6:0] indvar_flatten11_fu_212;
wire   [6:0] select_ln22_2_fu_2049_p3;
reg   [6:0] ap_sig_allocacmp_indvar_flatten11_load;
reg   [4:0] r_fu_216;
wire   [4:0] select_ln20_1_fu_1175_p3;
reg   [9:0] indvar_flatten31_fu_220;
wire   [9:0] add_ln20_1_fu_1105_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten31_load;
reg    ap_block_pp0_stage14_01001;
reg   [31:0] grp_fu_932_p0;
reg   [31:0] grp_fu_932_p1;
reg   [31:0] grp_fu_937_p0;
reg   [31:0] grp_fu_937_p1;
reg   [31:0] grp_fu_941_p0;
reg   [31:0] grp_fu_941_p1;
reg   [31:0] grp_fu_945_p0;
reg   [31:0] grp_fu_945_p1;
wire   [4:0] add_ln20_fu_1152_p2;
wire   [4:0] select_ln20_fu_1158_p3;
wire   [0:0] and_ln20_1_fu_1171_p2;
wire   [0:0] xor_ln22_fu_1201_p2;
wire   [0:0] or_ln22_1_fu_1206_p2;
wire   [0:0] and_ln20_fu_1211_p2;
wire   [0:0] icmp_ln28_fu_1165_p2;
wire   [4:0] add_ln22_fu_1182_p2;
wire   [1:0] select_ln22_fu_1193_p3;
wire   [0:0] and_ln22_fu_1216_p2;
wire   [0:0] or_ln26_fu_1236_p2;
wire   [0:0] or_ln26_1_fu_1242_p2;
wire   [1:0] add_ln26_fu_1230_p2;
wire   [4:0] zext_ln26_fu_1263_p1;
wire   [4:0] zext_ln28_1_fu_1273_p1;
wire   [9:0] tmp_21_fu_1298_p3;
wire   [5:0] tmp_22_fu_1309_p3;
wire   [10:0] zext_ln39_fu_1305_p1;
wire   [10:0] zext_ln39_1_fu_1316_p1;
wire   [10:0] add_ln39_7_fu_1329_p2;
wire   [4:0] add_ln39_fu_1340_p2;
wire   [10:0] add_ln39_8_fu_1349_p2;
wire   [4:0] add_ln39_1_fu_1360_p2;
wire   [10:0] add_ln39_9_fu_1369_p2;
wire   [4:0] add_ln39_2_fu_1379_p2;
wire   [10:0] add_ln39_10_fu_1388_p2;
wire   [5:0] add_ln39_3_fu_1401_p2;
wire   [10:0] add_ln39_11_fu_1411_p2;
wire   [5:0] add_ln39_4_fu_1421_p2;
wire   [10:0] add_ln39_12_fu_1431_p2;
wire   [5:0] add_ln39_5_fu_1446_p2;
wire   [10:0] add_ln39_13_fu_1455_p2;
wire   [9:0] tmp_23_fu_1465_p3;
wire   [5:0] tmp_24_fu_1476_p3;
wire   [10:0] zext_ln39_16_fu_1472_p1;
wire   [10:0] zext_ln39_17_fu_1483_p1;
wire   [10:0] add_ln39_15_fu_1493_p2;
wire   [10:0] add_ln39_16_fu_1503_p2;
wire   [10:0] add_ln39_17_fu_1512_p2;
wire   [10:0] add_ln39_18_fu_1521_p2;
wire   [10:0] add_ln39_19_fu_1530_p2;
wire   [10:0] add_ln39_20_fu_1539_p2;
wire   [10:0] add_ln39_21_fu_1548_p2;
wire   [9:0] tmp_25_fu_1562_p3;
wire   [5:0] tmp_26_fu_1573_p3;
wire   [10:0] zext_ln39_25_fu_1569_p1;
wire   [10:0] zext_ln39_26_fu_1580_p1;
wire   [10:0] add_ln39_23_fu_1590_p2;
wire   [10:0] add_ln39_24_fu_1600_p2;
wire   [10:0] add_ln39_25_fu_1610_p2;
wire   [10:0] add_ln39_26_fu_1619_p2;
wire   [10:0] add_ln39_27_fu_1628_p2;
wire   [10:0] add_ln39_28_fu_1637_p2;
wire   [10:0] add_ln39_29_fu_1651_p2;
wire   [9:0] tmp_27_fu_1660_p3;
wire   [5:0] tmp_28_fu_1671_p3;
wire   [10:0] zext_ln39_34_fu_1667_p1;
wire   [10:0] zext_ln39_35_fu_1678_p1;
wire   [10:0] add_ln39_31_fu_1688_p2;
wire   [10:0] add_ln39_32_fu_1698_p2;
wire   [10:0] add_ln39_33_fu_1707_p2;
wire   [10:0] add_ln39_34_fu_1716_p2;
wire   [10:0] add_ln39_35_fu_1725_p2;
wire   [10:0] add_ln39_36_fu_1734_p2;
wire   [10:0] add_ln39_37_fu_1743_p2;
wire   [9:0] tmp_29_fu_1757_p3;
wire   [5:0] tmp_30_fu_1768_p3;
wire   [10:0] zext_ln39_43_fu_1764_p1;
wire   [10:0] zext_ln39_44_fu_1775_p1;
wire   [10:0] add_ln39_39_fu_1785_p2;
wire   [10:0] add_ln39_40_fu_1795_p2;
wire   [10:0] add_ln39_41_fu_1805_p2;
wire   [10:0] add_ln39_42_fu_1814_p2;
wire   [10:0] add_ln39_43_fu_1826_p2;
wire   [10:0] add_ln39_44_fu_1835_p2;
wire   [10:0] add_ln39_45_fu_1850_p2;
wire   [6:0] tmp_32_fu_1866_p3;
wire   [10:0] tmp_31_fu_1859_p3;
wire   [10:0] zext_ln39_52_fu_1873_p1;
wire   [10:0] add_ln39_47_fu_1883_p2;
wire   [10:0] add_ln39_48_fu_1893_p2;
wire   [10:0] add_ln39_49_fu_1902_p2;
wire   [10:0] add_ln39_50_fu_1911_p2;
wire   [10:0] add_ln39_51_fu_1920_p2;
wire   [5:0] empty_47_fu_1937_p2;
wire   [6:0] tmp_34_fu_1950_p3;
wire   [10:0] tmp_33_fu_1942_p3;
wire   [10:0] zext_ln39_60_fu_1958_p1;
wire   [10:0] add_ln39_54_fu_1962_p2;
wire   [3:0] add_ln26_1_fu_2032_p2;
wire   [6:0] add_ln22_1_fu_2044_p2;
wire   [31:0] bitcast_ln7_fu_2083_p1;
wire   [7:0] tmp_fu_2087_p4;
wire   [22:0] trunc_ln7_fu_2097_p1;
wire   [0:0] icmp_ln7_1_fu_2107_p2;
wire   [0:0] icmp_ln7_fu_2101_p2;
wire   [0:0] or_ln7_fu_2113_p2;
wire   [0:0] grp_fu_949_p2;
wire   [0:0] and_ln7_fu_2119_p2;
reg    grp_fu_932_ce;
reg    grp_fu_937_ce;
reg    grp_fu_941_ce;
reg    grp_fu_945_ce;
reg    grp_fu_949_ce;
wire    ap_block_pp0_stage12_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter9_stage14;
reg    ap_idle_pp0_0to8;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to10;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 pc_fu_196 = 2'd0;
#0 pr_fu_200 = 2'd0;
#0 indvar_flatten_fu_204 = 4'd0;
#0 c_fu_208 = 5'd0;
#0 indvar_flatten11_fu_212 = 7'd0;
#0 r_fu_216 = 5'd0;
#0 indvar_flatten31_fu_220 = 10'd0;
#0 ap_done_reg = 1'b0;
end

cnn_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_932_p0),
    .din1(grp_fu_932_p1),
    .ce(grp_fu_932_ce),
    .dout(grp_fu_932_p2)
);

cnn_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_937_p0),
    .din1(grp_fu_937_p1),
    .ce(grp_fu_937_ce),
    .dout(grp_fu_937_p2)
);

cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_941_p0),
    .din1(grp_fu_941_p1),
    .ce(grp_fu_941_ce),
    .dout(grp_fu_941_p2)
);

cnn_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_945_p0),
    .din1(grp_fu_945_p1),
    .ce(grp_fu_945_ce),
    .dout(grp_fu_945_p2)
);

cnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1055),
    .din1(32'd0),
    .ce(grp_fu_949_ce),
    .opcode(5'd2),
    .dout(grp_fu_949_p2)
);

cnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        c_fu_208 <= 5'd0;
    end else if (((icmp_ln20_reg_2432 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_fu_208 <= select_ln22_1_fu_1222_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten11_fu_212 <= 7'd0;
    end else if (((icmp_ln20_reg_2432 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        indvar_flatten11_fu_212 <= select_ln22_2_fu_2049_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln20_fu_1099_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten31_fu_220 <= add_ln20_1_fu_1105_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten31_fu_220 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        indvar_flatten_fu_204 <= 4'd0;
    end else if (((icmp_ln20_reg_2432 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        indvar_flatten_fu_204 <= select_ln26_2_fu_2037_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pc_fu_196 <= 2'd0;
    end else if (((icmp_ln20_reg_2432 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pc_fu_196 <= add_ln28_fu_2027_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        pr_fu_200 <= 2'd0;
    end else if (((icmp_ln20_reg_2432 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pr_fu_200 <= select_ln26_1_fu_1255_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        r_fu_216 <= 5'd0;
    end else if (((icmp_ln20_reg_2432 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_fu_216 <= select_ln20_1_fu_1175_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_984 <= pad_img_q1;
    end else if ((((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_984 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_990 <= pad_img_q0;
    end else if ((((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_990 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln39_14_reg_2623[10 : 1] <= add_ln39_14_fu_1487_p2[10 : 1];
        mul_6_4_reg_3190_pp0_iter2_reg <= mul_6_4_reg_3190;
        mul_6_4_reg_3190_pp0_iter3_reg <= mul_6_4_reg_3190_pp0_iter2_reg;
        mul_6_4_reg_3190_pp0_iter4_reg <= mul_6_4_reg_3190_pp0_iter3_reg;
        mul_6_4_reg_3190_pp0_iter5_reg <= mul_6_4_reg_3190_pp0_iter4_reg;
        mul_6_4_reg_3190_pp0_iter6_reg <= mul_6_4_reg_3190_pp0_iter5_reg;
        mul_6_4_reg_3190_pp0_iter7_reg <= mul_6_4_reg_3190_pp0_iter6_reg;
        mul_6_4_reg_3190_pp0_iter8_reg <= mul_6_4_reg_3190_pp0_iter7_reg;
        mul_6_4_reg_3190_pp0_iter9_reg <= mul_6_4_reg_3190_pp0_iter8_reg;
        mul_6_5_reg_3195_pp0_iter2_reg <= mul_6_5_reg_3195;
        mul_6_5_reg_3195_pp0_iter3_reg <= mul_6_5_reg_3195_pp0_iter2_reg;
        mul_6_5_reg_3195_pp0_iter4_reg <= mul_6_5_reg_3195_pp0_iter3_reg;
        mul_6_5_reg_3195_pp0_iter5_reg <= mul_6_5_reg_3195_pp0_iter4_reg;
        mul_6_5_reg_3195_pp0_iter6_reg <= mul_6_5_reg_3195_pp0_iter5_reg;
        mul_6_5_reg_3195_pp0_iter7_reg <= mul_6_5_reg_3195_pp0_iter6_reg;
        mul_6_5_reg_3195_pp0_iter8_reg <= mul_6_5_reg_3195_pp0_iter7_reg;
        mul_6_5_reg_3195_pp0_iter9_reg <= mul_6_5_reg_3195_pp0_iter8_reg;
        zext_ln39_14_reg_2608[5 : 0] <= zext_ln39_14_fu_1451_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln39_22_reg_2704[10 : 1] <= add_ln39_22_fu_1584_p2[10 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln39_30_reg_2784[10 : 1] <= add_ln39_30_fu_1682_p2[10 : 1];
        mul_1_3_reg_2769_pp0_iter1_reg <= mul_1_3_reg_2769;
        mul_1_4_reg_2774_pp0_iter1_reg <= mul_1_4_reg_2774;
        mul_1_4_reg_2774_pp0_iter2_reg <= mul_1_4_reg_2774_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln39_38_reg_2875[10 : 1] <= add_ln39_38_fu_1779_p2[10 : 1];
        mul_2_4_reg_2865_pp0_iter1_reg <= mul_2_4_reg_2865;
        mul_2_4_reg_2865_pp0_iter2_reg <= mul_2_4_reg_2865_pp0_iter1_reg;
        mul_2_4_reg_2865_pp0_iter3_reg <= mul_2_4_reg_2865_pp0_iter2_reg;
        mul_2_5_reg_2870_pp0_iter1_reg <= mul_2_5_reg_2870;
        mul_2_5_reg_2870_pp0_iter2_reg <= mul_2_5_reg_2870_pp0_iter1_reg;
        mul_2_5_reg_2870_pp0_iter3_reg <= mul_2_5_reg_2870_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        add_ln39_46_reg_2960[10 : 1] <= add_ln39_46_fu_1877_p2[10 : 1];
        mul_3_3_reg_2945_pp0_iter1_reg <= mul_3_3_reg_2945;
        mul_3_3_reg_2945_pp0_iter2_reg <= mul_3_3_reg_2945_pp0_iter1_reg;
        mul_3_3_reg_2945_pp0_iter3_reg <= mul_3_3_reg_2945_pp0_iter2_reg;
        mul_3_3_reg_2945_pp0_iter4_reg <= mul_3_3_reg_2945_pp0_iter3_reg;
        mul_3_4_reg_2950_pp0_iter1_reg <= mul_3_4_reg_2950;
        mul_3_4_reg_2950_pp0_iter2_reg <= mul_3_4_reg_2950_pp0_iter1_reg;
        mul_3_4_reg_2950_pp0_iter3_reg <= mul_3_4_reg_2950_pp0_iter2_reg;
        mul_3_4_reg_2950_pp0_iter4_reg <= mul_3_4_reg_2950_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln39_52_reg_3015 <= add_ln39_52_fu_1929_p2;
        add_ln39_53_reg_3020 <= add_ln39_53_fu_1933_p2;
        add_ln39_55_reg_3025 <= add_ln39_55_fu_1968_p2;
        add_ln39_56_reg_3030 <= add_ln39_56_fu_1973_p2;
        add_ln39_57_reg_3035 <= add_ln39_57_fu_1978_p2;
        add_ln39_58_reg_3040 <= add_ln39_58_fu_1983_p2;
        add_ln39_59_reg_3045 <= add_ln39_59_fu_1988_p2;
        add_ln39_60_reg_3050 <= add_ln39_60_fu_1993_p2;
        add_ln39_61_reg_3055 <= add_ln39_61_fu_1998_p2;
        mul_4_1_reg_3000_pp0_iter1_reg <= mul_4_1_reg_3000;
        mul_4_1_reg_3000_pp0_iter2_reg <= mul_4_1_reg_3000_pp0_iter1_reg;
        mul_4_1_reg_3000_pp0_iter3_reg <= mul_4_1_reg_3000_pp0_iter2_reg;
        mul_4_1_reg_3000_pp0_iter4_reg <= mul_4_1_reg_3000_pp0_iter3_reg;
        mul_4_1_reg_3000_pp0_iter5_reg <= mul_4_1_reg_3000_pp0_iter4_reg;
        mul_4_reg_2995_pp0_iter1_reg <= mul_4_reg_2995;
        mul_4_reg_2995_pp0_iter2_reg <= mul_4_reg_2995_pp0_iter1_reg;
        mul_4_reg_2995_pp0_iter3_reg <= mul_4_reg_2995_pp0_iter2_reg;
        mul_4_reg_2995_pp0_iter4_reg <= mul_4_reg_2995_pp0_iter3_reg;
        mul_4_reg_2995_pp0_iter5_reg <= mul_4_reg_2995_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln39_6_reg_2498[10 : 1] <= add_ln39_6_fu_1320_p2[10 : 1];
        mul_5_5_reg_3155_pp0_iter2_reg <= mul_5_5_reg_3155;
        mul_5_5_reg_3155_pp0_iter3_reg <= mul_5_5_reg_3155_pp0_iter2_reg;
        mul_5_5_reg_3155_pp0_iter4_reg <= mul_5_5_reg_3155_pp0_iter3_reg;
        mul_5_5_reg_3155_pp0_iter5_reg <= mul_5_5_reg_3155_pp0_iter4_reg;
        mul_5_5_reg_3155_pp0_iter6_reg <= mul_5_5_reg_3155_pp0_iter5_reg;
        mul_5_5_reg_3155_pp0_iter7_reg <= mul_5_5_reg_3155_pp0_iter6_reg;
        mul_5_5_reg_3155_pp0_iter8_reg <= mul_5_5_reg_3155_pp0_iter7_reg;
        mul_5_6_reg_3160_pp0_iter2_reg <= mul_5_6_reg_3160;
        mul_5_6_reg_3160_pp0_iter3_reg <= mul_5_6_reg_3160_pp0_iter2_reg;
        mul_5_6_reg_3160_pp0_iter4_reg <= mul_5_6_reg_3160_pp0_iter3_reg;
        mul_5_6_reg_3160_pp0_iter5_reg <= mul_5_6_reg_3160_pp0_iter4_reg;
        mul_5_6_reg_3160_pp0_iter6_reg <= mul_5_6_reg_3160_pp0_iter5_reg;
        mul_5_6_reg_3160_pp0_iter7_reg <= mul_5_6_reg_3160_pp0_iter6_reg;
        mul_5_6_reg_3160_pp0_iter8_reg <= mul_5_6_reg_3160_pp0_iter7_reg;
        zext_ln39_2_reg_2507[4 : 0] <= zext_ln39_2_fu_1326_p1[4 : 0];
        zext_ln39_4_reg_2522[4 : 0] <= zext_ln39_4_fu_1345_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_41_reg_2489 <= empty_41_fu_1277_p2;
        empty_reg_2478 <= empty_fu_1267_p2;
        mul_5_3_reg_3140_pp0_iter2_reg <= mul_5_3_reg_3140;
        mul_5_3_reg_3140_pp0_iter3_reg <= mul_5_3_reg_3140_pp0_iter2_reg;
        mul_5_3_reg_3140_pp0_iter4_reg <= mul_5_3_reg_3140_pp0_iter3_reg;
        mul_5_3_reg_3140_pp0_iter5_reg <= mul_5_3_reg_3140_pp0_iter4_reg;
        mul_5_3_reg_3140_pp0_iter6_reg <= mul_5_3_reg_3140_pp0_iter5_reg;
        mul_5_3_reg_3140_pp0_iter7_reg <= mul_5_3_reg_3140_pp0_iter6_reg;
        mul_5_4_reg_3145_pp0_iter2_reg <= mul_5_4_reg_3145;
        mul_5_4_reg_3145_pp0_iter3_reg <= mul_5_4_reg_3145_pp0_iter2_reg;
        mul_5_4_reg_3145_pp0_iter4_reg <= mul_5_4_reg_3145_pp0_iter3_reg;
        mul_5_4_reg_3145_pp0_iter5_reg <= mul_5_4_reg_3145_pp0_iter4_reg;
        mul_5_4_reg_3145_pp0_iter6_reg <= mul_5_4_reg_3145_pp0_iter5_reg;
        mul_5_4_reg_3145_pp0_iter7_reg <= mul_5_4_reg_3145_pp0_iter6_reg;
        mul_5_4_reg_3145_pp0_iter8_reg <= mul_5_4_reg_3145_pp0_iter7_reg;
        or_ln22_reg_2468 <= or_ln22_fu_1188_p2;
        select_ln26_reg_2473 <= select_ln26_fu_1247_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        empty_42_reg_2602 <= empty_42_fu_1441_p2;
        mul_6_2_reg_3180_pp0_iter2_reg <= mul_6_2_reg_3180;
        mul_6_2_reg_3180_pp0_iter3_reg <= mul_6_2_reg_3180_pp0_iter2_reg;
        mul_6_2_reg_3180_pp0_iter4_reg <= mul_6_2_reg_3180_pp0_iter3_reg;
        mul_6_2_reg_3180_pp0_iter5_reg <= mul_6_2_reg_3180_pp0_iter4_reg;
        mul_6_2_reg_3180_pp0_iter6_reg <= mul_6_2_reg_3180_pp0_iter5_reg;
        mul_6_2_reg_3180_pp0_iter7_reg <= mul_6_2_reg_3180_pp0_iter6_reg;
        mul_6_2_reg_3180_pp0_iter8_reg <= mul_6_2_reg_3180_pp0_iter7_reg;
        mul_6_2_reg_3180_pp0_iter9_reg <= mul_6_2_reg_3180_pp0_iter8_reg;
        mul_6_3_reg_3185_pp0_iter2_reg <= mul_6_3_reg_3185;
        mul_6_3_reg_3185_pp0_iter3_reg <= mul_6_3_reg_3185_pp0_iter2_reg;
        mul_6_3_reg_3185_pp0_iter4_reg <= mul_6_3_reg_3185_pp0_iter3_reg;
        mul_6_3_reg_3185_pp0_iter5_reg <= mul_6_3_reg_3185_pp0_iter4_reg;
        mul_6_3_reg_3185_pp0_iter6_reg <= mul_6_3_reg_3185_pp0_iter5_reg;
        mul_6_3_reg_3185_pp0_iter7_reg <= mul_6_3_reg_3185_pp0_iter6_reg;
        mul_6_3_reg_3185_pp0_iter8_reg <= mul_6_3_reg_3185_pp0_iter7_reg;
        mul_6_3_reg_3185_pp0_iter9_reg <= mul_6_3_reg_3185_pp0_iter8_reg;
        p_cast_reg_2567[4 : 0] <= p_cast_fu_1398_p1[4 : 0];
        zext_ln39_10_reg_2572[5 : 0] <= zext_ln39_10_fu_1407_p1[5 : 0];
        zext_ln39_12_reg_2587[5 : 0] <= zext_ln39_12_fu_1427_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        empty_43_reg_2688 <= empty_43_fu_1557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        empty_44_reg_2763 <= empty_44_fu_1646_p2;
        mul_1_1_reg_2743_pp0_iter1_reg <= mul_1_1_reg_2743;
        mul_1_2_reg_2748_pp0_iter1_reg <= mul_1_2_reg_2748;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        empty_45_reg_2859 <= empty_45_fu_1752_p2;
        mul_2_2_reg_2839_pp0_iter1_reg <= mul_2_2_reg_2839;
        mul_2_2_reg_2839_pp0_iter2_reg <= mul_2_2_reg_2839_pp0_iter1_reg;
        mul_2_3_reg_2844_pp0_iter1_reg <= mul_2_3_reg_2844;
        mul_2_3_reg_2844_pp0_iter2_reg <= mul_2_3_reg_2844_pp0_iter1_reg;
        mul_2_3_reg_2844_pp0_iter3_reg <= mul_2_3_reg_2844_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        empty_46_reg_2939 <= empty_46_fu_1844_p2;
        mul_3_1_reg_2919_pp0_iter1_reg <= mul_3_1_reg_2919;
        mul_3_1_reg_2919_pp0_iter2_reg <= mul_3_1_reg_2919_pp0_iter1_reg;
        mul_3_1_reg_2919_pp0_iter3_reg <= mul_3_1_reg_2919_pp0_iter2_reg;
        mul_3_1_reg_2919_pp0_iter4_reg <= mul_3_1_reg_2919_pp0_iter3_reg;
        mul_3_2_reg_2924_pp0_iter1_reg <= mul_3_2_reg_2924;
        mul_3_2_reg_2924_pp0_iter2_reg <= mul_3_2_reg_2924_pp0_iter1_reg;
        mul_3_2_reg_2924_pp0_iter3_reg <= mul_3_2_reg_2924_pp0_iter2_reg;
        mul_3_2_reg_2924_pp0_iter4_reg <= mul_3_2_reg_2924_pp0_iter3_reg;
        zext_ln28_reg_2914[4 : 0] <= zext_ln28_fu_1823_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln20_reg_2432 <= icmp_ln20_fu_1099_p2;
        icmp_ln20_reg_2432_pp0_iter1_reg <= icmp_ln20_reg_2432;
        icmp_ln20_reg_2432_pp0_iter2_reg <= icmp_ln20_reg_2432_pp0_iter1_reg;
        icmp_ln20_reg_2432_pp0_iter3_reg <= icmp_ln20_reg_2432_pp0_iter2_reg;
        icmp_ln20_reg_2432_pp0_iter4_reg <= icmp_ln20_reg_2432_pp0_iter3_reg;
        icmp_ln20_reg_2432_pp0_iter5_reg <= icmp_ln20_reg_2432_pp0_iter4_reg;
        icmp_ln20_reg_2432_pp0_iter6_reg <= icmp_ln20_reg_2432_pp0_iter5_reg;
        icmp_ln20_reg_2432_pp0_iter7_reg <= icmp_ln20_reg_2432_pp0_iter6_reg;
        icmp_ln20_reg_2432_pp0_iter8_reg <= icmp_ln20_reg_2432_pp0_iter7_reg;
        icmp_ln20_reg_2432_pp0_iter9_reg <= icmp_ln20_reg_2432_pp0_iter8_reg;
        icmp_ln22_reg_2446 <= icmp_ln22_fu_1117_p2;
        icmp_ln26_reg_2462 <= icmp_ln26_fu_1129_p2;
        indvar_flatten11_load_reg_2441 <= ap_sig_allocacmp_indvar_flatten11_load;
        indvar_flatten_load_reg_2436 <= ap_sig_allocacmp_indvar_flatten_load;
        mul_5_1_reg_3120_pp0_iter2_reg <= mul_5_1_reg_3120;
        mul_5_1_reg_3120_pp0_iter3_reg <= mul_5_1_reg_3120_pp0_iter2_reg;
        mul_5_1_reg_3120_pp0_iter4_reg <= mul_5_1_reg_3120_pp0_iter3_reg;
        mul_5_1_reg_3120_pp0_iter5_reg <= mul_5_1_reg_3120_pp0_iter4_reg;
        mul_5_1_reg_3120_pp0_iter6_reg <= mul_5_1_reg_3120_pp0_iter5_reg;
        mul_5_1_reg_3120_pp0_iter7_reg <= mul_5_1_reg_3120_pp0_iter6_reg;
        mul_5_2_reg_3125_pp0_iter2_reg <= mul_5_2_reg_3125;
        mul_5_2_reg_3125_pp0_iter3_reg <= mul_5_2_reg_3125_pp0_iter2_reg;
        mul_5_2_reg_3125_pp0_iter4_reg <= mul_5_2_reg_3125_pp0_iter3_reg;
        mul_5_2_reg_3125_pp0_iter5_reg <= mul_5_2_reg_3125_pp0_iter4_reg;
        mul_5_2_reg_3125_pp0_iter6_reg <= mul_5_2_reg_3125_pp0_iter5_reg;
        mul_5_2_reg_3125_pp0_iter7_reg <= mul_5_2_reg_3125_pp0_iter6_reg;
        xor_ln20_reg_2456 <= xor_ln20_fu_1123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_10_reg_2699 <= grp_fu_945_p2;
        mul_9_reg_2694 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_11_reg_2723 <= grp_fu_941_p2;
        mul_1_reg_2728 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_11_reg_2723_pp0_iter1_reg <= mul_11_reg_2723;
        mul_1_reg_2728_pp0_iter1_reg <= mul_1_reg_2728;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_1_reg_2743 <= grp_fu_941_p2;
        mul_1_2_reg_2748 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_1_3_reg_2769 <= grp_fu_941_p2;
        mul_1_4_reg_2774 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_5_reg_2799 <= grp_fu_941_p2;
        mul_1_6_reg_2804 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_5_reg_2799_pp0_iter1_reg <= mul_1_5_reg_2799;
        mul_1_5_reg_2799_pp0_iter2_reg <= mul_1_5_reg_2799_pp0_iter1_reg;
        mul_1_6_reg_2804_pp0_iter1_reg <= mul_1_6_reg_2804;
        mul_1_6_reg_2804_pp0_iter2_reg <= mul_1_6_reg_2804_pp0_iter1_reg;
        select_ln44_reg_3205 <= select_ln44_fu_2125_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_1_reg_2824 <= grp_fu_945_p2;
        mul_2_reg_2819 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_1_reg_2824_pp0_iter1_reg <= mul_2_1_reg_2824;
        mul_2_1_reg_2824_pp0_iter2_reg <= mul_2_1_reg_2824_pp0_iter1_reg;
        mul_2_reg_2819_pp0_iter1_reg <= mul_2_reg_2819;
        mul_2_reg_2819_pp0_iter2_reg <= mul_2_reg_2819_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_2_2_reg_2839 <= grp_fu_941_p2;
        mul_2_3_reg_2844 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_4_reg_2865 <= grp_fu_941_p2;
        mul_2_5_reg_2870 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_6_reg_2894 <= grp_fu_941_p2;
        mul_3_reg_2899 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_6_reg_2894_pp0_iter1_reg <= mul_2_6_reg_2894;
        mul_2_6_reg_2894_pp0_iter2_reg <= mul_2_6_reg_2894_pp0_iter1_reg;
        mul_2_6_reg_2894_pp0_iter3_reg <= mul_2_6_reg_2894_pp0_iter2_reg;
        mul_3_reg_2899_pp0_iter1_reg <= mul_3_reg_2899;
        mul_3_reg_2899_pp0_iter2_reg <= mul_3_reg_2899_pp0_iter1_reg;
        mul_3_reg_2899_pp0_iter3_reg <= mul_3_reg_2899_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_3_1_reg_2919 <= grp_fu_941_p2;
        mul_3_2_reg_2924 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_3_3_reg_2945 <= grp_fu_941_p2;
        mul_3_4_reg_2950 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_3_5_reg_2975 <= grp_fu_941_p2;
        mul_3_6_reg_2980 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_3_5_reg_2975_pp0_iter1_reg <= mul_3_5_reg_2975;
        mul_3_5_reg_2975_pp0_iter2_reg <= mul_3_5_reg_2975_pp0_iter1_reg;
        mul_3_5_reg_2975_pp0_iter3_reg <= mul_3_5_reg_2975_pp0_iter2_reg;
        mul_3_5_reg_2975_pp0_iter4_reg <= mul_3_5_reg_2975_pp0_iter3_reg;
        mul_3_6_reg_2980_pp0_iter1_reg <= mul_3_6_reg_2980;
        mul_3_6_reg_2980_pp0_iter2_reg <= mul_3_6_reg_2980_pp0_iter1_reg;
        mul_3_6_reg_2980_pp0_iter3_reg <= mul_3_6_reg_2980_pp0_iter2_reg;
        mul_3_6_reg_2980_pp0_iter4_reg <= mul_3_6_reg_2980_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_4_1_reg_3000 <= grp_fu_945_p2;
        mul_4_reg_2995 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_2_reg_3060 <= grp_fu_941_p2;
        mul_4_3_reg_3065 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_2_reg_3060_pp0_iter1_reg <= mul_4_2_reg_3060;
        mul_4_2_reg_3060_pp0_iter2_reg <= mul_4_2_reg_3060_pp0_iter1_reg;
        mul_4_2_reg_3060_pp0_iter3_reg <= mul_4_2_reg_3060_pp0_iter2_reg;
        mul_4_2_reg_3060_pp0_iter4_reg <= mul_4_2_reg_3060_pp0_iter3_reg;
        mul_4_2_reg_3060_pp0_iter5_reg <= mul_4_2_reg_3060_pp0_iter4_reg;
        mul_4_3_reg_3065_pp0_iter1_reg <= mul_4_3_reg_3065;
        mul_4_3_reg_3065_pp0_iter2_reg <= mul_4_3_reg_3065_pp0_iter1_reg;
        mul_4_3_reg_3065_pp0_iter3_reg <= mul_4_3_reg_3065_pp0_iter2_reg;
        mul_4_3_reg_3065_pp0_iter4_reg <= mul_4_3_reg_3065_pp0_iter3_reg;
        mul_4_3_reg_3065_pp0_iter5_reg <= mul_4_3_reg_3065_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_4_reg_3080 <= grp_fu_941_p2;
        mul_4_5_reg_3085 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_4_reg_3080_pp0_iter1_reg <= mul_4_4_reg_3080;
        mul_4_4_reg_3080_pp0_iter2_reg <= mul_4_4_reg_3080_pp0_iter1_reg;
        mul_4_4_reg_3080_pp0_iter3_reg <= mul_4_4_reg_3080_pp0_iter2_reg;
        mul_4_4_reg_3080_pp0_iter4_reg <= mul_4_4_reg_3080_pp0_iter3_reg;
        mul_4_4_reg_3080_pp0_iter5_reg <= mul_4_4_reg_3080_pp0_iter4_reg;
        mul_4_5_reg_3085_pp0_iter1_reg <= mul_4_5_reg_3085;
        mul_4_5_reg_3085_pp0_iter2_reg <= mul_4_5_reg_3085_pp0_iter1_reg;
        mul_4_5_reg_3085_pp0_iter3_reg <= mul_4_5_reg_3085_pp0_iter2_reg;
        mul_4_5_reg_3085_pp0_iter4_reg <= mul_4_5_reg_3085_pp0_iter3_reg;
        mul_4_5_reg_3085_pp0_iter5_reg <= mul_4_5_reg_3085_pp0_iter4_reg;
        mul_4_5_reg_3085_pp0_iter6_reg <= mul_4_5_reg_3085_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_4_6_reg_3100 <= grp_fu_941_p2;
        mul_5_reg_3105 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_4_6_reg_3100_pp0_iter1_reg <= mul_4_6_reg_3100;
        mul_4_6_reg_3100_pp0_iter2_reg <= mul_4_6_reg_3100_pp0_iter1_reg;
        mul_4_6_reg_3100_pp0_iter3_reg <= mul_4_6_reg_3100_pp0_iter2_reg;
        mul_4_6_reg_3100_pp0_iter4_reg <= mul_4_6_reg_3100_pp0_iter3_reg;
        mul_4_6_reg_3100_pp0_iter5_reg <= mul_4_6_reg_3100_pp0_iter4_reg;
        mul_4_6_reg_3100_pp0_iter6_reg <= mul_4_6_reg_3100_pp0_iter5_reg;
        mul_5_reg_3105_pp0_iter1_reg <= mul_5_reg_3105;
        mul_5_reg_3105_pp0_iter2_reg <= mul_5_reg_3105_pp0_iter1_reg;
        mul_5_reg_3105_pp0_iter3_reg <= mul_5_reg_3105_pp0_iter2_reg;
        mul_5_reg_3105_pp0_iter4_reg <= mul_5_reg_3105_pp0_iter3_reg;
        mul_5_reg_3105_pp0_iter5_reg <= mul_5_reg_3105_pp0_iter4_reg;
        mul_5_reg_3105_pp0_iter6_reg <= mul_5_reg_3105_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_5_1_reg_3120 <= grp_fu_941_p2;
        mul_5_2_reg_3125 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_5_3_reg_3140 <= grp_fu_941_p2;
        mul_5_4_reg_3145 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_5_5_reg_3155 <= grp_fu_941_p2;
        mul_5_6_reg_3160 <= grp_fu_945_p2;
        pixel_48_reg_3165 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_1_reg_3175 <= grp_fu_945_p2;
        mul_6_reg_3170 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_1_reg_3175_pp0_iter2_reg <= mul_6_1_reg_3175;
        mul_6_1_reg_3175_pp0_iter3_reg <= mul_6_1_reg_3175_pp0_iter2_reg;
        mul_6_1_reg_3175_pp0_iter4_reg <= mul_6_1_reg_3175_pp0_iter3_reg;
        mul_6_1_reg_3175_pp0_iter5_reg <= mul_6_1_reg_3175_pp0_iter4_reg;
        mul_6_1_reg_3175_pp0_iter6_reg <= mul_6_1_reg_3175_pp0_iter5_reg;
        mul_6_1_reg_3175_pp0_iter7_reg <= mul_6_1_reg_3175_pp0_iter6_reg;
        mul_6_1_reg_3175_pp0_iter8_reg <= mul_6_1_reg_3175_pp0_iter7_reg;
        mul_6_reg_3170_pp0_iter2_reg <= mul_6_reg_3170;
        mul_6_reg_3170_pp0_iter3_reg <= mul_6_reg_3170_pp0_iter2_reg;
        mul_6_reg_3170_pp0_iter4_reg <= mul_6_reg_3170_pp0_iter3_reg;
        mul_6_reg_3170_pp0_iter5_reg <= mul_6_reg_3170_pp0_iter4_reg;
        mul_6_reg_3170_pp0_iter6_reg <= mul_6_reg_3170_pp0_iter5_reg;
        mul_6_reg_3170_pp0_iter7_reg <= mul_6_reg_3170_pp0_iter6_reg;
        mul_6_reg_3170_pp0_iter8_reg <= mul_6_reg_3170_pp0_iter7_reg;
        zext_ln39_6_reg_2537[4 : 0] <= zext_ln39_6_fu_1365_p1[4 : 0];
        zext_ln39_8_reg_2552[4 : 0] <= zext_ln39_8_fu_1384_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_6_2_reg_3180 <= grp_fu_941_p2;
        mul_6_3_reg_3185 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_6_4_reg_3190 <= grp_fu_941_p2;
        mul_6_5_reg_3195 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_6_6_reg_3200 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_6_6_reg_3200_pp0_iter2_reg <= mul_6_6_reg_3200;
        mul_6_6_reg_3200_pp0_iter3_reg <= mul_6_6_reg_3200_pp0_iter2_reg;
        mul_6_6_reg_3200_pp0_iter4_reg <= mul_6_6_reg_3200_pp0_iter3_reg;
        mul_6_6_reg_3200_pp0_iter5_reg <= mul_6_6_reg_3200_pp0_iter4_reg;
        mul_6_6_reg_3200_pp0_iter6_reg <= mul_6_6_reg_3200_pp0_iter5_reg;
        mul_6_6_reg_3200_pp0_iter7_reg <= mul_6_6_reg_3200_pp0_iter6_reg;
        mul_6_6_reg_3200_pp0_iter8_reg <= mul_6_6_reg_3200_pp0_iter7_reg;
        mul_6_6_reg_3200_pp0_iter9_reg <= mul_6_6_reg_3200_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_7_reg_2668 <= grp_fu_941_p2;
        mul_8_reg_2673 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_reg_2648 <= grp_fu_941_p2;
        mul_s_reg_2653 <= grp_fu_945_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1002 <= grp_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1007 <= grp_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1013 <= grp_fu_932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1019 <= grp_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        reg_1025 <= grp_fu_932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1031 <= grp_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1037 <= grp_fu_932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        reg_1043 <= grp_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1049 <= grp_fu_932_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1055 <= grp_fu_937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_954 <= pad_img_q0;
        reg_959 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_964 <= pad_img_q0;
        reg_969 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_974 <= pad_img_q0;
        reg_979 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_996 <= grp_fu_932_p2;
    end
end

always @ (*) begin
    if (((icmp_ln20_reg_2432 == 1'd1) & (1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (icmp_ln20_reg_2432_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_condition_exit_pp0_iter9_stage14 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter9_stage14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to10 = 1'b1;
    end else begin
        ap_idle_pp0_1to10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten11_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten11_load = indvar_flatten11_fu_212;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten31_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten31_load = indvar_flatten31_fu_220;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 4'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_to_pool_streams_0_blk_n = conv_to_pool_streams_0_full_n;
    end else begin
        conv_to_pool_streams_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_to_pool_streams_0_write = 1'b1;
    end else begin
        conv_to_pool_streams_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_932_ce = 1'b1;
    end else begin
        grp_fu_932_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_932_p0 = reg_1049;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_932_p0 = reg_1043;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_932_p0 = reg_1037;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_932_p0 = reg_1031;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_932_p0 = reg_1025;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_932_p0 = reg_1019;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_932_p0 = reg_1013;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_932_p0 = reg_1007;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_932_p0 = reg_996;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_932_p0 = mul_reg_2648;
    end else begin
        grp_fu_932_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_932_p1 = mul_6_2_reg_3180_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_932_p1 = mul_6_1_reg_3175_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_932_p1 = mul_6_reg_3170_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_932_p1 = mul_5_6_reg_3160_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_932_p1 = mul_5_5_reg_3155_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_932_p1 = mul_4_6_reg_3100_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_932_p1 = mul_4_5_reg_3085_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_932_p1 = mul_4_4_reg_3080_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_932_p1 = mul_4_3_reg_3065_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_932_p1 = mul_4_2_reg_3060_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_932_p1 = mul_3_3_reg_2945_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_932_p1 = mul_3_2_reg_2924_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_932_p1 = mul_3_1_reg_2919_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_932_p1 = mul_3_reg_2899_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_932_p1 = mul_2_6_reg_2894_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_932_p1 = mul_2_reg_2819_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_932_p1 = mul_1_6_reg_2804_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_932_p1 = mul_1_5_reg_2799_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_932_p1 = mul_1_4_reg_2774_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_932_p1 = mul_1_3_reg_2769_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_932_p1 = mul_9_reg_2694;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_932_p1 = mul_8_reg_2673;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_932_p1 = mul_7_reg_2668;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_932_p1 = mul_s_reg_2653;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_932_p1 = 32'd0;
    end else begin
        grp_fu_932_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_937_ce = 1'b1;
    end else begin
        grp_fu_937_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_937_p0 = reg_1055;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_937_p0 = reg_1049;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_937_p0 = reg_1043;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_937_p0 = reg_1037;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_937_p0 = reg_1031;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_937_p0 = reg_1025;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_937_p0 = reg_1019;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_937_p0 = reg_1007;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_937_p0 = reg_1013;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_937_p0 = reg_1002;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_937_p0 = reg_996;
    end else begin
        grp_fu_937_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_937_p1 = conv_biases_load;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_937_p1 = mul_6_6_reg_3200_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_937_p1 = mul_6_5_reg_3195_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_937_p1 = mul_6_4_reg_3190_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_937_p1 = mul_6_3_reg_3185_pp0_iter9_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_937_p1 = mul_5_4_reg_3145_pp0_iter8_reg;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_937_p1 = mul_5_3_reg_3140_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_937_p1 = mul_5_2_reg_3125_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_937_p1 = mul_5_1_reg_3120_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_937_p1 = mul_5_reg_3105_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_937_p1 = mul_4_1_reg_3000_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_937_p1 = mul_4_reg_2995_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_937_p1 = mul_3_6_reg_2980_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_937_p1 = mul_3_5_reg_2975_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_937_p1 = mul_3_4_reg_2950_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_937_p1 = mul_2_5_reg_2870_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_937_p1 = mul_2_4_reg_2865_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_937_p1 = mul_2_3_reg_2844_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_937_p1 = mul_2_2_reg_2839_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_937_p1 = mul_2_1_reg_2824_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_937_p1 = mul_1_2_reg_2748_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_937_p1 = mul_1_1_reg_2743_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_937_p1 = mul_1_reg_2728_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_937_p1 = mul_11_reg_2723_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_937_p1 = mul_10_reg_2699;
    end else begin
        grp_fu_937_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_941_ce = 1'b1;
    end else begin
        grp_fu_941_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_941_p0 = w_48;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_941_p0 = w_46;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_941_p0 = w_44;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_941_p0 = w_42;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_941_p0 = w_40;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_941_p0 = w_38;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_941_p0 = w_36;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_941_p0 = w_34;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_941_p0 = w_32;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_941_p0 = w_30;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_941_p0 = w_28;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_941_p0 = w_26;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_941_p0 = w_24;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_941_p0 = w_22;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_941_p0 = w_20;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_941_p0 = w_18;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_941_p0 = w_16;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_941_p0 = w_14;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_941_p0 = w_12;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_941_p0 = w_10;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_941_p0 = w_8;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_941_p0 = w_6;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_941_p0 = w_4;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_941_p0 = w_2;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_941_p0 = w;
    end else begin
        grp_fu_941_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_941_p1 = pixel_48_reg_3165;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_941_p1 = reg_984;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_941_p1 = reg_974;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_941_p1 = reg_964;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_941_p1 = reg_954;
    end else begin
        grp_fu_941_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) 
    | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_945_ce = 1'b1;
    end else begin
        grp_fu_945_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_945_p0 = w_47;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_945_p0 = w_45;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_945_p0 = w_43;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_945_p0 = w_41;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_945_p0 = w_39;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_945_p0 = w_37;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_945_p0 = w_35;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_945_p0 = w_33;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_945_p0 = w_31;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_945_p0 = w_29;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_945_p0 = w_27;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_945_p0 = w_25;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_945_p0 = w_23;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_945_p0 = w_21;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_945_p0 = w_19;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_945_p0 = w_17;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_945_p0 = w_15;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_945_p0 = w_13;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_945_p0 = w_11;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_945_p0 = w_9;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_945_p0 = w_7;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_945_p0 = w_5;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_945_p0 = w_3;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_945_p0 = w_1;
    end else begin
        grp_fu_945_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_945_p1 = reg_990;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_945_p1 = reg_979;
    end else if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_945_p1 = reg_969;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_945_p1 = reg_959;
    end else begin
        grp_fu_945_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_949_ce = 1'b1;
    end else begin
        grp_fu_949_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pad_img_address0 = zext_ln39_67_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address0 = zext_ln39_66_fu_2075_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address0 = zext_ln39_63_fu_2019_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address0 = zext_ln39_61_fu_2011_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address0 = zext_ln39_58_fu_2003_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address0 = zext_ln39_56_fu_1915_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address0 = zext_ln39_54_fu_1897_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address0 = zext_ln39_51_fu_1854_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address0 = zext_ln39_49_fu_1830_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address0 = zext_ln39_47_fu_1809_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address0 = zext_ln39_45_fu_1790_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address0 = zext_ln39_41_fu_1738_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address0 = zext_ln39_39_fu_1720_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address0 = zext_ln39_37_fu_1702_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address0 = zext_ln39_33_fu_1655_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address0 = zext_ln39_31_fu_1632_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address0 = zext_ln39_29_fu_1614_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address0 = zext_ln39_27_fu_1595_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address0 = zext_ln39_23_fu_1543_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address0 = zext_ln39_21_fu_1525_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address0 = zext_ln39_19_fu_1507_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address0 = zext_ln39_15_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address0 = zext_ln39_11_fu_1416_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address0 = zext_ln39_7_fu_1374_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address0 = zext_ln39_3_fu_1335_p1;
    end else begin
        pad_img_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address1 = zext_ln39_65_fu_2071_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pad_img_address1 = zext_ln39_64_fu_2023_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pad_img_address1 = zext_ln39_62_fu_2015_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pad_img_address1 = zext_ln39_59_fu_2007_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pad_img_address1 = zext_ln39_57_fu_1924_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pad_img_address1 = zext_ln39_55_fu_1906_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pad_img_address1 = zext_ln39_53_fu_1888_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pad_img_address1 = zext_ln39_50_fu_1839_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pad_img_address1 = zext_ln39_48_fu_1818_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pad_img_address1 = zext_ln39_46_fu_1800_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pad_img_address1 = zext_ln39_42_fu_1747_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pad_img_address1 = zext_ln39_40_fu_1729_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pad_img_address1 = zext_ln39_38_fu_1711_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pad_img_address1 = zext_ln39_36_fu_1693_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pad_img_address1 = zext_ln39_32_fu_1641_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pad_img_address1 = zext_ln39_30_fu_1623_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pad_img_address1 = zext_ln39_28_fu_1605_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pad_img_address1 = zext_ln39_24_fu_1552_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pad_img_address1 = zext_ln39_22_fu_1534_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pad_img_address1 = zext_ln39_20_fu_1516_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pad_img_address1 = zext_ln39_18_fu_1498_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pad_img_address1 = zext_ln39_13_fu_1436_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pad_img_address1 = zext_ln39_9_fu_1393_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        pad_img_address1 = zext_ln39_5_fu_1355_p1;
    end else begin
        pad_img_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce0 = 1'b1;
    end else begin
        pad_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) 
    & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        pad_img_ce1 = 1'b1;
    end else begin
        pad_img_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to10 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if (((ap_idle_pp0_0to8 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter9_stage14))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln20_1_fu_1105_p2 = (ap_sig_allocacmp_indvar_flatten31_load + 10'd1);

assign add_ln20_fu_1152_p2 = (r_fu_216 + 5'd2);

assign add_ln22_1_fu_2044_p2 = (indvar_flatten11_load_reg_2441 + 7'd1);

assign add_ln22_fu_1182_p2 = (select_ln20_fu_1158_p3 + 5'd2);

assign add_ln26_1_fu_2032_p2 = (indvar_flatten_load_reg_2436 + 4'd1);

assign add_ln26_fu_1230_p2 = (select_ln22_fu_1193_p3 + 2'd1);

assign add_ln28_fu_2027_p2 = (select_ln26_reg_2473 + 2'd1);

assign add_ln39_10_fu_1388_p2 = (add_ln39_6_reg_2498 + zext_ln39_8_fu_1384_p1);

assign add_ln39_11_fu_1411_p2 = (add_ln39_6_reg_2498 + zext_ln39_10_fu_1407_p1);

assign add_ln39_12_fu_1431_p2 = (add_ln39_6_reg_2498 + zext_ln39_12_fu_1427_p1);

assign add_ln39_13_fu_1455_p2 = (add_ln39_6_reg_2498 + zext_ln39_14_fu_1451_p1);

assign add_ln39_14_fu_1487_p2 = (zext_ln39_16_fu_1472_p1 + zext_ln39_17_fu_1483_p1);

assign add_ln39_15_fu_1493_p2 = (add_ln39_14_fu_1487_p2 + zext_ln39_2_reg_2507);

assign add_ln39_16_fu_1503_p2 = (add_ln39_14_reg_2623 + zext_ln39_4_reg_2522);

assign add_ln39_17_fu_1512_p2 = (add_ln39_14_reg_2623 + zext_ln39_6_reg_2537);

assign add_ln39_18_fu_1521_p2 = (add_ln39_14_reg_2623 + zext_ln39_8_reg_2552);

assign add_ln39_19_fu_1530_p2 = (add_ln39_14_reg_2623 + zext_ln39_10_reg_2572);

assign add_ln39_1_fu_1360_p2 = (empty_41_reg_2489 + 5'd2);

assign add_ln39_20_fu_1539_p2 = (add_ln39_14_reg_2623 + zext_ln39_12_reg_2587);

assign add_ln39_21_fu_1548_p2 = (add_ln39_14_reg_2623 + zext_ln39_14_reg_2608);

assign add_ln39_22_fu_1584_p2 = (zext_ln39_25_fu_1569_p1 + zext_ln39_26_fu_1580_p1);

assign add_ln39_23_fu_1590_p2 = (add_ln39_22_fu_1584_p2 + zext_ln39_2_reg_2507);

assign add_ln39_24_fu_1600_p2 = (add_ln39_22_fu_1584_p2 + zext_ln39_4_reg_2522);

assign add_ln39_25_fu_1610_p2 = (add_ln39_22_reg_2704 + zext_ln39_6_reg_2537);

assign add_ln39_26_fu_1619_p2 = (add_ln39_22_reg_2704 + zext_ln39_8_reg_2552);

assign add_ln39_27_fu_1628_p2 = (add_ln39_22_reg_2704 + zext_ln39_10_reg_2572);

assign add_ln39_28_fu_1637_p2 = (add_ln39_22_reg_2704 + zext_ln39_12_reg_2587);

assign add_ln39_29_fu_1651_p2 = (add_ln39_22_reg_2704 + zext_ln39_14_reg_2608);

assign add_ln39_2_fu_1379_p2 = (empty_41_reg_2489 + 5'd3);

assign add_ln39_30_fu_1682_p2 = (zext_ln39_34_fu_1667_p1 + zext_ln39_35_fu_1678_p1);

assign add_ln39_31_fu_1688_p2 = (add_ln39_30_fu_1682_p2 + zext_ln39_2_reg_2507);

assign add_ln39_32_fu_1698_p2 = (add_ln39_30_reg_2784 + zext_ln39_4_reg_2522);

assign add_ln39_33_fu_1707_p2 = (add_ln39_30_reg_2784 + zext_ln39_6_reg_2537);

assign add_ln39_34_fu_1716_p2 = (add_ln39_30_reg_2784 + zext_ln39_8_reg_2552);

assign add_ln39_35_fu_1725_p2 = (add_ln39_30_reg_2784 + zext_ln39_10_reg_2572);

assign add_ln39_36_fu_1734_p2 = (add_ln39_30_reg_2784 + zext_ln39_12_reg_2587);

assign add_ln39_37_fu_1743_p2 = (add_ln39_30_reg_2784 + zext_ln39_14_reg_2608);

assign add_ln39_38_fu_1779_p2 = (zext_ln39_43_fu_1764_p1 + zext_ln39_44_fu_1775_p1);

assign add_ln39_39_fu_1785_p2 = (add_ln39_38_fu_1779_p2 + zext_ln39_2_reg_2507);

assign add_ln39_3_fu_1401_p2 = (p_cast_fu_1398_p1 + 6'd4);

assign add_ln39_40_fu_1795_p2 = (add_ln39_38_fu_1779_p2 + zext_ln39_4_reg_2522);

assign add_ln39_41_fu_1805_p2 = (add_ln39_38_reg_2875 + zext_ln39_6_reg_2537);

assign add_ln39_42_fu_1814_p2 = (add_ln39_38_reg_2875 + zext_ln39_8_reg_2552);

assign add_ln39_43_fu_1826_p2 = (add_ln39_38_reg_2875 + zext_ln39_10_reg_2572);

assign add_ln39_44_fu_1835_p2 = (add_ln39_38_reg_2875 + zext_ln39_12_reg_2587);

assign add_ln39_45_fu_1850_p2 = (add_ln39_38_reg_2875 + zext_ln39_14_reg_2608);

assign add_ln39_46_fu_1877_p2 = (tmp_31_fu_1859_p3 + zext_ln39_52_fu_1873_p1);

assign add_ln39_47_fu_1883_p2 = (add_ln39_46_fu_1877_p2 + zext_ln39_2_reg_2507);

assign add_ln39_48_fu_1893_p2 = (add_ln39_46_reg_2960 + zext_ln39_4_reg_2522);

assign add_ln39_49_fu_1902_p2 = (add_ln39_46_reg_2960 + zext_ln39_6_reg_2537);

assign add_ln39_4_fu_1421_p2 = (p_cast_fu_1398_p1 + 6'd5);

assign add_ln39_50_fu_1911_p2 = (add_ln39_46_reg_2960 + zext_ln39_8_reg_2552);

assign add_ln39_51_fu_1920_p2 = (add_ln39_46_reg_2960 + zext_ln39_10_reg_2572);

assign add_ln39_52_fu_1929_p2 = (add_ln39_46_reg_2960 + zext_ln39_12_reg_2587);

assign add_ln39_53_fu_1933_p2 = (add_ln39_46_reg_2960 + zext_ln39_14_reg_2608);

assign add_ln39_54_fu_1962_p2 = (tmp_33_fu_1942_p3 + zext_ln39_60_fu_1958_p1);

assign add_ln39_55_fu_1968_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_2_reg_2507);

assign add_ln39_56_fu_1973_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_4_reg_2522);

assign add_ln39_57_fu_1978_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_6_reg_2537);

assign add_ln39_58_fu_1983_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_8_reg_2552);

assign add_ln39_59_fu_1988_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_10_reg_2572);

assign add_ln39_5_fu_1446_p2 = (p_cast_reg_2567 + 6'd6);

assign add_ln39_60_fu_1993_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_12_reg_2587);

assign add_ln39_61_fu_1998_p2 = (add_ln39_54_fu_1962_p2 + zext_ln39_14_reg_2608);

assign add_ln39_6_fu_1320_p2 = (zext_ln39_fu_1305_p1 + zext_ln39_1_fu_1316_p1);

assign add_ln39_7_fu_1329_p2 = (add_ln39_6_fu_1320_p2 + zext_ln39_2_fu_1326_p1);

assign add_ln39_8_fu_1349_p2 = (add_ln39_6_fu_1320_p2 + zext_ln39_4_fu_1345_p1);

assign add_ln39_9_fu_1369_p2 = (add_ln39_6_reg_2498 + zext_ln39_6_fu_1365_p1);

assign add_ln39_fu_1340_p2 = (empty_41_reg_2489 + 5'd1);

assign and_ln20_1_fu_1171_p2 = (xor_ln20_reg_2456 & icmp_ln26_reg_2462);

assign and_ln20_fu_1211_p2 = (xor_ln20_reg_2456 & or_ln22_1_fu_1206_p2);

assign and_ln22_fu_1216_p2 = (icmp_ln28_fu_1165_p2 & and_ln20_fu_1211_p2);

assign and_ln7_fu_2119_p2 = (or_ln7_fu_2113_p2 & grp_fu_949_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state265_pp0_stage14_iter10));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state265_pp0_stage14_iter10));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state265_pp0_stage14_iter10));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state265_pp0_stage14_iter10 = (conv_to_pool_streams_0_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bitcast_ln7_fu_2083_p1 = reg_1055;

assign conv_to_pool_streams_0_din = select_ln44_reg_3205;

assign empty_41_fu_1277_p2 = (select_ln22_1_fu_1222_p3 + zext_ln28_1_fu_1273_p1);

assign empty_42_fu_1441_p2 = (empty_reg_2478 + 5'd1);

assign empty_43_fu_1557_p2 = (empty_reg_2478 + 5'd2);

assign empty_44_fu_1646_p2 = (empty_reg_2478 + 5'd3);

assign empty_45_fu_1752_p2 = (empty_reg_2478 + 5'd4);

assign empty_46_fu_1844_p2 = (zext_ln28_fu_1823_p1 + 6'd5);

assign empty_47_fu_1937_p2 = (zext_ln28_reg_2914 + 6'd6);

assign empty_fu_1267_p2 = (select_ln20_1_fu_1175_p3 + zext_ln26_fu_1263_p1);

assign icmp_ln20_fu_1099_p2 = ((ap_sig_allocacmp_indvar_flatten31_load == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln22_fu_1117_p2 = ((ap_sig_allocacmp_indvar_flatten11_load == 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_1129_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1165_p2 = ((pc_fu_196 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_2107_p2 = ((trunc_ln7_fu_2097_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_2101_p2 = ((tmp_fu_2087_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln22_1_fu_1206_p2 = (xor_ln22_fu_1201_p2 | icmp_ln22_reg_2446);

assign or_ln22_fu_1188_p2 = (icmp_ln22_reg_2446 | and_ln20_1_fu_1171_p2);

assign or_ln26_1_fu_1242_p2 = (or_ln26_fu_1236_p2 | icmp_ln22_reg_2446);

assign or_ln26_fu_1236_p2 = (and_ln22_fu_1216_p2 | and_ln20_1_fu_1171_p2);

assign or_ln7_fu_2113_p2 = (icmp_ln7_fu_2101_p2 | icmp_ln7_1_fu_2107_p2);

assign p_cast_fu_1398_p1 = empty_41_reg_2489;

assign select_ln20_1_fu_1175_p3 = ((icmp_ln22_reg_2446[0:0] == 1'b1) ? add_ln20_fu_1152_p2 : r_fu_216);

assign select_ln20_fu_1158_p3 = ((icmp_ln22_reg_2446[0:0] == 1'b1) ? 5'd0 : c_fu_208);

assign select_ln22_1_fu_1222_p3 = ((and_ln20_1_fu_1171_p2[0:0] == 1'b1) ? add_ln22_fu_1182_p2 : select_ln20_fu_1158_p3);

assign select_ln22_2_fu_2049_p3 = ((icmp_ln22_reg_2446[0:0] == 1'b1) ? 7'd1 : add_ln22_1_fu_2044_p2);

assign select_ln22_fu_1193_p3 = ((or_ln22_fu_1188_p2[0:0] == 1'b1) ? 2'd0 : pr_fu_200);

assign select_ln26_1_fu_1255_p3 = ((and_ln22_fu_1216_p2[0:0] == 1'b1) ? add_ln26_fu_1230_p2 : select_ln22_fu_1193_p3);

assign select_ln26_2_fu_2037_p3 = ((or_ln22_reg_2468[0:0] == 1'b1) ? 4'd1 : add_ln26_1_fu_2032_p2);

assign select_ln26_fu_1247_p3 = ((or_ln26_1_fu_1242_p2[0:0] == 1'b1) ? 2'd0 : pc_fu_196);

assign select_ln44_fu_2125_p3 = ((and_ln7_fu_2119_p2[0:0] == 1'b1) ? bitcast_ln7_fu_2083_p1 : 32'd0);

assign tmp_21_fu_1298_p3 = {{empty_reg_2478}, {5'd0}};

assign tmp_22_fu_1309_p3 = {{empty_reg_2478}, {1'd0}};

assign tmp_23_fu_1465_p3 = {{empty_42_reg_2602}, {5'd0}};

assign tmp_24_fu_1476_p3 = {{empty_42_reg_2602}, {1'd0}};

assign tmp_25_fu_1562_p3 = {{empty_43_reg_2688}, {5'd0}};

assign tmp_26_fu_1573_p3 = {{empty_43_reg_2688}, {1'd0}};

assign tmp_27_fu_1660_p3 = {{empty_44_reg_2763}, {5'd0}};

assign tmp_28_fu_1671_p3 = {{empty_44_reg_2763}, {1'd0}};

assign tmp_29_fu_1757_p3 = {{empty_45_reg_2859}, {5'd0}};

assign tmp_30_fu_1768_p3 = {{empty_45_reg_2859}, {1'd0}};

assign tmp_31_fu_1859_p3 = {{empty_46_reg_2939}, {5'd0}};

assign tmp_32_fu_1866_p3 = {{empty_46_reg_2939}, {1'd0}};

assign tmp_33_fu_1942_p3 = {{empty_47_fu_1937_p2}, {5'd0}};

assign tmp_34_fu_1950_p3 = {{empty_47_fu_1937_p2}, {1'd0}};

assign tmp_fu_2087_p4 = {{bitcast_ln7_fu_2083_p1[30:23]}};

assign trunc_ln7_fu_2097_p1 = bitcast_ln7_fu_2083_p1[22:0];

assign xor_ln20_fu_1123_p2 = (icmp_ln22_fu_1117_p2 ^ 1'd1);

assign xor_ln22_fu_1201_p2 = (icmp_ln26_reg_2462 ^ 1'd1);

assign zext_ln26_fu_1263_p1 = select_ln26_1_fu_1255_p3;

assign zext_ln28_1_fu_1273_p1 = select_ln26_fu_1247_p3;

assign zext_ln28_fu_1823_p1 = empty_reg_2478;

assign zext_ln39_10_fu_1407_p1 = add_ln39_3_fu_1401_p2;

assign zext_ln39_11_fu_1416_p1 = add_ln39_11_fu_1411_p2;

assign zext_ln39_12_fu_1427_p1 = add_ln39_4_fu_1421_p2;

assign zext_ln39_13_fu_1436_p1 = add_ln39_12_fu_1431_p2;

assign zext_ln39_14_fu_1451_p1 = add_ln39_5_fu_1446_p2;

assign zext_ln39_15_fu_1460_p1 = add_ln39_13_fu_1455_p2;

assign zext_ln39_16_fu_1472_p1 = tmp_23_fu_1465_p3;

assign zext_ln39_17_fu_1483_p1 = tmp_24_fu_1476_p3;

assign zext_ln39_18_fu_1498_p1 = add_ln39_15_fu_1493_p2;

assign zext_ln39_19_fu_1507_p1 = add_ln39_16_fu_1503_p2;

assign zext_ln39_1_fu_1316_p1 = tmp_22_fu_1309_p3;

assign zext_ln39_20_fu_1516_p1 = add_ln39_17_fu_1512_p2;

assign zext_ln39_21_fu_1525_p1 = add_ln39_18_fu_1521_p2;

assign zext_ln39_22_fu_1534_p1 = add_ln39_19_fu_1530_p2;

assign zext_ln39_23_fu_1543_p1 = add_ln39_20_fu_1539_p2;

assign zext_ln39_24_fu_1552_p1 = add_ln39_21_fu_1548_p2;

assign zext_ln39_25_fu_1569_p1 = tmp_25_fu_1562_p3;

assign zext_ln39_26_fu_1580_p1 = tmp_26_fu_1573_p3;

assign zext_ln39_27_fu_1595_p1 = add_ln39_23_fu_1590_p2;

assign zext_ln39_28_fu_1605_p1 = add_ln39_24_fu_1600_p2;

assign zext_ln39_29_fu_1614_p1 = add_ln39_25_fu_1610_p2;

assign zext_ln39_2_fu_1326_p1 = empty_41_reg_2489;

assign zext_ln39_30_fu_1623_p1 = add_ln39_26_fu_1619_p2;

assign zext_ln39_31_fu_1632_p1 = add_ln39_27_fu_1628_p2;

assign zext_ln39_32_fu_1641_p1 = add_ln39_28_fu_1637_p2;

assign zext_ln39_33_fu_1655_p1 = add_ln39_29_fu_1651_p2;

assign zext_ln39_34_fu_1667_p1 = tmp_27_fu_1660_p3;

assign zext_ln39_35_fu_1678_p1 = tmp_28_fu_1671_p3;

assign zext_ln39_36_fu_1693_p1 = add_ln39_31_fu_1688_p2;

assign zext_ln39_37_fu_1702_p1 = add_ln39_32_fu_1698_p2;

assign zext_ln39_38_fu_1711_p1 = add_ln39_33_fu_1707_p2;

assign zext_ln39_39_fu_1720_p1 = add_ln39_34_fu_1716_p2;

assign zext_ln39_3_fu_1335_p1 = add_ln39_7_fu_1329_p2;

assign zext_ln39_40_fu_1729_p1 = add_ln39_35_fu_1725_p2;

assign zext_ln39_41_fu_1738_p1 = add_ln39_36_fu_1734_p2;

assign zext_ln39_42_fu_1747_p1 = add_ln39_37_fu_1743_p2;

assign zext_ln39_43_fu_1764_p1 = tmp_29_fu_1757_p3;

assign zext_ln39_44_fu_1775_p1 = tmp_30_fu_1768_p3;

assign zext_ln39_45_fu_1790_p1 = add_ln39_39_fu_1785_p2;

assign zext_ln39_46_fu_1800_p1 = add_ln39_40_fu_1795_p2;

assign zext_ln39_47_fu_1809_p1 = add_ln39_41_fu_1805_p2;

assign zext_ln39_48_fu_1818_p1 = add_ln39_42_fu_1814_p2;

assign zext_ln39_49_fu_1830_p1 = add_ln39_43_fu_1826_p2;

assign zext_ln39_4_fu_1345_p1 = add_ln39_fu_1340_p2;

assign zext_ln39_50_fu_1839_p1 = add_ln39_44_fu_1835_p2;

assign zext_ln39_51_fu_1854_p1 = add_ln39_45_fu_1850_p2;

assign zext_ln39_52_fu_1873_p1 = tmp_32_fu_1866_p3;

assign zext_ln39_53_fu_1888_p1 = add_ln39_47_fu_1883_p2;

assign zext_ln39_54_fu_1897_p1 = add_ln39_48_fu_1893_p2;

assign zext_ln39_55_fu_1906_p1 = add_ln39_49_fu_1902_p2;

assign zext_ln39_56_fu_1915_p1 = add_ln39_50_fu_1911_p2;

assign zext_ln39_57_fu_1924_p1 = add_ln39_51_fu_1920_p2;

assign zext_ln39_58_fu_2003_p1 = add_ln39_52_reg_3015;

assign zext_ln39_59_fu_2007_p1 = add_ln39_53_reg_3020;

assign zext_ln39_5_fu_1355_p1 = add_ln39_8_fu_1349_p2;

assign zext_ln39_60_fu_1958_p1 = tmp_34_fu_1950_p3;

assign zext_ln39_61_fu_2011_p1 = add_ln39_55_reg_3025;

assign zext_ln39_62_fu_2015_p1 = add_ln39_56_reg_3030;

assign zext_ln39_63_fu_2019_p1 = add_ln39_57_reg_3035;

assign zext_ln39_64_fu_2023_p1 = add_ln39_58_reg_3040;

assign zext_ln39_65_fu_2071_p1 = add_ln39_59_reg_3045;

assign zext_ln39_66_fu_2075_p1 = add_ln39_60_reg_3050;

assign zext_ln39_67_fu_2079_p1 = add_ln39_61_reg_3055;

assign zext_ln39_6_fu_1365_p1 = add_ln39_1_fu_1360_p2;

assign zext_ln39_7_fu_1374_p1 = add_ln39_9_fu_1369_p2;

assign zext_ln39_8_fu_1384_p1 = add_ln39_2_fu_1379_p2;

assign zext_ln39_9_fu_1393_p1 = add_ln39_10_fu_1388_p2;

assign zext_ln39_fu_1305_p1 = tmp_21_fu_1298_p3;

always @ (posedge ap_clk) begin
    add_ln39_6_reg_2498[0] <= 1'b0;
    zext_ln39_2_reg_2507[10:5] <= 6'b000000;
    zext_ln39_4_reg_2522[10:5] <= 6'b000000;
    zext_ln39_6_reg_2537[10:5] <= 6'b000000;
    zext_ln39_8_reg_2552[10:5] <= 6'b000000;
    p_cast_reg_2567[5] <= 1'b0;
    zext_ln39_10_reg_2572[10:6] <= 5'b00000;
    zext_ln39_12_reg_2587[10:6] <= 5'b00000;
    zext_ln39_14_reg_2608[10:6] <= 5'b00000;
    add_ln39_14_reg_2623[0] <= 1'b0;
    add_ln39_22_reg_2704[0] <= 1'b0;
    add_ln39_30_reg_2784[0] <= 1'b0;
    add_ln39_38_reg_2875[0] <= 1'b0;
    zext_ln28_reg_2914[5] <= 1'b0;
    add_ln39_46_reg_2960[0] <= 1'b0;
end

endmodule //cnn_convolution_Pipeline_conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols
