Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Single_cycle_core_TB_VHDL_behav xil_defaultlib.Single_cycle_core_TB_VHDL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-9564] expression has 16 elements; expected 32 [/media/sk/Common/comp3211/proj/proj.srcs/sources_1/imports/sources_1/instruction_memory.vhd:84]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit single_cycle_core_tb_vhdl in library work failed.
