{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_check.v@71:81@HdlIdDef", "reg shift_in;\nreg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_check.v@69:79", "reg reset_crc;\nreg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@76:86", "reg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@72:82", "reg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@73:83", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@74:84", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n\nreg input_axis_tvalid_d0 = 0;\nreg input_axis_tvalid_d1 = 0;\nreg input_axis_tvalid_d2 = 0;\nreg input_axis_tvalid_d3 = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@69:79", "reg reset_crc;\nreg update_crc;\nreg shift_in;\nreg shift_reset;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] input_axis_tdata_d0 = 0;\nreg [7:0] input_axis_tdata_d1 = 0;\nreg [7:0] input_axis_tdata_d2 = 0;\nreg [7:0] input_axis_tdata_d3 = 0;\n"]], "Diff Content": {"Delete": [[76, "reg [7:0] input_axis_tdata_d0 = 0;\n"]], "Add": []}}