axis_register_32.v,verilog,xil_defaultlib,../../../../tata_int8os_proc.gen/sources_1/ip/axis_register_32/sim/axis_register_32.v,incdir="$ref_dir/../../../ipstatic/hdl"incdir="../../../ipstatic/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
