{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 04 18:40:38 2014 " "Info: Processing started: Thu Dec 04 18:40:38 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Subway_Signal_Control_Logic_II -c Subway_Signal_Control_Logic_II " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Subway_Signal_Control_Logic_II -c Subway_Signal_Control_Logic_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Subway_Signal_Control_Logic_II.vhd(1) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(1) near text \"module\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ Subway_Signal_Control_Logic_II.vhd(13) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(13) near text ~" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ Subway_Signal_Control_Logic_II.vhd(14) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(14) near text ~" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ Subway_Signal_Control_Logic_II.vhd(16) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(16) near text ~" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "@ Subway_Signal_Control_Logic_II.vhd(17) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(17) near text @" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ Subway_Signal_Control_Logic_II.vhd(20) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(20) near text ~" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ Subway_Signal_Control_Logic_II.vhd(21) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(21) near text ~" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "~ Subway_Signal_Control_Logic_II.vhd(22) " "Error (10500): VHDL syntax error at Subway_Signal_Control_Logic_II.vhd(22) near text ~" {  } { { "Subway_Signal_Control_Logic_II.vhd" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subway_signal_control_logic_ii.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file subway_signal_control_logic_ii.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \"endmodule\" Subway_Signal_Control_Logic_II.v(5) " "Error (10170): Verilog HDL syntax error at Subway_Signal_Control_Logic_II.v(5) near text \"-\";  expecting \"endmodule\"" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 5 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" Subway_Signal_Control_Logic_II.v(6) " "Error (10170): Verilog HDL syntax error at Subway_Signal_Control_Logic_II.v(6) near text \"-\";  expecting \";\"" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 6 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Subway_Signal_Control_Logic_II Subway_Signal_Control_Logic_II.v(1) " "Error (10112): Ignored design unit \"Subway_Signal_Control_Logic_II\" at Subway_Signal_Control_Logic_II.v(1) due to previous errors" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg Subway_Signal_Control_Logic_II.v(11) " "Error (10279): Verilog HDL Port Declaration error at Subway_Signal_Control_Logic_II.v(11): input port(s) cannot be declared with type \"reg\"" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 11 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Subway_Signal_Control_Logic_II.v(15) " "Warning (10275): Verilog HDL Module Instantiation warning at Subway_Signal_Control_Logic_II.v(15): ignored dangling comma in List of Port Connections" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "D Subway_Signal_Control_Logic_II.v(16) " "Error (10149): Verilog HDL Declaration error at Subway_Signal_Control_Logic_II.v(16): identifier \"D\" is already declared in the present scope" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 16 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \"end\" Subway_Signal_Control_Logic_II.v(19) " "Error (10170): Verilog HDL syntax error at Subway_Signal_Control_Logic_II.v(19) near text \"-\";  expecting \"end\"" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \"end\" Subway_Signal_Control_Logic_II.v(21) " "Error (10170): Verilog HDL syntax error at Subway_Signal_Control_Logic_II.v(21) near text \"-\";  expecting \"end\"" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "state Subway_Signal_Control_Logic_II.v(10) " "Error (10112): Ignored design unit \"state\" at Subway_Signal_Control_Logic_II.v(10) due to previous errors" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_ILLEGAL_PORTS_BAD_TYPE_FOR_DIR" "input reg Subway_Signal_Control_Logic_II.v(26) " "Error (10279): Verilog HDL Port Declaration error at Subway_Signal_Control_Logic_II.v(26): input port(s) cannot be declared with type \"reg\"" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 26 0 0 } }  } 0 10279 "Verilog HDL Port Declaration error at %3!s!: %1!s! port(s) cannot be declared with type \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "T_FF Subway_Signal_Control_Logic_II.v(25) " "Error (10112): Ignored design unit \"T_FF\" at Subway_Signal_Control_Logic_II.v(25) due to previous errors" {  } { { "Subway_Signal_Control_Logic_II.v" "" { Text "U:/ECE450/Lab8/Subway_Signal_Control_Logic_II.v" 25 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subway_signal_control_logic_ii.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file subway_signal_control_logic_ii.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 18 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 04 18:40:40 2014 " "Error: Processing ended: Thu Dec 04 18:40:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 20 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 20 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
