{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714615503575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714615503575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 05:05:03 2024 " "Processing started: Thu May 02 05:05:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714615503575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615503575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3_g29_p4 -c lab3_g29_p4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3_g29_p4 -c lab3_g29_p4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615503575 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714615503757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714615503757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 lab3_g29_p4_nand_gate.sv(2) " "Verilog HDL Declaration information at lab3_g29_p4_nand_gate.sv(2): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "lab3_g29_p4_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_nand_gate.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 lab3_g29_p4_nand_gate.sv(2) " "Verilog HDL Declaration information at lab3_g29_p4_nand_gate.sv(2): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "lab3_g29_p4_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_nand_gate.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 lab3_g29_p4_nand_gate.sv(2) " "Verilog HDL Declaration information at lab3_g29_p4_nand_gate.sv(2): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "lab3_g29_p4_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_nand_gate.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 lab3_g29_p4_nand_gate.sv(2) " "Verilog HDL Declaration information at lab3_g29_p4_nand_gate.sv(2): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "lab3_g29_p4_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_nand_gate.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p4_nand_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p4_nand_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p4_nand_gate2 " "Found entity 1: lab3_g29_p4_nand_gate2" {  } { { "lab3_g29_p4_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_nand_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714615510074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615510074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g29_p4_nand_gate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g29_p4_nand_gate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g29_p4_nand_gate " "Found entity 1: tb_lab3_g29_p4_nand_gate" {  } { { "tb_lab3_g29_p4_nand_gate.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/tb_lab3_g29_p4_nand_gate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714615510075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615510075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at lab3_g29_p4_2.sv(3): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at lab3_g29_p4_2.sv(3): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at lab3_g29_p4_2.sv(3): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at lab3_g29_p4_2.sv(3): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_g29_p4_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab3_g29_p4_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3_g29_p4_2 " "Found entity 1: lab3_g29_p4_2" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714615510075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615510075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A0 a0 tb_lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at tb_lab3_g29_p4_2.sv(3): object \"A0\" differs only in case from object \"a0\" in the same scope" {  } { { "tb_lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/tb_lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A1 a1 tb_lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at tb_lab3_g29_p4_2.sv(3): object \"A1\" differs only in case from object \"a1\" in the same scope" {  } { { "tb_lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/tb_lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A2 a2 tb_lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at tb_lab3_g29_p4_2.sv(3): object \"A2\" differs only in case from object \"a2\" in the same scope" {  } { { "tb_lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/tb_lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A3 a3 tb_lab3_g29_p4_2.sv(3) " "Verilog HDL Declaration information at tb_lab3_g29_p4_2.sv(3): object \"A3\" differs only in case from object \"a3\" in the same scope" {  } { { "tb_lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/tb_lab3_g29_p4_2.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lab3_g29_p4_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_lab3_g29_p4_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lab3_g29_p4_2 " "Found entity 1: tb_lab3_g29_p4_2" {  } { { "tb_lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/tb_lab3_g29_p4_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714615510076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q0 lab3_g29_p4_2.sv(9) " "Verilog HDL Implicit Net warning at lab3_g29_p4_2.sv(9): created implicit net for \"q0\"" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q1 lab3_g29_p4_2.sv(10) " "Verilog HDL Implicit Net warning at lab3_g29_p4_2.sv(10): created implicit net for \"q1\"" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q2 lab3_g29_p4_2.sv(11) " "Verilog HDL Implicit Net warning at lab3_g29_p4_2.sv(11): created implicit net for \"q2\"" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q3 lab3_g29_p4_2.sv(12) " "Verilog HDL Implicit Net warning at lab3_g29_p4_2.sv(12): created implicit net for \"q3\"" {  } { { "lab3_g29_p4_2.sv" "" { Text "D:/quartus_lab/lab3/lab3_g29_p4/lab3_g29_p4_2.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714615510076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3_g29_p4_2 " "Elaborating entity \"lab3_g29_p4_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714615510091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714615510370 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_lab/lab3/lab3_g29_p4/output_files/lab3_g29_p4.map.smsg " "Generated suppressed messages file D:/quartus_lab/lab3/lab3_g29_p4/output_files/lab3_g29_p4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615510596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714615510652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714615510652 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714615510669 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714615510669 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714615510669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714615510669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714615510680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 05:05:10 2024 " "Processing ended: Thu May 02 05:05:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714615510680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714615510680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714615510680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714615510680 ""}
