Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Oct 20 14:47:21 2021
| Host         : abcoffice running 64-bit major release  (build 9200)
| Command      : report_methodology -file ov7725_udp_pc_methodology_drc_routed.rpt -pb ov7725_udp_pc_methodology_drc_routed.pb -rpx ov7725_udp_pc_methodology_drc_routed.rpx
| Design       : ov7725_udp_pc
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 111
+-----------+----------+--------------------------------------------------------+------------+
| Rule      | Severity | Description                                            | Violations |
+-----------+----------+--------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                           | 10         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain        | 1          |
| TIMING-6  | Warning  | No common primary clock between related clocks         | 1          |
| TIMING-7  | Warning  | No common node between related clocks                  | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                            | 75         |
| TIMING-18 | Warning  | Missing input or output delay                          | 21         |
| XDCC-1    | Warning  | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning  | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+----------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_arp/u_arp_rx/cnt[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_arp/u_arp_rx/arp_rx_done_reg/CLR, u_eth_top/u_arp/u_arp_rx/cnt_reg[0]/CLR, u_eth_top/u_arp/u_arp_rx/cnt_reg[1]/CLR, u_eth_top/u_arp/u_arp_rx/cnt_reg[2]/CLR, u_eth_top/u_arp/u_arp_rx/cnt_reg[3]/CLR, u_eth_top/u_arp/u_arp_rx/cnt_reg[4]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[0]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[10]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[11]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[12]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[13]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[14]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[15]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[16]/CLR, u_eth_top/u_arp/u_arp_rx/des_ip_t_reg[17]/CLR (the first 15 of 112 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_arp/u_arp_rx/src_mac_t[20]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[13]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[14]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[15]/CLR, u_eth_top/u_udp/u_udp_rx/rec_byte_num_reg[13]/CLR, u_eth_top/u_udp/u_udp_rx/rec_byte_num_reg[14]/CLR, u_eth_top/u_udp/u_udp_rx/rec_byte_num_reg[15]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[24]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[25]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[26]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[27]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[28]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[29]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[30]/CLR, u_eth_top/u_udp/u_udp_rx/rec_data_reg[31]/CLR, u_eth_top/u_udp/u_udp_rx/rec_en_cnt_reg[0]/CLR (the first 15 of 112 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_arp/u_arp_rx/udp_tx_start_en_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_img_data_pkt/udp_tx_start_en_reg/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[10]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[11]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[12]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[5]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[6]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[7]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[8]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[9]/CLR, u_eth_top/u_udp/u_udp_rx/data_cnt_reg[3]/CLR, u_eth_top/u_udp/u_udp_rx/data_cnt_reg[4]/CLR, u_eth_top/u_udp/u_udp_rx/data_cnt_reg[5]/CLR, u_eth_top/u_udp/u_udp_rx/data_cnt_reg[6]/CLR, u_eth_top/u_udp/u_udp_rx/data_cnt_reg[7]/CLR, u_eth_top/u_udp/u_udp_rx/data_cnt_reg[8]/CLR (the first 15 of 112 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_arp/u_arp_tx/arp_rx_type_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_udp/u_crc32_d8/crc_data_reg[26]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[27]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[28]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[29]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[30]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[31]/PRE, u_eth_top/u_arp/u_arp_rx/arp_rx_type_reg/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[0]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[10]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[11]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[12]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[13]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[14]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[15]/CLR, u_eth_top/u_arp/u_arp_rx/src_ip_reg[16]/CLR (the first 15 of 112 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_arp/u_arp_tx/transfer_flag_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_img_data_pkt/img_data_d0_reg[0]/CLR, u_img_data_pkt/img_data_d0_reg[10]/CLR, u_img_data_pkt/img_data_d0_reg[11]/CLR, u_img_data_pkt/img_data_d0_reg[12]/CLR, u_img_data_pkt/img_data_d0_reg[13]/CLR, u_img_data_pkt/img_data_d0_reg[14]/CLR, u_img_data_pkt/img_data_d0_reg[15]/CLR, u_img_data_pkt/img_data_d0_reg[1]/CLR, u_img_data_pkt/img_data_d0_reg[2]/CLR, u_img_data_pkt/img_data_d0_reg[3]/CLR, u_img_data_pkt/img_data_d0_reg[4]/CLR, u_img_data_pkt/img_data_d0_reg[5]/CLR, u_img_data_pkt/img_data_d0_reg[6]/CLR, u_img_data_pkt/img_data_d0_reg[7]/CLR, u_img_data_pkt/img_data_d0_reg[8]/CLR (the first 15 of 112 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_udp/u_udp_rx/cur_state[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_udp/u_udp_rx/cnt_reg[0]/CLR, u_eth_top/u_udp/u_udp_rx/cnt_reg[1]/CLR, u_eth_top/u_udp/u_udp_rx/cnt_reg[2]/CLR, u_eth_top/u_udp/u_udp_rx/cnt_reg[3]/CLR, u_eth_top/u_udp/u_udp_rx/cnt_reg[4]/CLR, u_eth_top/u_udp/u_udp_rx/cur_state_reg[1]/CLR, u_eth_top/u_udp/u_udp_rx/cur_state_reg[2]/CLR, u_eth_top/u_udp/u_udp_rx/cur_state_reg[3]/CLR, u_eth_top/u_udp/u_udp_rx/cur_state_reg[4]/CLR, u_eth_top/u_udp/u_udp_rx/cur_state_reg[5]/CLR, u_eth_top/u_udp/u_udp_rx/cur_state_reg[6]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[0]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[1]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[2]/CLR, u_eth_top/u_udp/u_udp_rx/data_byte_num_reg[3]/CLR (the first 15 of 127 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell u_eth_top/u_udp/u_udp_tx/crc_data[31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_arp/u_crc32_d8/crc_data_reg[27]/PRE, u_eth_top/u_arp/u_crc32_d8/crc_data_reg[28]/PRE, u_eth_top/u_arp/u_crc32_d8/crc_data_reg[29]/PRE, u_eth_top/u_arp/u_crc32_d8/crc_data_reg[30]/PRE, u_eth_top/u_arp/u_crc32_d8/crc_data_reg[31]/PRE, u_eth_top/u_eth_ctrl/protocol_sw_reg/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[0]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[10]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[11]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[12]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[13]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[14]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[15]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[16]/PRE, u_eth_top/u_udp/u_crc32_d8/crc_data_reg[17]/PRE (the first 15 of 112 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell u_i2c_cfg/cam_vsync_d0_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_cmos_capture_data/byte_flag_d0_reg/CLR, u_cmos_capture_data/byte_flag_reg/CLR, u_cmos_capture_data/cam_data_d0_reg[0]/CLR, u_cmos_capture_data/cam_data_d0_reg[1]/CLR, u_cmos_capture_data/cam_data_d0_reg[2]/CLR, u_cmos_capture_data/cam_data_d0_reg[3]/CLR, u_cmos_capture_data/cam_data_d0_reg[4]/CLR, u_cmos_capture_data/cam_data_d0_reg[5]/CLR, u_cmos_capture_data/cam_data_d0_reg[6]/CLR, u_cmos_capture_data/cam_data_d0_reg[7]/CLR, u_cmos_capture_data/cam_vsync_d0_reg/CLR, u_cmos_capture_data/cam_vsync_d1_reg/CLR, u_cmos_capture_data/cmos_data_t_reg[0]/CLR, u_cmos_capture_data/cmos_data_t_reg[10]/CLR, u_cmos_capture_data/cmos_data_t_reg[11]/CLR (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell u_i2c_dri/i2c_exec_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_i2c_cfg/i2c_data_reg[0]/CLR, u_i2c_cfg/i2c_data_reg[10]/CLR, u_i2c_cfg/i2c_data_reg[11]/CLR, u_i2c_cfg/i2c_data_reg[12]/CLR, u_i2c_cfg/i2c_data_reg[13]/CLR, u_i2c_cfg/i2c_data_reg[14]/CLR, u_i2c_cfg/i2c_data_reg[15]/CLR, u_i2c_cfg/i2c_data_reg[1]/CLR, u_i2c_cfg/i2c_data_reg[2]/CLR, u_i2c_cfg/i2c_data_reg[3]/CLR, u_i2c_cfg/i2c_data_reg[4]/CLR, u_i2c_cfg/i2c_data_reg[5]/CLR, u_i2c_cfg/i2c_data_reg[6]/CLR, u_i2c_cfg/i2c_data_reg[7]/CLR, u_i2c_cfg/i2c_data_reg[8]/CLR (the first 15 of 86 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell u_img_data_pkt/wr_fifo_data[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_eth_top/u_udp/u_udp_tx/tx_req_reg/CLR, u_img_data_pkt/wr_fifo_data_reg[0]/CLR, u_img_data_pkt/wr_fifo_data_reg[10]/CLR, u_img_data_pkt/wr_fifo_data_reg[11]/CLR, u_img_data_pkt/wr_fifo_data_reg[12]/CLR, u_img_data_pkt/wr_fifo_data_reg[13]/CLR, u_img_data_pkt/wr_fifo_data_reg[14]/CLR, u_img_data_pkt/wr_fifo_data_reg[15]/CLR, u_img_data_pkt/wr_fifo_data_reg[16]/CLR, u_img_data_pkt/wr_fifo_data_reg[17]/CLR, u_img_data_pkt/wr_fifo_data_reg[18]/CLR, u_img_data_pkt/wr_fifo_data_reg[19]/CLR, u_img_data_pkt/wr_fifo_data_reg[1]/CLR, u_img_data_pkt/wr_fifo_data_reg[20]/CLR, u_img_data_pkt/wr_fifo_data_reg[21]/CLR (the first 15 of 34 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X111Y98 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell u_img_data_pkt/async_fifo_1024x32b_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks cmos_pclk and eth_rxc are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos_pclk] -to [get_clocks eth_rxc]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks cmos_pclk and eth_rxc are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks cmos_pclk] -to [get_clocks eth_rxc]
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/i2c_exec_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/init_reg_cnt_reg_rep[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin u_i2c_cfg/start_init_cnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/addr_t_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/cur_state_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/data_wr_t_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/i2c_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/scl_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/sda_dir_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/sda_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin u_i2c_dri/st_done_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cam_data[0] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cam_data[1] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cam_data[2] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cam_data[3] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cam_data[4] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on cam_data[5] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cam_data[6] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on cam_data[7] relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on cam_href relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on cam_vsync relative to clock(s) cmos_pclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on eth_rx_ctl relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[1] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[2] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on eth_rxd[3] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) cmos_pclk, eth_rxc, sys_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on eth_tx_ctl relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on eth_txd[0] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on eth_txd[1] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on eth_txd[2] relative to clock(s) eth_rxc
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on eth_txd[3] relative to clock(s) eth_rxc
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: F:/ZYNQ/FPGA_Design/ov7725_udp_pc/ov7725_udp_pc.srcs/constrs_1/new/eth_udp_loop.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: f:/ZYNQ/FPGA_Design/ov7725_udp_pc/ov7725_udp_pc.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: F:/ZYNQ/FPGA_Design/ov7725_udp_pc/ov7725_udp_pc.srcs/constrs_1/new/eth_udp_loop.xdc (Line: 1))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: f:/ZYNQ/FPGA_Design/ov7725_udp_pc/ov7725_udp_pc.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


