
5. Printing statistics.

=== $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram ===

   Number of wires:                  9
   Number of wire bits:            836
   Number of public wires:           5
   Number of public wire bits:     338
   Number of memories:               1
   Number of memory bits:         1944
   Number of processes:              0
   Number of cells:                  6
     $dffe_162                       1
     $memrd                          1
     $memwr_v2                       1
     $mux_1                          1
     $mux_12                         1
     $mux_162                        1

=== weight_buffer_18_9_42_2_2688Wixr_imag_half_0 ===

   Number of wires:                 28
   Number of wire bits:            722
   Number of public wires:          27
   Number of public wire bits:     710
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $add_12                         1
     $dff_12                         2
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

=== design hierarchy ===

   weight_buffer_18_9_42_2_2688Wixr_imag_half_0      1
     $paramod$d00916e4dfc2c0e171972116a153dab27e988efb\single_port_ram      2

   Number of wires:                 46
   Number of wire bits:           2394
   Number of public wires:          37
   Number of public wire bits:    1386
   Number of memories:               2
   Number of memory bits:         3888
   Number of processes:              0
   Number of cells:                 15
     $add_12                         1
     $dff_12                         2
     $dffe_162                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_12                         2
     $mux_162                        2

