
---------- Begin Simulation Statistics ----------
final_tick                               2159534674000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62025                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702564                       # Number of bytes of host memory used
host_op_rate                                    62226                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 37964.76                       # Real time elapsed on the host
host_tick_rate                               56882618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354770637                       # Number of instructions simulated
sim_ops                                    2362379542                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.159535                       # Number of seconds simulated
sim_ticks                                2159534674000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.363965                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292222804                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334488945                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19472379                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        461083255                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38972256                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39652256                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          680000                       # Number of indirect misses.
system.cpu0.branchPred.lookups              586414621                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3972900                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801851                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13747157                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555007867                       # Number of branches committed
system.cpu0.commit.bw_lim_events             57603846                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419465                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       95477440                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224703869                       # Number of instructions committed
system.cpu0.commit.committedOps            2228511016                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4013219538                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555293                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.295485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2914763697     72.63%     72.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    650412719     16.21%     88.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    166985386      4.16%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    161183951      4.02%     97.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     35624223      0.89%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     11019649      0.27%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7232702      0.18%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      8393365      0.21%     98.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     57603846      1.44%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4013219538                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161326                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150817582                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691538625                       # Number of loads committed
system.cpu0.commit.membars                    7608880                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608886      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238694389     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695340468     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264748987     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228511016                       # Class of committed instruction
system.cpu0.commit.refs                     960089483                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224703869                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228511016                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.938241                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.938241                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            670099697                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5748867                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291053406                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2359887220                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1724294309                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1613909414                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13770894                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18468519                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             11129435                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  586414621                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                422249753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2324957777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5730436                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2387827968                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          360                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38992344                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135996                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1688749307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331195060                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.553762                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4033203749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.592987                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2353107916     58.34%     58.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1244687587     30.86%     89.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               228751267      5.67%     94.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167500836      4.15%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                24304243      0.60%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7006897      0.17%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  228493      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 7611365      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5145      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4033203749                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      278809070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13930047                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               567038929                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.533978                       # Inst execution rate
system.cpu0.iew.exec_refs                  1001804008                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275847996                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              552564637                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            728165083                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810992                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6809847                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277544598                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2323951131                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            725956012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10984522                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2302518177                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3582991                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9120349                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13770894                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16690374                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       178766                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34945044                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        58821                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23839                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8818529                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     36626458                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8993740                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23839                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1990582                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11939465                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                959680036                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2285875796                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.889835                       # average fanout of values written-back
system.cpu0.iew.wb_producers                853957054                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.530118                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2286008257                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2814607765                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1459730649                       # number of integer regfile writes
system.cpu0.ipc                              0.515932                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.515932                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611823      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1276832198     55.19%     55.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18332201      0.79%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802461      0.16%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           734476135     31.75%     88.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272447830     11.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2313502700                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5066559                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002190                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 784925     15.49%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3811087     75.22%     90.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               470545      9.29%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2310957382                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8665546112                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2285875745                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2419413738                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2312530682                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2313502700                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420449                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       95440111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           270511                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           984                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40803963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4033203749                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573614                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.802057                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2340443205     58.03%     58.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1206794467     29.92%     87.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          383766180      9.52%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           79392298      1.97%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17522029      0.43%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2221964      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1926654      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             854497      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             282455      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4033203749                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.536525                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         40825988                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5558695                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           728165083                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277544598                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4312012819                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7061882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              598700296                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421266348                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25260858                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1740835179                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              24254244                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                49313                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2864927426                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2342925972                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1503902886                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1606219541                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              23178377                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13770894                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73457480                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                82636533                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2864927382                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        220359                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8874                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52372379                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6279567007                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4668022228                       # The number of ROB writes
system.cpu0.timesIdled                       56305326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.464521                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17749622                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18990759                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1782158                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32252181                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910474                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         921396                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10922                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35438590                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48254                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1381955                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517153                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3309546                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14258754                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066768                       # Number of instructions committed
system.cpu1.commit.committedOps             133868526                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    671868511                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.199248                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.881275                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    616554445     91.77%     91.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27407270      4.08%     95.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9142731      1.36%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8828301      1.31%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2034711      0.30%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       768339      0.11%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3528192      0.53%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       294976      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3309546      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    671868511                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457135                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272729                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890062                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451083     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691638     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122381      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868526                       # Class of committed instruction
system.cpu1.commit.refs                      48814031                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066768                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868526                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.193300                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.193300                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            592042190                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418629                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17132938                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153747394                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21653883                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50772794                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1383331                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1108143                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8757525                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35438590                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20959540                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    650573812                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               148258                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     154445537                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3567074                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052465                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          22252324                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18660096                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.228647                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         674609723                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.234577                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.682957                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               580315647     86.02%     86.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53721298      7.96%     93.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24540676      3.64%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10693916      1.59%     99.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3396948      0.50%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1874213      0.28%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65582      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     656      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     787      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           674609723                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         865960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1501053                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31506209                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.212942                       # Inst execution rate
system.cpu1.iew.exec_refs                    51881767                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12333510                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              509519757                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40068129                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802247                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1110812                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12627318                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148112506                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39548257                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1441695                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143837404                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3321526                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3746455                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1383331                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11328248                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        53933                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1068211                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29858                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1640                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3938                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3178067                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       703349                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1640                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       517927                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        983126                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81370670                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142880995                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.859051                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69901568                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.211526                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142925353                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178875306                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96055578                       # number of integer regfile writes
system.cpu1.ipc                              0.192556                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.192556                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603387      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85361674     58.76%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43740504     30.11%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8573385      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145279099                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4169880                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028703                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 760157     18.23%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3052422     73.20%     91.43% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               357299      8.57%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141845578                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         969621388                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142880983                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162357833                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136706818                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145279099                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405688                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14243979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           283613                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           276                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5696529                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    674609723                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.215353                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.683135                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          586010205     86.87%     86.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           57013477      8.45%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18111379      2.68%     98.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6031828      0.89%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5353728      0.79%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             616320      0.09%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1004091      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             323238      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             145457      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      674609723                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215077                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23593660                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2254928                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40068129                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12627318                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       675475683                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3643586309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              548121190                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325059                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25018472                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24853271                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4163669                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37577                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188843863                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151494233                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101825383                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54281041                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15721213                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1383331                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45941177                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12500324                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188843851                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29713                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49193278                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           604                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   816686076                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299004701                       # The number of ROB writes
system.cpu1.timesIdled                          14961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14351870                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5546                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14428652                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                326998                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19092916                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38066289                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       314241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       177181                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    122569962                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8147901                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    245179272                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8325082                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14604553                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5593954                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13379301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              360                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4485602                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4485598                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14604553                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2252                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57156440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57156440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1579782720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1579782720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19093034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19093034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19093034                       # Request fanout histogram
system.membus.respLayer1.occupancy        98917434419                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65343902290                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    588490666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   706341870.943431                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        67000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1598538500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2156003730000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3530944000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    356035885                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       356035885                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    356035885                       # number of overall hits
system.cpu0.icache.overall_hits::total      356035885                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66213868                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66213868                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66213868                       # number of overall misses
system.cpu0.icache.overall_misses::total     66213868                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 871285232496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 871285232496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 871285232496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 871285232496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    422249753                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    422249753                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    422249753                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    422249753                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.156812                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.156812                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.156812                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.156812                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13158.651787                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13158.651787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13158.651787                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13158.651787                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1963                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.037736                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62408383                       # number of writebacks
system.cpu0.icache.writebacks::total         62408383                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3805450                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3805450                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3805450                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3805450                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62408418                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62408418                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62408418                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62408418                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 773452140998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 773452140998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 773452140998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 773452140998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.147800                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.147800                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.147800                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.147800                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12393.394446                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12393.394446                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12393.394446                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12393.394446                       # average overall mshr miss latency
system.cpu0.icache.replacements              62408383                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    356035885                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      356035885                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66213868                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66213868                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 871285232496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 871285232496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    422249753                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    422249753                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.156812                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.156812                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13158.651787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13158.651787                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3805450                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3805450                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62408418                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62408418                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 773452140998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 773452140998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.147800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.147800                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12393.394446                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12393.394446                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          418444073                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62408383                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.704934                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        906907921                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       906907921                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    863035193                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       863035193                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    863035193                       # number of overall hits
system.cpu0.dcache.overall_hits::total      863035193                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     83171738                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      83171738                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     83171738                       # number of overall misses
system.cpu0.dcache.overall_misses::total     83171738                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2002896185505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2002896185505                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2002896185505                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2002896185505                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    946206931                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    946206931                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    946206931                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    946206931                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.087900                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.087900                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.087900                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.087900                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24081.451628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24081.451628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24081.451628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24081.451628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12134188                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       765852                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           201151                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9164                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.323777                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    83.571803                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     56446952                       # number of writebacks
system.cpu0.dcache.writebacks::total         56446952                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     28185205                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     28185205                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     28185205                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     28185205                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     54986533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     54986533                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     54986533                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     54986533                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 957585245391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 957585245391                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 957585245391                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 957585245391                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058113                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17414.904944                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17414.904944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17414.904944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17414.904944                       # average overall mshr miss latency
system.cpu0.dcache.replacements              56446952                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    613125673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      613125673                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68338117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68338117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1389026564500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1389026564500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    681463790                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    681463790                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100281                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20325.795112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20325.795112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19491552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19491552                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     48846565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     48846565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 748478850500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 748478850500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071679                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15323.060086                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15323.060086                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    249909520                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     249909520                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14833621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14833621                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 613869621005                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 613869621005                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264743141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264743141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056030                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056030                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41383.666268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41383.666268                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8693653                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8693653                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6139968                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6139968                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 209106394891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 209106394891                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023192                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023192                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34056.593600                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34056.593600                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3214                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2728                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2728                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14614500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14614500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.459105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.459105                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5357.221408                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5357.221408                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2711                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2711                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1044500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1044500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002861                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002861                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61441.176471                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61441.176471                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5712                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          154                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       731000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       731000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026253                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026253                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4746.753247                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4746.753247                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       577000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       577000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026253                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026253                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3746.753247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3746.753247                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2333512                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2333512                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1468339                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1468339                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128334634500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128334634500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801851                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801851                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386217                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386217                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87401.229893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87401.229893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1468339                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1468339                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 126866295500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 126866295500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386217                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386217                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86401.229893                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86401.229893                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995309                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921831844                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56454620                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.328723                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995309                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999853                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999853                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1956495832                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1956495832                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62193804                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52121586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               15211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              869839                       # number of demand (read+write) hits
system.l2.demand_hits::total                115200440                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62193804                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52121586                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              15211                       # number of overall hits
system.l2.overall_hits::.cpu1.data             869839                       # number of overall hits
system.l2.overall_hits::total               115200440                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            214613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4322166                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6573                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2834473                       # number of demand (read+write) misses
system.l2.demand_misses::total                7377825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           214613                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4322166                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6573                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2834473                       # number of overall misses
system.l2.overall_misses::total               7377825                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  19819301000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 418324831000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    627262000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 292759718500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     731531112500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  19819301000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 418324831000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    627262000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 292759718500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    731531112500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62408417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        56443752                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           21784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3704312                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            122578265                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62408417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       56443752                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          21784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3704312                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           122578265                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.076575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.301735                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.765182                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.076575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.301735                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.765182                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92349.023591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96785.924233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95430.092804                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103285.414432                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99152.678804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92349.023591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96785.924233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95430.092804                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103285.414432                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99152.678804                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10875430                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5593954                       # number of writebacks
system.l2.writebacks::total                   5593954                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         451649                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         213335                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              665196                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        451649                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        213335                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             665196                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       214477                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3870517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6497                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2621138                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6712629                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       214477                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3870517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6497                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2621138                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12705460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19418089                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  17667736000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 344739282500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    558274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 247939492505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 610904785505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  17667736000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 344739282500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    558274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 247939492505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1020672576723                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1631577362228                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.068573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.298246                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.707591                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.068573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.298246                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.707591                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158414                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82375.900446                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89068.019208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85928.043712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94592.307809                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91008.274926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82375.900446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89068.019208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85928.043712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94592.307809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80333.382398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84023.580396                       # average overall mshr miss latency
system.l2.replacements                       26920407                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13493369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13493369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13493369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13493369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108804249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108804249                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108804249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108804249                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12705460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12705460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1020672576723                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1020672576723                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80333.382398                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80333.382398                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 77                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               83                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.963636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.927711                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1688.679245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1558.441558                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1059500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       485000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1544500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.963636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.927711                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19990.566038                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20208.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20058.441558                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       200500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       279500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20050                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19964.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4916322                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           372126                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5288448                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2688969                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2128852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4817821                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 270175137500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 221204723500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  491379861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      7605291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500978                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10106269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.353566                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.851208                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.476716                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100475.363420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103907.985853                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101992.137317                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       242216                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       129233                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           371449                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2446753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1999619                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4446372                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 224970130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 189261770003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 414231900003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.321717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.799535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.439962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91946.399984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94648.915620                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93161.773240                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62193804                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         15211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62209015                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       214613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6573                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           221186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  19819301000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    627262000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  20446563000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62408417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        21784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62430201                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.301735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92349.023591                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95430.092804                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92440.583943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          136                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           212                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       214477                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6497                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       220974                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  17667736000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    558274500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  18226010500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.298246                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003540                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82375.900446                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85928.043712                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82480.339316                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     47205264                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       497713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          47702977                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1633197                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       705621                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2338818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148149693500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71554995000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 219704688500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     48838461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1203334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      50041795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.033441                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.586388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90711.465610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101407.122237                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93938.343428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       209433                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        84102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       293535                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1423764                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       621519                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2045283                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 119769152500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58677722502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 178446875002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.516497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.040871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84121.492396                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94410.182958                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87248.011645                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          160                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           37                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               197                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2543                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2658                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     31900000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3502000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     35402000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2703                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2855                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.940807                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.756579                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.930998                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12544.239088                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 30452.173913                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13319.036870                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          383                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           37                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          420                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           78                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2238                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     42739987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1544999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     44284986                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.799112                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.513158                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.783888                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19787.031019                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19807.679487                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19787.750670                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999967                       # Cycle average of tags in use
system.l2.tags.total_refs                   256588253                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26921010                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.531153                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.483053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.428525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.274747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.761480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.046331                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.413798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.069196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.011898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.360099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            46                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1985951778                       # Number of tag accesses
system.l2.tags.data_accesses               1985951778                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13726592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     249070848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        415808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     168975232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    789581184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1221769664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13726592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       415808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14142400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    358013056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       358013056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         214478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3891732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2640238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12337206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19090151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5593954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5593954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6356273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        115335424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           192545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78246131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    365625611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             565755984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6356273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       192545                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6548818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165782499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165782499                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165782499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6356273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       115335424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          192545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78246131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    365625611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            731538483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5499068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    214478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3766181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6497.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2561284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12305935.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013493260750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       338191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       338191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36429914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5177534                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19090151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5593954                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19090151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5593954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 235776                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 94886                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            929764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            952589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            936447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1028923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1608933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1954586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1364485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1248226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1161754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1484520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1121103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1112743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1004113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           980095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           991726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           974368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            285728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            295616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            290199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            292079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            353287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            409749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            411767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            411554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            376799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            407603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           359390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           353051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           320831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           316429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           308091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 610002241031                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                94271875000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            963521772281                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32353.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51103.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14144577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2962045                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19090151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5593954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3995501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3956834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4202006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2348019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1921368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1377470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  394185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  288005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  201162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   69792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  44955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 251636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 329180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 358795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 363350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 362306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 362307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 363525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 368139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 382519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 366239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 361207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 352120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 346075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 344908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7246786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.076722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.853023                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.432486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2202926     30.40%     30.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3370419     46.51%     76.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       682862      9.42%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       440739      6.08%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       154945      2.14%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        72169      1.00%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        66510      0.92%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41341      0.57%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214875      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7246786                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       338191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.750546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    447.657512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       338186    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        338191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       338191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.260173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.781211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           299562     88.58%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4085      1.21%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24305      7.19%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6987      2.07%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2333      0.69%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              635      0.19%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              193      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        338191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1206680000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15089664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351938816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1221769664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            358013056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       558.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       162.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    565.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2159534641500                       # Total gap between requests
system.mem_ctrls.avgGap                      87486.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     13726592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    241035584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       415808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163922176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    787579840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351938816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6356273.027362374589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 111614593.135261684656                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 192545.183462981513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75906248.681052669883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 364698862.899572968483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 162969745.398031055927                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       214478                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3891732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2640238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12337206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5593954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   8780727769                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 184427606662                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    284852417                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 138929013129                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 631099572304                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51563903043304                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40939.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47389.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43843.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52619.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51154.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9217791.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24771473160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13166335050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         63049213080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        14350119300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     170471633280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     361667376900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     524699313600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1172175464370                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.790759                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1359982408590                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72111520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 727440745410                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26970657420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14335217820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         71571024420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14354890380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     170471633280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     610066220550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     315521340000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1223290983870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.460450                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 812203311352                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72111520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1275219842648                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20238611083.333332                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99236649279.196442                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     94.44%     94.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 785634426000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   338059676500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1821474997500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20934408                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20934408                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20934408                       # number of overall hits
system.cpu1.icache.overall_hits::total       20934408                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25132                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25132                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25132                       # number of overall misses
system.cpu1.icache.overall_misses::total        25132                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    933607000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    933607000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    933607000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    933607000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20959540                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20959540                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20959540                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20959540                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001199                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001199                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001199                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001199                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 37148.137832                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37148.137832                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 37148.137832                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37148.137832                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        21752                       # number of writebacks
system.cpu1.icache.writebacks::total            21752                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3348                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3348                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3348                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3348                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        21784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        21784                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        21784                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        21784                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    825488500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    825488500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    825488500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    825488500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001039                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001039                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001039                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001039                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37894.257253                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37894.257253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37894.257253                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37894.257253                       # average overall mshr miss latency
system.cpu1.icache.replacements                 21752                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20934408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20934408                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25132                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25132                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    933607000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    933607000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20959540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20959540                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001199                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001199                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 37148.137832                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37148.137832                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3348                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3348                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        21784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        21784                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    825488500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    825488500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001039                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001039                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37894.257253                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37894.257253                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.195985                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20462158                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            21752                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           940.702372                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321981500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.195985                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.974875                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.974875                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         41940864                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        41940864                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37886848                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37886848                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37886848                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37886848                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8521261                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8521261                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8521261                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8521261                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 697798567387                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 697798567387                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 697798567387                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 697798567387                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46408109                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46408109                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46408109                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46408109                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.183616                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.183616                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.183616                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.183616                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81889.120329                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81889.120329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81889.120329                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81889.120329                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3714034                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       465909                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            56293                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5348                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.976835                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.118362                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3704237                       # number of writebacks
system.cpu1.dcache.writebacks::total          3704237                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6158818                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6158818                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6158818                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6158818                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2362443                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2362443                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2362443                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2362443                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190472005292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190472005292                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190472005292                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190472005292                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050906                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050906                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050906                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050906                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80625.016262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80625.016262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80625.016262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80625.016262                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3704237                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33160573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33160573                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5125596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5125596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 352002170500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 352002170500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38286169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38286169                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133876                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133876                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68675.363899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68675.363899                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3921711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3921711                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1203885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1203885                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79745769500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79745769500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031444                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031444                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66240.354768                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66240.354768                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4726275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4726275                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3395665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3395665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 345796396887                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 345796396887                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121940                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.418085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.418085                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101834.661808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101834.661808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2237107                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2237107                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158558                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158558                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110726235792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110726235792                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142645                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142645                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95572.457997                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95572.457997                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          328                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7216500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7216500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          486                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.325103                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.325103                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45674.050633                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45674.050633                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3173500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3173500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.094650                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.094650                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 68989.130435                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68989.130435                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       751500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       751500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.253863                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.253863                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6534.782609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6534.782609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       637500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       637500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.253863                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.253863                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5543.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5543.478261                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2451476                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2451476                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1350100                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1350100                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 120828123000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 120828123000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355142                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355142                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89495.684023                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89495.684023                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1350100                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1350100                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119478023000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119478023000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355142                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355142                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88495.684023                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88495.684023                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.509614                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44050221                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3712439                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.865574                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321993000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.509614                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922175                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104133714                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104133714                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2159534674000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         112473026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     19087323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    109087953                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        21326453                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19428722                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           268                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            631                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10121435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10121435                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62430201                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     50042827                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2855                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2855                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187225215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    169348516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        65320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11121446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             367760497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7988275072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7225005504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2786304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474147136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15690214016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        46365870                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359050368                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        168947079                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052288                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.228066                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              160319198     94.89%     94.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8423550      4.99%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 202596      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1735      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          168947079                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       245170959996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       84689601198                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93631135899                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5570366595                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          32728395                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2396945507500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 437952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 730528                       # Number of bytes of host memory used
host_op_rate                                   440167                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6276.88                       # Real time elapsed on the host
host_tick_rate                               37823056                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2748971501                       # Number of instructions simulated
sim_ops                                    2762874928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.237411                       # Number of seconds simulated
sim_ticks                                237410833500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.315771                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               26448045                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            29947137                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           647960                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         39569897                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           3408536                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        3416036                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7500                       # Number of indirect misses.
system.cpu0.branchPred.lookups               55079009                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2954                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1880                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           572448                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  50774999                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9922512                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6297399                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12446343                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           200747048                       # Number of instructions committed
system.cpu0.commit.committedOps             203894218                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    469244816                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.434516                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.370535                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    394887779     84.15%     84.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31396803      6.69%     90.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     16821250      3.58%     94.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10175457      2.17%     96.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      3451142      0.74%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       696787      0.15%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1591657      0.34%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       301429      0.06%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9922512      2.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    469244816                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       647                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             5999358                       # Number of function calls committed.
system.cpu0.commit.int_insts                191307885                       # Number of committed integer instructions.
system.cpu0.commit.loads                     45868966                       # Number of loads committed
system.cpu0.commit.membars                    4721198                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4721329      2.32%      2.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       149005516     73.08%     75.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          27411      0.01%     75.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           49422      0.02%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            66      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           215      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           83      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       45870694     22.50%     97.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       4219199      2.07%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          152      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        203894218                       # Class of committed instruction
system.cpu0.commit.refs                      50090111                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  200747048                       # Number of Instructions Simulated
system.cpu0.committedOps                    203894218                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.359263                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.359263                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            361890983                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                75600                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            25946746                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             218217884                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                22450125                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81749698                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                573178                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               150749                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4547348                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   55079009                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 34531154                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    434004652                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               140523                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     220201860                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           79                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1297402                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.116295                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          36557834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29856581                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.464938                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         471211332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.473992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.877655                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               328692260     69.75%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                83038671     17.62%     87.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                47661642     10.11%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 8561405      1.82%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  154109      0.03%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1509978      0.32%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   16600      0.00%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1575158      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1509      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           471211332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      747                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1458                       # number of floating regfile writes
system.cpu0.idleCycles                        2403700                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              582765                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52691000                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.452143                       # Inst execution rate
system.cpu0.iew.exec_refs                    54303594                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4725778                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               18141080                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             49019210                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1576752                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            92322                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             4880173                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          216164055                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             49577816                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           349537                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            214141914                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                274637                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             71501026                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                573178                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             71985485                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       557238                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          278882                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        16309                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3150244                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       659028                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           452                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       425729                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        157036                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                165027248                       # num instructions consuming a value
system.cpu0.iew.wb_count                    212166877                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.750849                       # average fanout of values written-back
system.cpu0.iew.wb_producers                123910505                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.447973                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     212269468                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               277580999                       # number of integer regfile reads
system.cpu0.int_regfile_writes              155027080                       # number of integer regfile writes
system.cpu0.ipc                              0.423861                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.423861                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4721736      2.20%      2.20% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            155254288     72.38%     74.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               27427      0.01%     74.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                49494      0.02%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 66      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                328      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                54      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                83      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            49711034     23.18%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4725665      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           1176      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             214491450                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1838                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3644                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1801                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2979                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     563799                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002629                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 448231     79.50%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      9      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     79.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                114265     20.27%     99.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1262      0.22%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210331675                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         900786378                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    212165076                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        228431340                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 209865704                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                214491450                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6298351                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12269840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            31990                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           952                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5350967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    471211332                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.455192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.974724                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          349017751     74.07%     74.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           68600206     14.56%     88.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35380430      7.51%     96.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            6310827      1.34%     97.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7447694      1.58%     99.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1255819      0.27%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2525134      0.54%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             410540      0.09%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             262931      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      471211332                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.452881                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2488289                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          755649                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            49019210                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            4880173                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1201                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   429                       # number of misc regfile writes
system.cpu0.numCycles                       473615032                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1206636                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               92250580                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148752948                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2052294                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                24225527                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              51342785                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               131438                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            282314113                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             217035664                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          158651767                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 84027034                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3092198                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                573178                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             58974241                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 9898824                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              763                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       282313350                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     211160772                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1574584                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 15403377                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1574464                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   675658432                       # The number of ROB reads
system.cpu0.rob.rob_writes                  434751200                       # The number of ROB writes
system.cpu0.timesIdled                          88382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  389                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.462966                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               27967778                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            32346540                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           983608                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40820029                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3091027                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3091711                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             684                       # Number of indirect misses.
system.cpu1.branchPred.lookups               56419135                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          485                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1508                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           981666                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  49334576                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9233232                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6297058                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19807559                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           193453816                       # Number of instructions committed
system.cpu1.commit.committedOps             196601168                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    427697703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.459673                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.391767                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    354567185     82.90%     82.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     31354142      7.33%     90.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     16623581      3.89%     94.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     10183771      2.38%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      3235611      0.76%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       657564      0.15%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1545888      0.36%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       296729      0.07%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9233232      2.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    427697703                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5123229                       # Number of function calls committed.
system.cpu1.commit.int_insts                184017641                       # Number of committed integer instructions.
system.cpu1.commit.loads                     43433863                       # Number of loads committed
system.cpu1.commit.membars                    4721389                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4721389      2.40%      2.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       144540138     73.52%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       43435371     22.09%     98.01% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3904094      1.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        196601168                       # Class of committed instruction
system.cpu1.commit.refs                      47339465                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  193453816                       # Number of Instructions Simulated
system.cpu1.committedOps                    196601168                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.229171                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.229171                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            315884551                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 2167                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            27155224                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             219752850                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22550866                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 87131801                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981991                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2950                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4227213                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   56419135                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 34861748                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    394487002                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                97845                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     223819280                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1967866                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.130830                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          35305487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          31058805                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.519011                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         430776422                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.526882                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.908056                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               285950018     66.38%     66.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                84180676     19.54%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                48497830     11.26%     97.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8998964      2.09%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   98553      0.02%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1475910      0.34%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     227      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 1573889      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     355      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           430776422                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         465204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1025091                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                52643724                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.489775                       # Inst execution rate
system.cpu1.iew.exec_refs                    51843620                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3946194                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19992311                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             48551541                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1575969                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           143261                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             4068929                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          216124302                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             47897426                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           698456                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            211211328                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                303979                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             50392084                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981991                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             50871996                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       253474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1512                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5117678                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       163327                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            27                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       719129                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        305962                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                162991164                       # num instructions consuming a value
system.cpu1.iew.wb_count                    209516651                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.746176                       # average fanout of values written-back
system.cpu1.iew.wb_producers                121620143                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.485845                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     209751218                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               273876604                       # number of integer regfile reads
system.cpu1.int_regfile_writes              153095435                       # number of integer regfile writes
system.cpu1.ipc                              0.448597                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.448597                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4721695      2.23%      2.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            155145588     73.21%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  84      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            48097018     22.70%     98.14% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3945303      1.86%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             211909784                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     555870                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.002623                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 507307     91.26%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     91.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 48544      8.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   19      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             207743959                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         855234363                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    209516651                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        235647460                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 209826763                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                211909784                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6297539                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19523134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            82503                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           481                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8695514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    430776422                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.491925                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.002919                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          310731348     72.13%     72.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           65717395     15.26%     87.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           36649540      8.51%     95.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6248721      1.45%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            7006445      1.63%     98.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1278452      0.30%     99.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2538310      0.59%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             350442      0.08%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             255769      0.06%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      430776422                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.491395                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2357779                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          726973                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            48551541                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4068929                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    306                       # number of misc regfile reads
system.cpu1.numCycles                       431241626                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    43497250                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               75145935                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            142777095                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2231397                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24309165                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              34604015                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               247055                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            283678980                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             217825198                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          159304491                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 89008823                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3108166                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981991                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42309408                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16527396                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       283678980                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     199021100                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1574454                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13027056                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1574445                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   634871846                       # The number of ROB reads
system.cpu1.rob.rob_writes                  436045427                       # The number of ROB writes
system.cpu1.timesIdled                           4708                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10040000                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3302                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10081070                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                240220                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13935591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27735231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       273112                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       222878                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7321717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5271407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14642718                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5494285                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13889144                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       505954                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13293855                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1011                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            750                       # Transaction distribution
system.membus.trans_dist::ReadExReq             44513                       # Transaction distribution
system.membus.trans_dist::ReadExResp            44498                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13889146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41668873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41668873                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    924134272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               924134272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1578                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13935420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13935420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13935420                       # Request fanout histogram
system.membus.respLayer1.occupancy        71742166437                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             30.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         32439736958                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   237410833500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   237410833500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12837053.191489                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15841717.267075                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        86000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     39004500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   236807492000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    603341500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     34389074                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34389074                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     34389074                       # number of overall hits
system.cpu0.icache.overall_hits::total       34389074                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       142080                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        142080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       142080                       # number of overall misses
system.cpu0.icache.overall_misses::total       142080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2989292998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2989292998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2989292998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2989292998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     34531154                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34531154                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     34531154                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34531154                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004115                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004115                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004115                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004115                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21039.505898                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21039.505898                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21039.505898                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21039.505898                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1505                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.166667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       107197                       # number of writebacks
system.cpu0.icache.writebacks::total           107197                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34885                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34885                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34885                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34885                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       107195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       107195                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       107195                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       107195                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2539620998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2539620998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2539620998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2539620998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003104                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23691.599403                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23691.599403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23691.599403                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23691.599403                       # average overall mshr miss latency
system.cpu0.icache.replacements                107197                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     34389074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34389074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       142080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       142080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2989292998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2989292998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     34531154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34531154                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004115                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21039.505898                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21039.505898                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34885                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34885                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       107195                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       107195                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2539620998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2539620998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23691.599403                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23691.599403                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34496498                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           107229                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           321.708661                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69169505                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69169505                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40191523                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40191523                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40191523                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40191523                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      8692619                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8692619                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      8692619                       # number of overall misses
system.cpu0.dcache.overall_misses::total      8692619                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 581334432769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 581334432769                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 581334432769                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 581334432769                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     48884142                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48884142                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     48884142                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48884142                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177821                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177821                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177821                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177821                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66876.787395                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66876.787395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66876.787395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66876.787395                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     43386131                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1783                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           693472                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.563638                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.842105                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4111911                       # number of writebacks
system.cpu0.dcache.writebacks::total          4111911                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4600020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4600020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4600020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4600020                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      4092599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4092599                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      4092599                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4092599                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 317705697567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 317705697567                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 317705697567                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 317705697567                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083720                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083720                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083720                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083720                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 77629.324927                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77629.324927                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 77629.324927                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77629.324927                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4111911                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     38565995                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38565995                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      7672683                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      7672683                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 507784373000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 507784373000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     46238678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     46238678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.165936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165936                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66180.809633                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66180.809633                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3686450                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3686450                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      3986233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3986233                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 310572601000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 310572601000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.086210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.086210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 77911.301472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77911.301472                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1625528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1625528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1019936                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1019936                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  73550059769                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  73550059769                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2645464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2645464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.385541                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.385541                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72112.426436                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72112.426436                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       913570                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       913570                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106366                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106366                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   7133096567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7133096567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040207                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040207                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67061.810795                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67061.810795                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1553737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1553737                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        20245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        20245                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    514819500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    514819500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1573982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1573982                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.012862                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.012862                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25429.464065                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25429.464065                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        20145                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20145                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    488256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    488256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012799                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012799                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24237.081162                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24237.081162                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1573381                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1573381                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          420                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          420                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2959500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2959500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1573801                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1573801                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000267                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7046.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7046.428571                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          420                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          420                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2539500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2539500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000267                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6046.428571                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6046.428571                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          924                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            924                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10131000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10131000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1880                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508511                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508511                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 10597.280335                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 10597.280335                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9175000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9175000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508511                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508511                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  9597.280335                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  9597.280335                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996488                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           47434805                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4113188                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.532370                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996488                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        108180766                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       108180766                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               92977                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1213849                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              850337                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2158240                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              92977                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1213849                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1077                       # number of overall hits
system.l2.overall_hits::.cpu1.data             850337                       # number of overall hits
system.l2.overall_hits::total                 2158240                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             14219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2897570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3686                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2245168                       # number of demand (read+write) misses
system.l2.demand_misses::total                5160643                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            14219                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2897570                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3686                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2245168                       # number of overall misses
system.l2.overall_misses::total               5160643                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1267464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 296474132485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    330618000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 235301017490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     533373231975                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1267464000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 296474132485                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    330618000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 235301017490                       # number of overall miss cycles
system.l2.overall_miss_latency::total    533373231975                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          107196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         4111419                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4763                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3095505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7318883                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         107196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        4111419                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4763                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3095505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7318883                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.132645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.704762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.773882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.725299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.705113                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.132645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.704762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.773882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.725299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.705113                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89138.758000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102318.195069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89695.604992                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104803.300907                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103354.026228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89138.758000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102318.195069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89695.604992                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104803.300907                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103354.026228                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             204288                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      6485                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.501619                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7757435                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              505955                       # number of writebacks
system.l2.writebacks::total                    505955                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            104                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         287330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113080                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              400547                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           104                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        287330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113080                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             400547                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        14115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2610240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2132088                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4760096                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        14115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2610240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2132088                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9330446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14090542                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1119693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 251370763987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    293118500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 206118664490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 458902239977                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1119693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 251370763987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    293118500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 206118664490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 761365874850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1220268114827                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.131675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.634876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.766954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.688769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.650386                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.131675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.634876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.766954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.688769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.925231                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79326.461211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96301.782207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80240.487271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96674.557753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96406.089284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79326.461211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96301.782207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80240.487271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96674.557753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81600.158754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86601.928785                       # average overall mshr miss latency
system.l2.replacements                       19123332                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       559546                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           559546                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       559546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       559546                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6490785                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6490785                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      6490787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6490787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9330446                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9330446                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 761365874850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 761365874850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81600.158754                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81600.158754                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              38                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   49                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            52                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                141                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       255500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       349000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       604500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          127                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.825397                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.700787                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.742105                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4913.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3921.348315                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4287.234043                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           137                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1133000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1751999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2884999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.793651                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.685039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.721053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        22660                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20137.919540                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21058.386861                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           41                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               59                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.820000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.855072                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2231.707317                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1550.847458                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           41                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           59                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       838500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       365000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1203500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.820000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.855072                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20451.219512                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20277.777778                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20398.305085                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            36000                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34027                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 70027                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          70228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          66088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136316                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6573858000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6305986000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12879844000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       106228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       100115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            206343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.661106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.660121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.660628                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93607.364584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95418.018400                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94485.196162                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        46407                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        45496                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91903                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        23821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20592                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          44413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2549339000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2300178000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4849517000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.224244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.205683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215239                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107020.654045                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 111702.505828                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109191.385405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         92977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1077                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              94054                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        14219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            17905                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1267464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    330618000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1598082000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       107196                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4763                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         111959                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.132645                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.773882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159925                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89138.758000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89695.604992                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89253.392907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          104                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           137                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        14115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3653                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17768                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1119693000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    293118500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1412811500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.131675                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.766954                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.158701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79326.461211                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80240.487271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79514.379784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1177849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       816310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1994159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2827342                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2179080                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         5006422                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 289900274485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 228995031490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 518895305975                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      4005191                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2995390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7000581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.705919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.727478                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.715144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102534.562315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105087.941466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103645.938352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       240923                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        67584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       308507                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2586419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2111496                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4697915                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 248821424987                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 203818486490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 452639911477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.645767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.704915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.671075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96203.061061                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96528.000285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96349.106248                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    23142462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19123396                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.210165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.686541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.035440                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.838130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.781168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    45.652783                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.182602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.059971                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.713325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 134079508                       # Number of tag accesses
system.l2.tags.data_accesses                134079508                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        903296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     167572032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        233792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     136584256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    586459712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          891753088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       903296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       233792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1137088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     32381056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32381056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          14114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2618313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2134129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9163433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13933642                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       505954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             505954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3804780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        705831446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           984757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        575307596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2470231469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3756160049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3804780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       984757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4789537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136392495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136392495                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136392495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3804780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       705831446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          984757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       575307596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2470231469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3892552544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    501982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     14112.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2609958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2129427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9156858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010240792750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30132                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30132                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21242641                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474333                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13933644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     505956                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13933644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   505956                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3974                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            746280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            735740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            765530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            799491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            724684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1068447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1213057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1094600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            947584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1071932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           855265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           775787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           777545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           733845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           816831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           787390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             30770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             30596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            31220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30747                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 473768462845                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                69570040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            734656112845                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34049.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52799.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11395104                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  472855                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13933644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               505956                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1645259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1791792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1948400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1093348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1093254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1019679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  853015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  830980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  769568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  671724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 604081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 575218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 443409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 247530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 161740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  92955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  49276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2016                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  33766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  34800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  30786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  30295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  30279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2548034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.092525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.795230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.670703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       112039      4.40%      4.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1434347     56.29%     60.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       149183      5.85%     66.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       276372     10.85%     77.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       122711      4.82%     82.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        47280      1.86%     84.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        57504      2.26%     86.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        43865      1.72%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       304733     11.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2548034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        30132                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     461.768021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     75.233864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  11834.502802                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383        30116     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::507904-524287           16      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30132                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.659531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.614920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.289809                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22064     73.22%     73.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1024      3.40%     76.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4635     15.38%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1321      4.38%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              515      1.71%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              277      0.92%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              119      0.39%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.24%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.15%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30132                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              890496512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1256704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                32127040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               891753216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32381184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3750.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       135.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3756.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        30.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  237410862000                       # Total gap between requests
system.mem_ctrls.avgGap                      16441.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       903168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    167037312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       233792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    136283328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    586038912                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     32127040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3804240.887768923305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 703579148.168906092644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 984757.083547326853                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 574040055.337238907814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2468459014.108132362366                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 135322552.582673102617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        14114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2618313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3653                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2134129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9163435                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       505956                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    532824050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 142967363314                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    140549928                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 117693669574                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 473321705979                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5587521764992                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37751.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54602.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38475.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55148.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     51653.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11043493.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8918723940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4740410400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         48310518060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1307615220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18740988240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100630691610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6424124640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       189073072110                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        796.396143                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15738339759                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7927660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213744833741                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           9274238820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           4929378630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         51035491920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1312746480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18740988240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     101758295820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5474563200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       192525703110                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        810.938997                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13252236771                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7927660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 216230936729                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                404                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       107340500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   207519630.745258                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          203    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    715170000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            203                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   215620712000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  21790121500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     34856635                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        34856635                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     34856635                       # number of overall hits
system.cpu1.icache.overall_hits::total       34856635                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5113                       # number of overall misses
system.cpu1.icache.overall_misses::total         5113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    375653000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    375653000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    375653000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    375653000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     34861748                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     34861748                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     34861748                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     34861748                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000147                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000147                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000147                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000147                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 73470.174066                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 73470.174066                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 73470.174066                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 73470.174066                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          626                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   208.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4763                       # number of writebacks
system.cpu1.icache.writebacks::total             4763                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          350                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          350                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          350                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          350                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4763                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4763                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4763                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4763                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    349906000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    349906000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    349906000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    349906000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000137                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000137                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 73463.363426                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73463.363426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 73463.363426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73463.363426                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4763                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     34856635                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       34856635                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    375653000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    375653000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     34861748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     34861748                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000147                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 73470.174066                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 73470.174066                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          350                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          350                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4763                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4763                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    349906000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    349906000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000137                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 73463.363426                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73463.363426                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           35355432                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4795                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7373.395620                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         69728259                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        69728259                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40056110                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40056110                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40056110                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40056110                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7933308                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7933308                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7933308                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7933308                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 543757348996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 543757348996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 543757348996                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 543757348996                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     47989418                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     47989418                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     47989418                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     47989418                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.165314                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.165314                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.165314                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.165314                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68541.061181                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68541.061181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68541.061181                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68541.061181                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     22883867                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         7169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           304508                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            101                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.150298                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.980198                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3095038                       # number of writebacks
system.cpu1.dcache.writebacks::total          3095038                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4860210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4860210                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4860210                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4860210                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3073098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3073098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3073098                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3073098                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 251048292500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 251048292500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 251048292500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 251048292500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.064037                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.064037                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.064037                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.064037                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81692.250784                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81692.250784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81692.250784                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81692.250784                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3095038                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     38723875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38723875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6935304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6935304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 470464093000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 470464093000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     45659179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     45659179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151893                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151893                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67836.116917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67836.116917                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3962207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3962207                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2973097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2973097                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 244232648500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 244232648500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.065115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065115                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82147.554722                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82147.554722                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1332235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1332235                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       998004                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       998004                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  73293255996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  73293255996                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2330239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2330239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.428284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.428284                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73439.841920                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73439.841920                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       898003                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       898003                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       100001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       100001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6815644000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6815644000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.042914                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.042914                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68155.758442                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68155.758442                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1550682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1550682                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        23286                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23286                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    570525500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    570525500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1573968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1573968                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.014794                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.014794                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24500.794469                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24500.794469                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          112                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        23174                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        23174                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    541141500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    541141500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014723                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014723                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23351.234142                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23351.234142                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1573504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1573504                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          340                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          340                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1924000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1924000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1573844                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1573844                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5658.823529                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5658.823529                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          340                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          340                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1584000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1584000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000216                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4658.823529                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4658.823529                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          515                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            515                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          993                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          993                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     15153000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     15153000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1508                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1508                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.658488                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.658488                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15259.818731                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15259.818731                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          993                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          993                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     14160000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     14160000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.658488                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.658488                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14259.818731                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14259.818731                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.934220                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           46280077                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3096829                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.944344                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.934220                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997944                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        105374278                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       105374278                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 237410833500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7114591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1065501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      6759362                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18617377                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14800557                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1062                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           760                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1822                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           207327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          207327                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        111959                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7002631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       321590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     12337589                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      9288322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21961790                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13721216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    526293120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       609664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    396194688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              936818688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33928486                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32575296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41247646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.145289                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.367405                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35477709     86.01%     86.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5547059     13.45%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 222878      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41247646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14640306920                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6173369209                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         160812466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4648926882                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7165957                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
