sv xpm --include "../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

verilog xil_defaultlib --include "../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242" \
"../../../weak_simulator.srcs/sources_1/new/define.v" \
"../../../weak_simulator.srcs/sources_1/new/Core.v" \
"../../../weak_simulator.srcs/sources_1/new/LUT_tgate.v" \
"../../../weak_simulator.srcs/sources_1/new/measureClifford.v" \
"../../../weak_simulator.srcs/sources_1/new/core_wrapper.v" \
"../../../weak_simulator.srcs/sources_1/new/uart.v" \

verilog fifo_generator_v13_2_10 --include "../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242" \
"../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/1443/simulation/fifo_generator_vlog_beh.v" \
"../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/1443/hdl/fifo_generator_v13_2_rfs.v" \

verilog xil_defaultlib --include "../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242" \
"../../bd/mainDesign/ip/mainDesign_fifo_generator_0_0/sim/mainDesign_fifo_generator_0_0.v" \
"../../../weak_simulator.gen/sources_1/bd/mainDesign/ip/mainDesign_core_wrapper_0_0/sim/mainDesign_core_wrapper_0_0.v" \
"../../bd/mainDesign/ip/mainDesign_uart_tx_0_0/sim/mainDesign_uart_tx_0_0.v" \
"../../bd/mainDesign/ip/mainDesign_uart_rx_0_0/sim/mainDesign_uart_rx_0_0.v" \
"../../bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0_clk_wiz.v" \
"../../bd/mainDesign/ip/mainDesign_clk_wiz_0_0/mainDesign_clk_wiz_0_0.v" \
"../../../weak_simulator.gen/sources_1/bd/mainDesign/sim/mainDesign.v" \
"../../../weak_simulator.gen/sources_1/bd/mainDesign/hdl/mainDesign_wrapper.v" \

sv xil_defaultlib --include "../../../weak_simulator.gen/sources_1/bd/mainDesign/ipshared/3242" \
"../../../weak_simulator.srcs/sim_1/new/testfixture.sv" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
