ğŸš€ RISC-V SoC Tapeout Journey â€“ Week 1, Day 1
RTL Design & Testbench Simulation Expedition








"Every waveform tells a story â€” and every testbench is the narrator"

ğŸŒŸ Mission Control Dashboard

Objective: Understand RTL design, build a testbench, simulate with iVerilog, and visualize signals in GTKWave.
Focus: Learn the roles of Design (DUT), Stimulus Generator (Testbench), and Stimulus Observer (Waveform & Monitors).

âš™ï¸ The Simulation Arsenal
Tool	Role	Command
âš¡ iVerilog	RTL compilation & simulation	iverilog good_mux.v tb_good_mux.v -o mux_sim
ğŸ“Š GTKWave	Waveform visualization	gtkwave tb_good_mux.vcd
âœï¸ Editor	Code authoring	nano / gedit / vim
ğŸ”„ RTL Simulation Flow
<div align="center">
graph TD
    A[ğŸ“ Design Module (DUT)] --> B[ğŸ¬ Stimulus Generator (Testbench)]
    B --> C[ğŸ“ Stimulus Observer ($monitor + VCD)]
    C --> D[âš¡ iVerilog Compiler + Simulator]
    D --> E[ğŸ“‚ VCD Output File]
    E --> F[ğŸ“Š GTKWave Waveform Viewer]
    
    style A fill:#ffcc99
    style B fill:#ccffcc
    style C fill:#ccccff
    style F fill:#ff9999

</div>

Flow Roles:

DUT â†’ Your RTL design (e.g., good_mux.v)

Stimulus Generator â†’ Inputs applied in TB (tb_good_mux.v)

Stimulus Observer â†’ $dumpfile, $dumpvars, $monitor record responses

Simulator â†’ Executes DUT + TB â†’ Generates .vcd

Viewer â†’ GTKWave for debugging

ğŸ§ª Lab Expedition Logs
Lab 1 â€“ Setup Verification

âœ… Cloned sky130RTLDesignAndSynthesisWorkshop repo

âœ… Navigated verilog_files/

âœ… Verified presence of design + testbench (good_mux.v, tb_good_mux.v)

Lab 2 â€“ First Simulation: Good MUX
iverilog good_mux.v tb_good_mux.v -o mux_sim
./mux_sim
gtkwave tb_good_mux.vcd


ğŸ“¸ Waveform captured in GTKWave

When sel=0 â†’ y=i0

When sel=1 â†’ y=i1

Lab 3 â€“ Testbench Anatomy

Key Elements in tb_good_mux.v:

Module declaration â€“ no ports

Signal declarations â€“ reg (inputs), wire (outputs)

DUT instantiation â€“ connects TB â†” design

Stimulus generation â€“ input sequences

Observers â€“ $monitor, $dumpfile, $dumpvars

initial begin
    sel = 0; i0 = 0; i1 = 0;
    #100 sel = 0; i0 = 1; i1 = 0;
    #100 sel = 1; i0 = 1; i1 = 0;
end

initial begin
    $monitor("t=%0t sel=%b i0=%b i1=%b y=%b", $time, sel, i0, i1, y);
end

Lab 4 â€“ Design Comparison (Good vs Bad MUX)
iverilog bad_mux.v tb_bad_mux.v -o bad_mux_sim
./bad_mux_sim
gtkwave tb_bad_mux.vcd


Analysis:

Good mux â†’ clean logic, correct behavior.

Bad mux â†’ unintended outputs, shows why coding style matters.

ğŸ“Š Key Learnings

Testbench = Stimulus + Observer

$dumpfile/$dumpvars essential for waveform logging.

$finish ensures simulation ends properly.

Comparing good vs bad design shows synthesis & functional pitfalls.

ğŸ“ Day 1 Deliverables

 Verified repo + files

 Simulated good_mux.v + TB

 Viewed waveforms in GTKWave

 Explored testbench structure

 Compared good vs bad mux design

Generated Files:

mux_sim â†’ simulation executable

tb_good_mux.vcd â†’ waveform database

<div align="center">
ğŸš€ Status: Week 1 â€“ Day 1 Completed

"Simulation mastered. Synthesis awaits!"

</div>
