;PCODE: $00000000 VOL: 0
	#ifndef __SLEEP_DEFINED__
;PCODE: $00000001 VOL: 0
	#define __SLEEP_DEFINED__
;PCODE: $00000002 VOL: 0
	.EQU __se_bit=0x80
;PCODE: $00000003 VOL: 0
	.EQU __sm_mask=0x70
;PCODE: $00000004 VOL: 0
	.EQU __sm_powerdown=0x20
;PCODE: $00000005 VOL: 0
	.EQU __sm_powersave=0x30
;PCODE: $00000006 VOL: 0
	.EQU __sm_standby=0x60
;PCODE: $00000007 VOL: 0
	.EQU __sm_ext_standby=0x70
;PCODE: $00000008 VOL: 0
	.EQU __sm_adc_noise_red=0x10
;PCODE: $00000009 VOL: 0
	.SET power_ctrl_reg=mcucr
;PCODE: $0000000A VOL: 0
	#endif
;PCODE: $0000000B VOL: 0
;PCODE: $0000000C VOL: 0
;	flags -> R17
;interrupt [11] void spi_isr(void)
; 0000 0008 {

	.CSEG
;PCODE: $0000000D VOL: 0
;PCODE: $0000000E VOL: 0
; 0000 0009 unsigned char data;
; 0000 000A data = SPDR;
;PCODE: $0000000F VOL: 0
;	data -> R17
;PCODE: $00000010 VOL: 0
;PCODE: $00000011 VOL: 0
; 0000 000B UDR = data;
;PCODE: $00000012 VOL: 0
;PCODE: $00000013 VOL: 0
; 0000 000C }
;PCODE: $00000014 VOL: 0
;PCODE: $00000015 VOL: 0
;PCODE: $00000016 VOL: 0
;PCODE: $00000017 VOL: 0
;void main(void)
; 0000 0010 {
;PCODE: $00000018 VOL: 0
; 0000 0011 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
;PCODE: $00000019 VOL: 0
;PCODE: $0000001A VOL: 0
; 0000 0012 // State: Bit7=T Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=0 Bit1=T Bit0=T
; 0000 0013 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
;PCODE: $0000001B VOL: 0
;PCODE: $0000001C VOL: 0
; 0000 0014 
; 0000 0015 DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
;PCODE: $0000001D VOL: 0
;PCODE: $0000001E VOL: 0
; 0000 0016 // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
; 0000 0017 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
;PCODE: $0000001F VOL: 0
;PCODE: $00000020 VOL: 0
; 0000 0018 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
; 0000 0019 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (1<<DDD1) | (0<<DDD0);
;PCODE: $00000021 VOL: 0
;PCODE: $00000022 VOL: 0
; 0000 001A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
; 0000 001B PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
;PCODE: $00000023 VOL: 0
;PCODE: $00000024 VOL: 0
; 0000 001C 
; 0000 001D // Timer/Counter 0 initialization
; 0000 001E // Clock source: System Clock
; 0000 001F // Clock value: Timer 0 Stopped
; 0000 0020 TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
;PCODE: $00000025 VOL: 0
;PCODE: $00000026 VOL: 0
; 0000 0021 TCNT0=0x00;
;PCODE: $00000027 VOL: 0
;PCODE: $00000028 VOL: 0
; 0000 0022 
; 0000 0023 // Timer/Counter 1 initialization
; 0000 0024 // Clock source: System Clock
; 0000 0025 // Clock value: Timer1 Stopped
; 0000 0026 // Mode: Normal top=0xFFFF
; 0000 0027 // OC1A output: Disconnected
; 0000 0028 // OC1B output: Disconnected
; 0000 0029 // Noise Canceler: Off
; 0000 002A // Input Capture on Falling Edge
; 0000 002B // Timer1 Overflow Interrupt: Off
; 0000 002C // Input Capture Interrupt: Off
; 0000 002D // Compare A Match Interrupt: Off
; 0000 002E // Compare B Match Interrupt: Off
; 0000 002F TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
;PCODE: $00000029 VOL: 0
;PCODE: $0000002A VOL: 0
; 0000 0030 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
;PCODE: $0000002B VOL: 0
;PCODE: $0000002C VOL: 0
; 0000 0031 TCNT1H=0x00;
;PCODE: $0000002D VOL: 0
;PCODE: $0000002E VOL: 0
; 0000 0032 TCNT1L=0x00;
;PCODE: $0000002F VOL: 0
;PCODE: $00000030 VOL: 0
; 0000 0033 ICR1H=0x00;
;PCODE: $00000031 VOL: 0
;PCODE: $00000032 VOL: 0
; 0000 0034 ICR1L=0x00;
;PCODE: $00000033 VOL: 0
;PCODE: $00000034 VOL: 0
; 0000 0035 OCR1AH=0x00;
;PCODE: $00000035 VOL: 0
;PCODE: $00000036 VOL: 0
; 0000 0036 OCR1AL=0x00;
;PCODE: $00000037 VOL: 0
;PCODE: $00000038 VOL: 0
; 0000 0037 OCR1BH=0x00;
;PCODE: $00000039 VOL: 0
;PCODE: $0000003A VOL: 0
; 0000 0038 OCR1BL=0x00;
;PCODE: $0000003B VOL: 0
;PCODE: $0000003C VOL: 0
; 0000 0039 
; 0000 003A // Timer/Counter 2 initialization
; 0000 003B // Clock source: System Clock
; 0000 003C // Clock value: Timer2 Stopped
; 0000 003D // Mode: Normal top=0xFF
; 0000 003E // OC2 output: Disconnected
; 0000 003F ASSR=0<<AS2;
;PCODE: $0000003D VOL: 0
;PCODE: $0000003E VOL: 0
; 0000 0040 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
;PCODE: $0000003F VOL: 0
;PCODE: $00000040 VOL: 0
; 0000 0041 TCNT2=0x00;
;PCODE: $00000041 VOL: 0
;PCODE: $00000042 VOL: 0
; 0000 0042 OCR2=0x00;
;PCODE: $00000043 VOL: 0
;PCODE: $00000044 VOL: 0
; 0000 0043 
; 0000 0044 // Timer(s)/Counter(s) Interrupt(s) initialization
; 0000 0045 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
;PCODE: $00000045 VOL: 0
;PCODE: $00000046 VOL: 0
; 0000 0046 
; 0000 0047 // External Interrupt(s) initialization
; 0000 0048 // INT0: Off
; 0000 0049 // INT1: Off
; 0000 004A MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
;PCODE: $00000047 VOL: 0
;PCODE: $00000048 VOL: 0
; 0000 004B 
; 0000 004C // USART initialization
; 0000 004D // Communication Parameters: 8 Data, 1 Stop, No Parity
; 0000 004E // USART Receiver: On
; 0000 004F // USART Transmitter: On
; 0000 0050 // USART Mode: Asynchronous
; 0000 0051 // USART Baud Rate: 9600
; 0000 0052 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
;PCODE: $00000049 VOL: 0
;PCODE: $0000004A VOL: 0
; 0000 0053 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
;PCODE: $0000004B VOL: 0
;PCODE: $0000004C VOL: 0
; 0000 0054 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
;PCODE: $0000004D VOL: 0
;PCODE: $0000004E VOL: 0
; 0000 0055 UBRRH=0x00;
;PCODE: $0000004F VOL: 0
;PCODE: $00000050 VOL: 0
; 0000 0056 UBRRL=0x2F;
;PCODE: $00000051 VOL: 0
;PCODE: $00000052 VOL: 0
; 0000 0057 
; 0000 0058 // Analog Comparator initialization
; 0000 0059 // Analog Comparator: Off
; 0000 005A // The Analog Comparator's positive input is
; 0000 005B // connected to the AIN0 pin
; 0000 005C // The Analog Comparator's negative input is
; 0000 005D // connected to the AIN1 pin
; 0000 005E ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
;PCODE: $00000053 VOL: 0
;PCODE: $00000054 VOL: 0
; 0000 005F SFIOR=(0<<ACME);
;PCODE: $00000055 VOL: 0
;PCODE: $00000056 VOL: 0
; 0000 0060 
; 0000 0061 // ADC initialization
; 0000 0062 // ADC disabled
; 0000 0063 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
;PCODE: $00000057 VOL: 0
;PCODE: $00000058 VOL: 0
; 0000 0064 
; 0000 0065 // SPI initialization
; 0000 0066 // SPI Type: Slave
; 0000 0067 // SPI Clock Rate: 460,800 kHz
; 0000 0068 // SPI Clock Phase: Cycle Start
; 0000 0069 // SPI Clock Polarity: Low
; 0000 006A // SPI Data Order: MSB First
; 0000 006B SPCR=(1<<SPIE) | (1<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (1<<SPR1) | (1<<SPR0);
;PCODE: $00000059 VOL: 0
;PCODE: $0000005A VOL: 0
; 0000 006C SPSR=(0<<SPI2X);
;PCODE: $0000005B VOL: 0
;PCODE: $0000005C VOL: 0
; 0000 006D 
; 0000 006E // Clear the SPI interrupt flag
; 0000 006F #asm
;PCODE: $0000005D VOL: 0
; 0000 0070         in   R30,SPSR
        in   R30,SPSR
;PCODE: $0000005E VOL: 0
; 0000 0071         in   R30,SPDR
        in   R30,SPDR
;PCODE: $0000005F VOL: 0
;PCODE: $00000060 VOL: 0
; 0000 0072     #endasm
; 0000 0073 
; 0000 0074 // TWI initialization
; 0000 0075 // TWI disabled
; 0000 0076 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
;PCODE: $00000061 VOL: 0
;PCODE: $00000062 VOL: 0
; 0000 0077 
; 0000 0078 // Globally enable interrupts
; 0000 0079 #asm("sei")
;PCODE: $00000063 VOL: 0
; 0000 007A 
; 0000 007B sei();
;PCODE: $00000064 VOL: 0
; 0000 007C while (1)
;PCODE: $00000065 VOL: 0
; 0000 007D {
; 0000 007E delay_ms(3000);
;PCODE: $00000066 VOL: 0
;PCODE: $00000067 VOL: 0
; 0000 007F UDR = 'E';
;PCODE: $00000068 VOL: 0
;PCODE: $00000069 VOL: 0
; 0000 0080 }
;PCODE: $0000006A VOL: 0
;PCODE: $0000006B VOL: 0
; 0000 0081 }
;PCODE: $0000006C VOL: 0
;PCODE: $0000006D VOL: 0
;PCODE: $0000006E VOL: 0
