Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar  7 20:55:02 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.903        0.000                      0                  251        0.188        0.000                      0                  251        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.903        0.000                      0                  251        0.188        0.000                      0                  251        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.828ns (21.598%)  route 3.006ns (78.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.939     7.839    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.963 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.435     8.398    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.522 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.519     9.042    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.509    14.913    shifterTest/CLK
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[0]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X63Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.945    shifterTest/FSM_sequential_M_testCase_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.828ns (21.598%)  route 3.006ns (78.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.939     7.839    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.963 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.435     8.398    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.522 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.519     9.042    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.509    14.913    shifterTest/CLK
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[1]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X63Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.945    shifterTest/FSM_sequential_M_testCase_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.828ns (21.598%)  route 3.006ns (78.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.939     7.839    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.963 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.435     8.398    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.522 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.519     9.042    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.509    14.913    shifterTest/CLK
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[2]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X63Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.945    shifterTest/FSM_sequential_M_testCase_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/FSM_sequential_M_testCase_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.828ns (21.598%)  route 3.006ns (78.402%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 f  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.939     7.839    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.963 r  buttoncond_gen_0[3].buttoncond/FSM_sequential_M_testCase_q[3]_i_3/O
                         net (fo=1, routed)           0.435     8.398    shifterTest/FSM_sequential_M_testCase_q_reg[0]_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.522 r  shifterTest/FSM_sequential_M_testCase_q[3]_i_1/O
                         net (fo=4, routed)           0.519     9.042    shifterTest/FSM_sequential_M_testCase_q[3]_i_1_n_0
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.509    14.913    shifterTest/CLK
    SLICE_X63Y56         FDRE                                         r  shifterTest/FSM_sequential_M_testCase_q_reg[3]/C
                         clock pessimism              0.272    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X63Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.945    shifterTest/FSM_sequential_M_testCase_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 1.841ns (51.960%)  route 1.702ns (48.040%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.626     5.210    seg/ctr/CLK
    SLICE_X59Y52         FDRE                                         r  seg/ctr/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  seg/ctr/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.764     6.430    seg/ctr/M_ctr_q[3]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.952 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.952    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.180 r  seg/ctr/M_ctr_d0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.180    seg/ctr/M_ctr_d0_carry__1_n_0
    SLICE_X58Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.294 r  seg/ctr/M_ctr_d0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.294    seg/ctr/M_ctr_d0_carry__2_n_0
    SLICE_X58Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.516 r  seg/ctr/M_ctr_d0_carry__3/O[0]
                         net (fo=1, routed)           0.938     8.454    seg/ctr/data0[17]
    SLICE_X61Y54         LUT5 (Prop_lut5_I4_O)        0.299     8.753 r  seg/ctr/M_ctr_q[17]_i_1/O
                         net (fo=1, routed)           0.000     8.753    seg/ctr/M_ctr_d[17]
    SLICE_X61Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.508    14.912    seg/ctr/CLK
    SLICE_X61Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X61Y54         FDRE (Setup_fdre_C_D)        0.029    15.178    seg/ctr/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.406%)  route 2.438ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.586     7.487    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.611 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.739     8.350    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.506    14.910    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.942    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.406%)  route 2.438ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.586     7.487    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.611 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.739     8.350    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.506    14.910    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.942    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.406%)  route 2.438ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.586     7.487    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.611 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.739     8.350    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.506    14.910    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.942    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.704ns (22.406%)  route 2.438ns (77.594%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.624     5.208    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           1.112     6.776    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]
    SLICE_X64Y60         LUT4 (Prop_lut4_I1_O)        0.124     6.900 r  buttoncond_gen_0[3].buttoncond/M_last_q_i_2/O
                         net (fo=3, routed)           0.586     7.487    buttoncond_gen_0[3].buttoncond/M_last_q_i_2_n_0
    SLICE_X64Y57         LUT5 (Prop_lut5_I0_O)        0.124     7.611 r  buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.739     8.350    buttoncond_gen_0[3].buttoncond/M_ctr_q[0]_i_2__0_n_0
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.506    14.910    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X65Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.942    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 seg/ctr/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/ctr/M_ctr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.613ns (48.286%)  route 1.728ns (51.714%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.626     5.210    seg/ctr/CLK
    SLICE_X59Y52         FDRE                                         r  seg/ctr/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  seg/ctr/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.764     6.430    seg/ctr/M_ctr_q[3]
    SLICE_X58Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.952 r  seg/ctr/M_ctr_d0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.952    seg/ctr/M_ctr_d0_carry_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.066 r  seg/ctr/M_ctr_d0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.066    seg/ctr/M_ctr_d0_carry__0_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.288 r  seg/ctr/M_ctr_d0_carry__1/O[0]
                         net (fo=1, routed)           0.963     8.252    seg/ctr/data0[9]
    SLICE_X61Y54         LUT5 (Prop_lut5_I4_O)        0.299     8.551 r  seg/ctr/M_ctr_q[9]_i_1/O
                         net (fo=1, routed)           0.000     8.551    seg/ctr/M_ctr_d[9]
    SLICE_X61Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.508    14.912    seg/ctr/CLK
    SLICE_X61Y54         FDRE                                         r  seg/ctr/M_ctr_q_reg[9]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X61Y54         FDRE (Setup_fdre_C_D)        0.031    15.180    seg/ctr/M_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  6.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.594     1.538    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X64Y52         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.702 r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.118     1.820    buttoncond_gen_0[1].buttoncond/sync/M_pipe_d[1]
    SLICE_X60Y52         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.863     2.052    buttoncond_gen_0[1].buttoncond/sync/CLK
    SLICE_X60Y52         FDRE                                         r  buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X60Y52         FDRE (Hold_fdre_C_D)         0.059     1.632    buttoncond_gen_0[1].buttoncond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 shifterTest/M_checkoff_reg_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shifterTest/M_checkoff_reg_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.593     1.537    shifterTest/CLK
    SLICE_X65Y56         FDRE                                         r  shifterTest/M_checkoff_reg_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  shifterTest/M_checkoff_reg_q_reg[8]/Q
                         net (fo=2, routed)           0.087     1.765    shifterTest/M_checkoff_reg_q[8]
    SLICE_X64Y56         LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  shifterTest/M_checkoff_reg_q[8]_i_1/O
                         net (fo=1, routed)           0.056     1.866    shifterTest/M_checkoff_reg_q[8]_i_1_n_0
    SLICE_X65Y56         FDRE                                         r  shifterTest/M_checkoff_reg_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.863     2.053    shifterTest/CLK
    SLICE_X65Y56         FDRE                                         r  shifterTest/M_checkoff_reg_q_reg[8]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X65Y56         FDRE (Hold_fdre_C_D)         0.070     1.607    shifterTest/M_checkoff_reg_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.592     1.536    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.117     1.794    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X65Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.862     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y58         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.591     1.535    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.118     1.794    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.051    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y61         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.591     1.535    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.118     1.794    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.902 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.902    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.051    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y60         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.640    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.592     1.536    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y59         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.796    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.904    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X65Y59         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.862     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y59         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.641    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.592     1.536    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.797    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.905    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X65Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.862     2.052    buttoncond_gen_0[3].buttoncond/CLK
    SLICE_X65Y57         FDRE                                         r  buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    buttoncond_gen_0[3].buttoncond/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.592     1.536    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y56         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.825    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
    SLICE_X60Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X60Y56         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.051    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y56         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y56         FDRE (Hold_fdre_C_D)         0.134     1.670    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.591     1.535    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.825    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
    SLICE_X60Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.935 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X60Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.860     2.050    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y57         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X60Y57         FDRE (Hold_fdre_C_D)         0.134     1.669    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.592     1.536    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.826    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
    SLICE_X60Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.936 r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.936    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]_i_3_n_5
    SLICE_X60Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.861     2.051    buttoncond_gen_0[1].buttoncond/CLK
    SLICE_X60Y53         FDRE                                         r  buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X60Y53         FDRE (Hold_fdre_C_D)         0.134     1.670    buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y57   buttoncond_gen_0[1].buttoncond/M_ctr_q_reg[18]/C



