# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../../FPGA - Circuitos Lógicos Programables/Codigos/sum1b/Fuentes/sum1b.vhd" \
"../../../../../../../../FPGA - Circuitos Lógicos Programables/Codigos/sum2b/Fuentes/sum2b.vhd" \
"../../../../../../../../FPGA - Circuitos Lógicos Programables/Codigos/sum2b/Fuentes/sum2b_tb.vhd" \

# Do not sort compile order
nosort
