{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666113991574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666113991575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 01:26:31 2022 " "Processing started: Wed Oct 19 01:26:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666113991575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666113991575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666113991575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666113991919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_vhd_tst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traffic_vhd_tst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic_vhd_tst-traffic_arch " "Found design unit 1: traffic_vhd_tst-traffic_arch" {  } { { "traffic_vhd_tst.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic_vhd_tst.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992414 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic_vhd_tst " "Found entity 1: traffic_vhd_tst" {  } { { "traffic_vhd_tst.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic_vhd_tst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666113992414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file traffic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666113992415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic " "Elaborating entity \"traffic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666113992446 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DX " "Converted elements in bus name \"DX\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DX\[7..0\] DX7..0 " "Converted element name(s) from \"DX\[7..0\]\" to \"DX7..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992447 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666113992447 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DX1 " "Converted elements in bus name \"DX1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DX1\[3..0\] DX13..0 " "Converted element name(s) from \"DX1\[3..0\]\" to \"DX13..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992448 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666113992448 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "DX2 " "Converted elements in bus name \"DX2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "DX2\[3..0\] DX23..0 " "Converted element name(s) from \"DX2\[3..0\]\" to \"DX23..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992448 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666113992448 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NB " "Converted elements in bus name \"NB\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NB\[7..0\] NB7..0 " "Converted element name(s) from \"NB\[7..0\]\" to \"NB7..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992448 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666113992448 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NB1 " "Converted elements in bus name \"NB1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NB1\[3..0\] NB13..0 " "Converted element name(s) from \"NB1\[3..0\]\" to \"NB13..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992448 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666113992448 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "NB2 " "Converted elements in bus name \"NB2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "NB2\[3..0\] NB23..0 " "Converted element name(s) from \"NB2\[3..0\]\" to \"NB23..0\"" {  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992448 ""}  } { { "traffic.bdf" "" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1666113992448 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time.vhd 2 1 " "Using design file time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 time-behav " "Found design unit 1: time-behav" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992461 ""} { "Info" "ISGN_ENTITY_NAME" "1 time " "Found entity 1: time" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666113992461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time time:inst6 " "Elaborating entity \"time\" for hierarchy \"time:inst6\"" {  } { { "traffic.bdf" "inst6" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 216 568 768 360 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992463 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT time.vhd(31) " "VHDL Process Statement warning at time.vhd(31): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992465 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(71) " "VHDL Process Statement warning at time.vhd(71): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992466 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(72) " "VHDL Process Statement warning at time.vhd(72): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992466 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(73) " "VHDL Process Statement warning at time.vhd(73): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992466 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DXT time.vhd(74) " "VHDL Process Statement warning at time.vhd(74): signal \"DXT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992466 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(75) " "VHDL Process Statement warning at time.vhd(75): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992467 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(76) " "VHDL Process Statement warning at time.vhd(76): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992467 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(77) " "VHDL Process Statement warning at time.vhd(77): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992467 "|traffic|time:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NBT time.vhd(78) " "VHDL Process Statement warning at time.vhd(78): signal \"NBT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992467 "|traffic|time:inst6"}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behav " "Found design unit 1: control-behav" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992504 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666113992504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst5 " "Elaborating entity \"control\" for hierarchy \"control:inst5\"" {  } { { "traffic.bdf" "inst5" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 208 248 432 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992507 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT control.vhd(22) " "VHDL Process Statement warning at control.vhd(22): signal \"COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992507 "|traffic|control:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S control.vhd(49) " "VHDL Process Statement warning at control.vhd(49): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1666113992507 "|traffic|control:inst"}
{ "Warning" "WSGN_SEARCH_FILE" "display.vhd 2 1 " "Using design file display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behav " "Found design unit 1: display-behav" {  } { { "display.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/display.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992519 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666113992519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1666113992519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst3 " "Elaborating entity \"display\" for hierarchy \"display:inst3\"" {  } { { "traffic.bdf" "inst3" { Schematic "D:/class/STUDY/EDADesign/traffic lights/traffic/traffic.bdf" { { 424 576 760 504 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666113992520 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "control:inst5\|S\[1\] control:inst5\|S\[1\]~_emulated control:inst5\|S\[1\]~1 " "Register \"control:inst5\|S\[1\]\" is converted into an equivalent circuit using register \"control:inst5\|S\[1\]~_emulated\" and latch \"control:inst5\|S\[1\]~1\"" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1666113993059 "|traffic|control:inst5|S[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1666113993059 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst5\|S\[0\] Low " "Register control:inst5\|S\[0\] will power up to Low" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time:inst6\|COUNT\[3\] High " "Register time:inst6\|COUNT\[3\] will power up to High" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time:inst6\|COUNT\[2\] High " "Register time:inst6\|COUNT\[2\] will power up to High" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time:inst6\|COUNT\[1\] High " "Register time:inst6\|COUNT\[1\] will power up to High" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "time:inst6\|COUNT\[0\] High " "Register time:inst6\|COUNT\[0\] will power up to High" {  } { { "time.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/time.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst5\|COUNT\[3\] High " "Register control:inst5\|COUNT\[3\] will power up to High" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst5\|COUNT\[2\] High " "Register control:inst5\|COUNT\[2\] will power up to High" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst5\|COUNT\[1\] High " "Register control:inst5\|COUNT\[1\] will power up to High" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control:inst5\|COUNT\[0\] High " "Register control:inst5\|COUNT\[0\] will power up to High" {  } { { "control.vhd" "" { Text "D:/class/STUDY/EDADesign/traffic lights/traffic/control.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1666113993132 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1666113993132 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666113993308 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666113993674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666113993674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666113993707 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666113993707 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666113993707 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666113993707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666113993748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 01:26:33 2022 " "Processing ended: Wed Oct 19 01:26:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666113993748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666113993748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666113993748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666113993748 ""}
