<root><simulation><result_generated_time />2023-05-24 01:16:35<layer><layer_spec />{'B': 1, 'K': 1000, 'C': 1280, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1280000<total_data_size_element />{'W': 1280000, 'I': 1280, 'O': 1000}<total_data_reuse />{'W': 1, 'I': 1000.0, 'O': 1280}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 8, 'C': 0, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 3)], [('C', 160)], [('K', 21)]]<I />[[('K', 3)], [('C', 160), ('K', 21)], []]<O />[[('K', 3), ('C', 160)], [], [('K', 21)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [15.87, 3.0, 21.0, 1.0], 'O': [8.0, 160, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 487616, 10240000], 'I': [8, 10240, 10240], 'O': [24, 376, 8000], 'O_partial': [24, 0, 0], 'O_final': [0, 376, 8000]}<actual_mem_utilization_individual />{'W': [0.05, 0.06, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.05, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.06, 0.0], 'I': [0.02, 0.06, 0.0], 'O': [0.05, 0.06, 0.0]}<effective_mem_size_bit />{'W': [8, 3048, 487616], 'I': [8, 10240, 10240], 'O': [24, 376, 384], 'O_partial': [24, 0, 0], 'O_final': [0, 376, 384]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1280000, 1280000], [1290240, 1280000], [1280000, 0]]<I />[[26880, 26880], [26880, 1280], [1280, 0]]<O />[[(159000, 160000), (1000, 0)], [(0, 1008), (1000, 0)], [(0, 1000), (0, 0)]]<O_partial />[[(159000, 160000), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1000, 0)], [(0, 1008), (1000, 0)], [(0, 1000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[160000, 160000], [80640, 80000], [5000, 0]]<I />[[3360, 3360], [1680, 80], [5, 0]]<O />[[(19875, 20000), (125, 0)], [(0, 63), (62, 0)], [(0, 4), (0, 0)]]<O_partial />[([19875, 20000], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [125, 0]), ([0, 63], [62, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1280000<idle />10240</mac_count></basic_info><energy><total_energy />2809421.3<mem_energy_breakdown><W />[112.1, 3980.6, 6659.2]<I />[2.4, 46.1, 6.7]<O />[14.0, 3.1, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2798080.0<idle_MAC />512.0<total />2798592.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1183<utilization_without_data_loading />0.124<utilization_spatial />0.9921<utilization_temporal_with_data_loading />0.1192<mac_utilize_temporal_without_data_loading />0.125</mac_array_utilization><latency><latency_cycle_with_data_loading />84540<latency_cycle_without_data_loading />80619<ideal_computing_cycle />10080<data_loading><load_cycle_total />3921<load_cycle_individual />{'W': [24, 3840, 0], 'I': [1, 80, 0]}<load_cycle_combined />{'W': 3840, 'I': 80}</data_loading><mem_stalling><mem_stall_cycle_total />70539<mem_stall_cycle_individual />{'W': [[-10079], [-10077, 70539], [67200, -4800]], 'I': [[-10079], [-10077, -6718], [-10080, -10080]], 'O': [[-10080], [-10080, -10017], [-10017, -10080]]}<mem_stall_cycle_shared />{'W': [[-10079], [-10077, 70539], [67200, 0]], 'I': [[-10079], [-10077, 70539], [67200, 0]], 'O': [[-10080], [-10080, -10017], [-10017, -10080]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 487616, 10240000], 'I': [8, 10240, 10240], 'O': [24, 376, 8000], 'O_partial': [24, 0, 0], 'O_final': [0, 376, 8000]}<data_size_each_level_total />{'W': [3072, 487616, 10240000], 'I': [64, 10240, 10240], 'O': [384, 376, 8000]}<loop_cycles_each_level />{'W': [3, 480, 10080], 'I': [3, 10080, 10080], 'O': [480, 480, 10080]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [3, 21, 1], 'O': [160, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 1024.0]], 'I': [[8.0, 2.7], [21.3, 1.0], [1.0, 1.0]], 'O': [[8.0, 0.1], [0.8, 0.8], [0.8, 0.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 1024.0]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 1.0]], 'O': [[8.0, 8.0], [128.0, 0.8], [0.8, 0.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [1024.0, 1024.0], [1024.0, 0]], 'I': [[8.0, 2.7], [21.3, 1.0], [1.0, 0]], 'O': [[8.0, 0.1], [0.8, 0.8], [0.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [1046.1, 1025.8], [1025.0, 0.8]], 'I': [[8.0, 2.7], [1046.1, 1025.8], [1025.0, 0.8]], 'O': [[8.0, 0.1], [1046.1, 1025.8], [1025.0, 0.8]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 10080], [3, 3, 3360], [480, 480, 21]], 'I': [[1, 1, 10080], [3, 3, 3360], [10080, 10080, 1]], 'O': [[1, 1, 10080], [480, 480, 21], [480, 480, 21]]}<trans_time_real />{'W': [[0, 1, 10080], [[0, 3, 3360], [24, 3, 3360]], [[3840, 480, 21], [240, 480, 21]]], 'I': [[0, 1, 10080], [[0, 3, 3360], [0, 3, 3360]], [[80, 10080, 1], [5, 10080, 1]]], 'O': [[0, 1, 10080], [[0, 480, 21], [3, 480, 21]], [[3, 480, 21], [0, 480, 21]]]}<single_stall_cycle />{'W': [[-1], [-3, 21], [3360, -240]], 'I': [[-1], [-3, -2], [-10000, -10075]], 'O': [[-1], [-480, -477], [-477, -480]]}<single_stall_count />{'W': [10079, 3359, 20], 'I': [10079, 3359, 0], 'O': [10080, 21, 21]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [9600, 0], 'I': [0, 0], 'O': [63, 0]}, 1: {'W': [10077, 9600], 'I': [0, 0], 'O': [63, 63]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-480, -10080], [-10017, -10080]], 1: [[-3, -480], [-10017, -10017]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>