// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynq_filters_CvtColor_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 4'b100;
parameter    ap_ST_st8_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv9_1E0 = 9'b111100000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv10_280 = 10'b1010000000;
parameter    ap_const_lv10_1 = 10'b1;
parameter    ap_const_lv32_16 = 32'b10110;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv28_74BC6 = 28'b1110100101111000110;
parameter    ap_const_lv30_259168 = 30'b1001011001000101101000;
parameter    ap_const_lv29_1322D0 = 29'b100110010001011010000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_22;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_51;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg   [0:0] exitcond_reg_266;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_V_blk_n;
reg   [0:0] ap_reg_ppstg_exitcond_reg_266_pp0_iter3;
reg   [9:0] j_reg_126;
wire   [0:0] exitcond2_fu_137_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_83;
wire   [8:0] i_1_fu_143_p2;
reg   [8:0] i_1_reg_261;
wire   [0:0] exitcond_fu_149_p2;
reg    ap_sig_96;
reg    ap_sig_100;
reg   [0:0] ap_reg_ppstg_exitcond_reg_266_pp0_iter1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_266_pp0_iter2;
wire   [9:0] j_1_fu_155_p2;
reg   [7:0] tmp_132_reg_275;
reg   [7:0] tmp_133_reg_280;
reg   [7:0] ap_reg_ppstg_tmp_133_reg_280_pp0_iter2;
reg   [7:0] tmp_134_reg_285;
reg   [7:0] ap_reg_ppstg_tmp_134_reg_285_pp0_iter2;
wire   [28:0] r_V_i_fu_251_p2;
reg   [28:0] r_V_i_reg_290;
wire   [29:0] grp_fu_241_p3;
reg   [29:0] r_V_1_reg_295;
reg   [7:0] p_Val2_23_reg_300;
reg   [0:0] tmp_128_reg_305;
reg   [8:0] i_reg_115;
reg    ap_sig_150;
reg    ap_sig_cseq_ST_st8_fsm_3;
reg    ap_sig_158;
wire   [28:0] grp_fu_233_p3;
wire   [7:0] tmp_7_i_i_i_fu_189_p1;
wire   [7:0] p_Val2_24_fu_199_p2;
wire   [0:0] tmp_129_fu_192_p3;
wire   [0:0] tmp_130_fu_204_p3;
wire   [0:0] p_Result_2_i_i_i_not_fu_212_p2;
wire   [0:0] not_carry_fu_218_p2;
wire   [7:0] grp_fu_233_p0;
wire   [19:0] grp_fu_233_p1;
wire   [7:0] grp_fu_241_p0;
wire   [22:0] grp_fu_241_p1;
wire   [28:0] grp_fu_241_p2;
wire   [7:0] r_V_i_fu_251_p0;
wire   [21:0] r_V_i_fu_251_p1;
reg   [3:0] ap_NS_fsm;
wire   [27:0] grp_fu_233_p00;
wire   [29:0] grp_fu_241_p00;
wire   [29:0] grp_fu_241_p20;
wire   [28:0] r_V_i_fu_251_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
end

pynq_filters_mac_muladd_8ns_20ns_29ns_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 29 ))
pynq_filters_mac_muladd_8ns_20ns_29ns_29_1_U31(
    .din0(grp_fu_233_p0),
    .din1(grp_fu_233_p1),
    .din2(r_V_i_reg_290),
    .dout(grp_fu_233_p3)
);

pynq_filters_mac_muladd_8ns_23ns_29ns_30_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 23 ),
    .din2_WIDTH( 29 ),
    .dout_WIDTH( 30 ))
pynq_filters_mac_muladd_8ns_23ns_29ns_30_1_U32(
    .din0(grp_fu_241_p0),
    .din1(grp_fu_241_p1),
    .din2(grp_fu_241_p2),
    .dout(grp_fu_241_p3)
);

pynq_filters_mul_mul_8ns_22ns_29_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 29 ))
pynq_filters_mul_mul_8ns_22ns_29_1_U33(
    .din0(r_V_i_fu_251_p0),
    .din1(r_V_i_fu_251_p1),
    .dout(r_V_i_fu_251_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_137_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & ~(1'b0 == exitcond_fu_149_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & (1'b0 == exitcond_fu_149_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b1;
        end else if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & ~(1'b0 == exitcond_fu_149_p2)))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2))) begin
            ap_reg_ppiten_pp0_it4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_3)) begin
        i_reg_115 <= i_1_reg_261;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_150)) begin
        i_reg_115 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & (1'b0 == exitcond_fu_149_p2))) begin
        j_reg_126 <= j_1_fu_155_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == exitcond2_fu_137_p2))) begin
        j_reg_126 <= ap_const_lv10_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)))) begin
        ap_reg_ppstg_exitcond_reg_266_pp0_iter1 <= exitcond_reg_266;
        exitcond_reg_266 <= exitcond_fu_149_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100))) begin
        ap_reg_ppstg_exitcond_reg_266_pp0_iter2 <= ap_reg_ppstg_exitcond_reg_266_pp0_iter1;
        ap_reg_ppstg_exitcond_reg_266_pp0_iter3 <= ap_reg_ppstg_exitcond_reg_266_pp0_iter2;
        ap_reg_ppstg_tmp_133_reg_280_pp0_iter2 <= tmp_133_reg_280;
        ap_reg_ppstg_tmp_134_reg_285_pp0_iter2 <= tmp_134_reg_285;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_1_reg_261 <= i_1_fu_143_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & (1'b0 == ap_reg_ppstg_exitcond_reg_266_pp0_iter2))) begin
        p_Val2_23_reg_300 <= {{grp_fu_241_p3[ap_const_lv32_1D : ap_const_lv32_16]}};
        tmp_128_reg_305 <= grp_fu_241_p3[ap_const_lv32_15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & (1'b0 == ap_reg_ppstg_exitcond_reg_266_pp0_iter2))) begin
        r_V_1_reg_295 <= grp_fu_241_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & (1'b0 == ap_reg_ppstg_exitcond_reg_266_pp0_iter1))) begin
        r_V_i_reg_290 <= r_V_i_fu_251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (exitcond_reg_266 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)))) begin
        tmp_132_reg_275 <= p_src_data_stream_0_V_dout;
        tmp_133_reg_280 <= p_src_data_stream_1_V_dout;
        tmp_134_reg_285 <= p_src_data_stream_2_V_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_137_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == exitcond2_fu_137_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_51) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_83) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_158) begin
        ap_sig_cseq_ST_st8_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_266_pp0_iter3))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppstg_exitcond_reg_266_pp0_iter3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_266 == 1'b0))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_266 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_266 == 1'b0))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_266 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_266 == 1'b0))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (1'b1 == ap_reg_ppiten_pp0_it1) & (exitcond_reg_266 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_150) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (~(1'b0 == exitcond2_fu_137_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & ~(1'b0 == exitcond_fu_149_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & ~(1'b1 == ap_reg_ppiten_pp0_it3)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_96) | ((1'b1 == ap_reg_ppiten_pp0_it4) & ap_sig_100)) & ~(1'b0 == exitcond_fu_149_p2) & ~(1'b1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_st8_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        end
        ap_ST_st8_fsm_3 : begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    ap_sig_100 = ((1'b0 == ap_reg_ppstg_exitcond_reg_266_pp0_iter3) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_150 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_sig_158 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_22 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_51 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_83 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_96 = (((exitcond_reg_266 == 1'b0) & (p_src_data_stream_0_V_empty_n == 1'b0)) | ((exitcond_reg_266 == 1'b0) & (p_src_data_stream_1_V_empty_n == 1'b0)) | ((exitcond_reg_266 == 1'b0) & (p_src_data_stream_2_V_empty_n == 1'b0)));
end

assign exitcond2_fu_137_p2 = ((i_reg_115 == ap_const_lv9_1E0) ? 1'b1 : 1'b0);

assign exitcond_fu_149_p2 = ((j_reg_126 == ap_const_lv10_280) ? 1'b1 : 1'b0);

assign grp_fu_233_p0 = grp_fu_233_p00;

assign grp_fu_233_p00 = ap_reg_ppstg_tmp_134_reg_285_pp0_iter2;

assign grp_fu_233_p1 = ap_const_lv28_74BC6;

assign grp_fu_241_p0 = grp_fu_241_p00;

assign grp_fu_241_p00 = ap_reg_ppstg_tmp_133_reg_280_pp0_iter2;

assign grp_fu_241_p1 = ap_const_lv30_259168;

assign grp_fu_241_p2 = grp_fu_241_p20;

assign grp_fu_241_p20 = grp_fu_233_p3;

assign i_1_fu_143_p2 = (i_reg_115 + ap_const_lv9_1);

assign j_1_fu_155_p2 = (j_reg_126 + ap_const_lv10_1);

assign not_carry_fu_218_p2 = (tmp_130_fu_204_p3 | p_Result_2_i_i_i_not_fu_212_p2);

assign p_Result_2_i_i_i_not_fu_212_p2 = (tmp_129_fu_192_p3 ^ 1'b1);

assign p_Val2_24_fu_199_p2 = (p_Val2_23_reg_300 + tmp_7_i_i_i_fu_189_p1);

assign p_dst_data_stream_V_din = ((not_carry_fu_218_p2[0:0] === 1'b1) ? p_Val2_24_fu_199_p2 : ap_const_lv8_FF);

assign r_V_i_fu_251_p0 = r_V_i_fu_251_p00;

assign r_V_i_fu_251_p00 = tmp_132_reg_275;

assign r_V_i_fu_251_p1 = ap_const_lv29_1322D0;

assign tmp_129_fu_192_p3 = r_V_1_reg_295[ap_const_lv32_1D];

assign tmp_130_fu_204_p3 = p_Val2_24_fu_199_p2[ap_const_lv32_7];

assign tmp_7_i_i_i_fu_189_p1 = tmp_128_reg_305;

endmodule //pynq_filters_CvtColor_1
