// Seed: 2480432897
module module_0 (
    output uwire id_0,
    input tri id_1,
    output wor id_2,
    output tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6
);
  assign id_0 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output uwire id_2,
    output tri id_3,
    output wire id_4,
    output tri0 id_5,
    input tri1 id_6,
    output wire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input wor id_11,
    input wire id_12,
    input wand id_13,
    input tri0 id_14,
    input wand id_15,
    output tri0 id_16,
    output uwire id_17,
    output wand id_18
);
  assign id_9 = id_15;
  module_0(
      id_4, id_10, id_1, id_5, id_0, id_6, id_4
  );
  tri  id_20 = 1;
  wire id_21;
  wire id_22;
endmodule
