{"Source Block": ["oh/elink/dv/dv_elink.v@43:53@HdlIdDef", "   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n \n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@40:50", "   wire [7:0]\t\tdata_n;\t\t\t// From elink of elink.v\n   wire [7:0]\t\tdata_p;\t\t\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n"], ["oh/elink/dv/dv_elink.v@42:52", "   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n"], ["oh/elink/dv/dv_elink.v@38:48", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tdata_n;\t\t\t// From elink of elink.v\n   wire [7:0]\t\tdata_p;\t\t\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n"], ["oh/elink/dv/dv_elink.v@44:54", "   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n \n   wire [3:0] \t\tcolid;\n"], ["oh/elink/dv/dv_elink.v@37:47", "   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tdata_n;\t\t\t// From elink of elink.v\n   wire [7:0]\t\tdata_p;\t\t\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n"], ["oh/elink/dv/dv_elink.v@45:55", "   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n \n   wire [3:0] \t\tcolid;\n   wire [3:0] \t\trowid;\n"], ["oh/elink/dv/dv_elink.v@41:51", "   wire [7:0]\t\tdata_p;\t\t\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n"], ["oh/elink/dv/dv_elink_system.v@131:141", "   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n   wire [31:0] \t\tdv_axi_rdata; //restricted to 32 bits here\n   wire \t\temaxi_emrq_rd_en;\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dv_elink.v@39:49", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire [7:0]\t\tdata_n;\t\t\t// From elink of elink.v\n   wire [7:0]\t\tdata_p;\t\t\t// From elink of elink.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n"], ["oh/elink/dv/dv_elink_system.v@129:139", "   wire [DW-1:0]\tesaxi_emrr_data;\t// From emem of ememory.v\n   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n"], ["oh/elink/dv/dv_elink_system.v@130:140", "   wire\t\t\tframe_n;\t\t// From elink of elink.v\n   wire\t\t\tframe_p;\t\t// From elink of elink.v\n   wire\t\t\tlclk_n;\t\t\t// From elink of elink.v\n   wire\t\t\tlclk_p;\t\t\t// From elink of elink.v\n   wire\t\t\trd_wait_n;\t\t// From elink of elink.v\n   wire\t\t\trd_wait_p;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_n;\t\t// From elink of elink.v\n   wire\t\t\twr_wait_p;\t\t// From elink of elink.v\n   // End of automatics\n\n   wire [31:0] \t\tdv_axi_rdata; //restricted to 32 bits here\n"]], "Diff Content": {"Delete": [[48, "   wire\t\t\trxrd_wait;\t\t// From emem of ememory.v\n"]], "Add": []}}