/data/vpulav2/Work/GoldMine/Runtime/goldmine.out/xilinx_fpga_config_int/xilinx_fpga_config_int_bench.v:56: warning: output port init_O is coerced to inout.
