\hypertarget{classregister__file}{\section{register\-\_\-file \-Entity \-Reference}
\label{classregister__file}\index{register\-\_\-file@{register\-\_\-file}}
}


\-The register file contains all registers for a \-M\-I\-P\-S processor to function.  


\subsection*{\-Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classregister__file_1_1behavioral}{behavioral} architecture
\begin{DoxyCompactList}\small\item\em \-The architecture of this component is based on an array of 32 32-\/bit words. \end{DoxyCompactList}\end{DoxyCompactItemize}
\*
\*
\subsection*{\-Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classregister__file_ae5e9fe74cd98136dd9bfe9fe944036a6}{clk}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } 
\begin{DoxyCompactList}\small\item\em clock signal \end{DoxyCompactList}\item 
\hyperlink{classregister__file_a5ed2152c539c2ceb0607980c27b3b855}{\-Read\-\_\-reg\-\_\-1}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   25    downto    21  ) } 
\begin{DoxyCompactList}\small\item\em \-First read register adress input. \end{DoxyCompactList}\item 
\hyperlink{classregister__file_a5f618c16ce27d5d1fbb470a067cd0ddf}{\-Read\-\_\-reg\-\_\-2}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   20    downto    16  ) } 
\begin{DoxyCompactList}\small\item\em \-Second read register adress input. \end{DoxyCompactList}\item 
\hyperlink{classregister__file_a2fed508e2f436c760a1584fb86fc8196}{\-Write\-\_\-reg}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   15    downto    11  ) } 
\begin{DoxyCompactList}\small\item\em \-Write register adress input. \end{DoxyCompactList}\item 
\hyperlink{classregister__file_aa5f5791f55f67b340ebfeed6091de3ef}{\-Write\-\_\-data}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em \-Data to be written to the write adress. \end{DoxyCompactList}\item 
\hyperlink{classregister__file_aef4e31f5d5b779c9df8f6303cae69fb9}{\-Read\-\_\-data\-\_\-1}  {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em \-Data read from read register 1. \end{DoxyCompactList}\item 
\hyperlink{classregister__file_af0a7789b9c8f26a47416d35994c4a904}{\-Read\-\_\-data\-\_\-2}  {\bfseries {\bfseries out }} {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } 
\begin{DoxyCompactList}\small\item\em \-Data read from read register 2. \end{DoxyCompactList}\item 
\hyperlink{classregister__file_ad8219ae15bef1c8943970162a36feced}{write\-\_\-enable}  {\bfseries {\bfseries in }} {\bfseries std\-\_\-logic } 
\begin{DoxyCompactList}\small\item\em \-Togles reading/writing of values to registers. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-The register file contains all registers for a \-M\-I\-P\-S processor to function. 

\subsection{\-Member \-Data \-Documentation}
\hypertarget{classregister__file_ae5e9fe74cd98136dd9bfe9fe944036a6}{\index{register\-\_\-file@{register\-\_\-file}!clk@{clk}}
\index{clk@{clk}!register_file@{register\-\_\-file}}
\subsubsection[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries in } {\bfseries std\-\_\-logic } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_ae5e9fe74cd98136dd9bfe9fe944036a6}


clock signal 

\hypertarget{classregister__file_a5ed2152c539c2ceb0607980c27b3b855}{\index{register\-\_\-file@{register\-\_\-file}!\-Read\-\_\-reg\-\_\-1@{\-Read\-\_\-reg\-\_\-1}}
\index{\-Read\-\_\-reg\-\_\-1@{\-Read\-\_\-reg\-\_\-1}!register_file@{register\-\_\-file}}
\subsubsection[{\-Read\-\_\-reg\-\_\-1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Read\-\_\-reg\-\_\-1} {\bfseries in } {\bfseries std\-\_\-logic\-\_\-vector (   25    downto    21  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_a5ed2152c539c2ceb0607980c27b3b855}


\-First read register adress input. 

\hypertarget{classregister__file_a5f618c16ce27d5d1fbb470a067cd0ddf}{\index{register\-\_\-file@{register\-\_\-file}!\-Read\-\_\-reg\-\_\-2@{\-Read\-\_\-reg\-\_\-2}}
\index{\-Read\-\_\-reg\-\_\-2@{\-Read\-\_\-reg\-\_\-2}!register_file@{register\-\_\-file}}
\subsubsection[{\-Read\-\_\-reg\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Read\-\_\-reg\-\_\-2} {\bfseries in } {\bfseries std\-\_\-logic\-\_\-vector (   20    downto    16  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_a5f618c16ce27d5d1fbb470a067cd0ddf}


\-Second read register adress input. 

\hypertarget{classregister__file_a2fed508e2f436c760a1584fb86fc8196}{\index{register\-\_\-file@{register\-\_\-file}!\-Write\-\_\-reg@{\-Write\-\_\-reg}}
\index{\-Write\-\_\-reg@{\-Write\-\_\-reg}!register_file@{register\-\_\-file}}
\subsubsection[{\-Write\-\_\-reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Write\-\_\-reg} {\bfseries in } {\bfseries std\-\_\-logic\-\_\-vector (   15    downto    11  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_a2fed508e2f436c760a1584fb86fc8196}


\-Write register adress input. 

\hypertarget{classregister__file_aa5f5791f55f67b340ebfeed6091de3ef}{\index{register\-\_\-file@{register\-\_\-file}!\-Write\-\_\-data@{\-Write\-\_\-data}}
\index{\-Write\-\_\-data@{\-Write\-\_\-data}!register_file@{register\-\_\-file}}
\subsubsection[{\-Write\-\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Write\-\_\-data} {\bfseries in } {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_aa5f5791f55f67b340ebfeed6091de3ef}


\-Data to be written to the write adress. 

\hypertarget{classregister__file_aef4e31f5d5b779c9df8f6303cae69fb9}{\index{register\-\_\-file@{register\-\_\-file}!\-Read\-\_\-data\-\_\-1@{\-Read\-\_\-data\-\_\-1}}
\index{\-Read\-\_\-data\-\_\-1@{\-Read\-\_\-data\-\_\-1}!register_file@{register\-\_\-file}}
\subsubsection[{\-Read\-\_\-data\-\_\-1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Read\-\_\-data\-\_\-1} {\bfseries out } {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_aef4e31f5d5b779c9df8f6303cae69fb9}


\-Data read from read register 1. 

\hypertarget{classregister__file_af0a7789b9c8f26a47416d35994c4a904}{\index{register\-\_\-file@{register\-\_\-file}!\-Read\-\_\-data\-\_\-2@{\-Read\-\_\-data\-\_\-2}}
\index{\-Read\-\_\-data\-\_\-2@{\-Read\-\_\-data\-\_\-2}!register_file@{register\-\_\-file}}
\subsubsection[{\-Read\-\_\-data\-\_\-2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-Read\-\_\-data\-\_\-2} {\bfseries out } {\bfseries std\-\_\-logic\-\_\-vector (   31    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_af0a7789b9c8f26a47416d35994c4a904}


\-Data read from read register 2. 

\hypertarget{classregister__file_ad8219ae15bef1c8943970162a36feced}{\index{register\-\_\-file@{register\-\_\-file}!write\-\_\-enable@{write\-\_\-enable}}
\index{write\-\_\-enable@{write\-\_\-enable}!register_file@{register\-\_\-file}}
\subsubsection[{write\-\_\-enable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf write\-\_\-enable} {\bfseries in } {\bfseries std\-\_\-logic } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Port\mbox{]}}}}\label{classregister__file_ad8219ae15bef1c8943970162a36feced}


\-Togles reading/writing of values to registers. 



\-The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{register__file_8vhd}{register\-\_\-file.\-vhd}\end{DoxyCompactItemize}
