<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</p>
        <p>Date: Tue May 28 14:46:52 2019
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>-40:25:100</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>2.5V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 2.5V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>Yes</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>IGL2_FIR_FILTER</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>D:\G5_SOC\DSP\FIR_FILTER\DSP_FIR_FILTER_new _50_sw\synthesis\IGL2_FIR_FILTER.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>6747</td>
                <td>12084</td>
                <td>55.83</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>5248</td>
                <td>12084</td>
                <td>43.43</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>414</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>7</td>
                <td>138</td>
                <td>5.07</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>7</td>
                <td>138</td>
                <td>5.07</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>65</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>0</td>
                <td>22</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>12</td>
                <td>21</td>
                <td>57.14</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>20</td>
                <td>22</td>
                <td>90.91</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>7</td>
                <td>8</td>
                <td>87.50</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>1</td>
                <td>2</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>5595</td>
                <td>4096</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>432</td>
                <td>432</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>720</td>
                <td>720</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>6747</td>
                <td>5248</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>21</td>
            </tr>
            <tr>
                <td>5</td>
                <td>1</td>
            </tr>
            <tr>
                <td>7</td>
                <td>3</td>
            </tr>
            <tr>
                <td>8</td>
                <td>4</td>
            </tr>
            <tr>
                <td>9</td>
                <td>1</td>
            </tr>
            <tr>
                <td>10</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>1</td>
            </tr>
            <tr>
                <td>12</td>
                <td>2</td>
            </tr>
            <tr>
                <td>13</td>
                <td>1</td>
            </tr>
            <tr>
                <td>16</td>
                <td>5</td>
            </tr>
            <tr>
                <td>17</td>
                <td>17</td>
            </tr>
            <tr>
                <td>28</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>58</td>
            </tr>
        </table>
        <h2>Detailed MACC Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>5</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>4</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>3</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>4</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS25</td>
                <td> 2.50v</td>
                <td> N/A</td>
                <td> 3</td>
                <td> 4</td>
                <td> 0</td>
            </tr>
        </table>
        <h2>I/O Placement</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Count</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>Locked</td>
                <td> 0</td>
                <td>0.00%</td>
            </tr>
            <tr>
                <td>Placed</td>
                <td> 0</td>
                <td>0.00%</td>
            </tr>
            <tr>
                <td>UnPlaced</td>
                <td> 7</td>
                <td>100.00%</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>1555</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_0_GL2</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_0/GL2_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1552</td>
                <td>INT_NET</td>
                <td>Net   : PB_logic_0_rstno</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: PB_logic_0/rstno_RNII8K3/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1507</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_0_GL1_0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_0/GL1_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1242</td>
                <td>INT_NET</td>
                <td>Net   : SYSRESET_0_POWER_ON_RESET_N</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: SYSRESET_0_POWER_ON_RESET_N_keep_RNICK88/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1229</td>
                <td>INT_NET</td>
                <td>Net   : FCCC_0_GL0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FCCC_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>17</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/divider_i_0[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/slowClock_0/divider_inferred_clock_RNI6AME_0[2]/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : led_blink_0/clkout_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>578</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/datai_valid_wrap</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_data_valid/genblk1.delayLine[1]</td>
            </tr>
            <tr>
                <td>338</td>
                <td>INT_NET</td>
                <td>Net   : CFG0_GND_INST_NET</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CFG0_GND_INST</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/coefi_valid_wrap</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_valid/genblk1.delayLine[1]</td>
            </tr>
            <tr>
                <td>196</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/en_p_join</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/symm_add_balance_0/genblk1.delayLine[0]</td>
            </tr>
            <tr>
                <td>108</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[3]</td>
            </tr>
            <tr>
                <td>108</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[0]</td>
            </tr>
            <tr>
                <td>99</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[4]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[4]</td>
            </tr>
            <tr>
                <td>85</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/PONG</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/smPong</td>
            </tr>
            <tr>
                <td>85</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/coef_on_wrap</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_on/genblk1.delayLine[1]</td>
            </tr>
            <tr>
                <td>83</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[2]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>578</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/datai_valid_wrap</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_data_valid/genblk1.delayLine[1]</td>
            </tr>
            <tr>
                <td>338</td>
                <td>INT_NET</td>
                <td>Net   : CFG0_GND_INST_NET</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CFG0_GND_INST</td>
            </tr>
            <tr>
                <td>256</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/coefi_valid_wrap</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_valid/genblk1.delayLine[1]</td>
            </tr>
            <tr>
                <td>196</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/en_p_join</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/fir_enum_g4_0/odd_tap.last_tap/symm_add_balance_0/genblk1.delayLine[0]</td>
            </tr>
            <tr>
                <td>108</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[3]</td>
            </tr>
            <tr>
                <td>108</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[0]</td>
            </tr>
            <tr>
                <td>99</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[4]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[4]</td>
            </tr>
            <tr>
                <td>85</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/PONG</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/smPong</td>
            </tr>
            <tr>
                <td>85</td>
                <td>INT_NET</td>
                <td>Net   : COREFIR_0/enum_g4.enum_fir_g4/coef_on_wrap</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFIR_0/enum_g4.enum_fir_g4/wrap_coef_on/genblk1.delayLine[1]</td>
            </tr>
            <tr>
                <td>83</td>
                <td>INT_NET</td>
                <td>Net   : COREFFT_0/genblk1.DUT_INPLACE/twid_wA_w[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: COREFFT_0/genblk1.DUT_INPLACE/sm_0/twid_wA_0/slowTimer/Q[2]</td>
            </tr>
        </table>
    </body>
</html>
