library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;

entity rectangle is
   Generic ( width : integer := 9);
   Port    ( 
				 clk			: in std_logic;
				 reset		: in std_logic;
             rect_out   : out STD_LOGIC_VECTOR(8 downto 0)
           );
end rectangle;

architecture Behavioral of rectangle is
	signal count: integer := 0;
	signal period:	integer:= 500;
       
begin
   process(clk,reset) 
		begin 
			if clk = '1' then
				if ((reset = '1') or (period = 0)) then
					count <= 0;
				else
					count <= 150;
				end if;
			end if;
			period <= period -1;
		end process;
		rect_out <= count;
end Behavioral;