{C:/Users/drewb/Documents/EELE 466/Lab 1/full_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:\Users\drewb\Documents\EELE 466\Lab 1\full_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity full_adder
-- Compiling architecture full_adder_arch of full_adder

} {} {}}
