// Seed: 1433186983
module module_0;
  always begin : LABEL_0
    if (id_1) begin : LABEL_0
      begin : LABEL_0
        id_2 = id_2 - id_1;
      end
    end else;
  end
  always id_3 = id_3;
  assign id_4 = -1 || "";
  integer id_5, id_6 = id_4, id_7, id_8;
  wand id_9 = 1'b0;
  always
    if (-1) #id_10 id_6 <= 1;
    else begin : LABEL_0
      id_7 <= {id_4{-1'b0 == -1'b0}};
    end
  wire id_11;
  function id_12;
    input \id_13 ;
    id_8 <= 1;
  endfunction
  id_14(
      .id_0(-1), .id_1(\id_13 )
  );
  reg id_15 = id_5;
  wire id_16, id_17;
  assign module_1.type_3 = 0;
  wire id_18;
  assign id_7 = ~id_9;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input supply1 id_2,
    output logic id_3,
    input supply0 void id_4,
    input supply0 id_5,
    input logic id_6
);
  assign id_1 = -1;
  always id_3 <= id_6;
  tri0 id_8;
  supply1 id_9;
  always
  `define pp_10 0
  always #1 while (id_8);
  module_0 modCall_1 ();
  assign id_9 = id_8 ? -1 : id_4;
endmodule
