// Seed: 993593068
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    id_2 = 1'b0 - id_3;
  end
endmodule
module module_1;
  reg id_2 = 1;
  initial begin
    id_1 = 1;
    wait (id_2);
    id_2 <= 'd0;
  end
  tri1 id_3 = id_3 - 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3
  );
  assign id_3 = 1;
  assign id_1 = id_3;
endmodule
