Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /acct/mjonker/313/nios_system.qsys --block-symbol-file --output-directory=/acct/mjonker/313/nios_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 313/nios_system.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding clock_source_1 [clock_source 18.1]
Progress: Parameterizing module clock_source_1
Progress: Adding dma_buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module dma_buffer
Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module dual_clock_fifo
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module rgb_resampler
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sram_controller [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_controller
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding system_modes [altera_avalon_pio 18.1]
Progress: Parameterizing module system_modes
Progress: Adding vga [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sys_sdram_pll: Refclk Freq: 50.0
Info: nios_system.system_modes: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: nios_system.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.video_character_buffer_with_dma_0.avalon_char_source/video_alpha_blender_0.avalon_foreground_sink: The source data signal is 30 bits, but the sink is 40 bits. Avalon-ST Adapter will be inserted.
Info: nios_system.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /acct/mjonker/313/nios_system.qsys --synthesis=VERILOG --output-directory=/acct/mjonker/313/nios_system/synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 313/nios_system.qsys
Progress: Reading input file
Progress: Adding clock_source_0 [clock_source 18.1]
Progress: Parameterizing module clock_source_0
Progress: Adding clock_source_1 [clock_source 18.1]
Progress: Parameterizing module clock_source_1
Progress: Adding dma_buffer [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module dma_buffer
Progress: Adding dual_clock_fifo [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module dual_clock_fifo
Progress: Adding jtag [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag
Progress: Adding processor [altera_nios2_gen2 18.1]
Progress: Parameterizing module processor
Progress: Adding rgb_resampler [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module rgb_resampler
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding sram_controller [altera_up_avalon_sram 18.0]
Progress: Parameterizing module sram_controller
Progress: Adding sys_sdram_pll [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module sys_sdram_pll
Progress: Adding system_modes [altera_avalon_pio 18.1]
Progress: Parameterizing module system_modes
Progress: Adding vga [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module vga
Progress: Adding video_alpha_blender_0 [altera_up_avalon_video_alpha_blender 18.0]
Progress: Parameterizing module video_alpha_blender_0
Progress: Adding video_character_buffer_with_dma_0 [altera_up_avalon_video_character_buffer_with_dma 18.0]
Progress: Parameterizing module video_character_buffer_with_dma_0
Progress: Adding video_pll_0 [altera_up_avalon_video_pll 18.0]
Progress: Parameterizing module video_pll_0
Progress: Adding video_scaler [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: nios_system.rgb_resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.sys_sdram_pll: Refclk Freq: 50.0
Info: nios_system.system_modes: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system.vga: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Info: nios_system.video_character_buffer_with_dma_0: Character Resolution: 80 x 60
Info: nios_system.video_scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info: nios_system.video_character_buffer_with_dma_0.avalon_char_source/video_alpha_blender_0.avalon_foreground_sink: The source data signal is 30 bits, but the sink is 40 bits. Avalon-ST Adapter will be inserted.
Info: nios_system.video_scaler.avalon_scaler_source/video_alpha_blender_0.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master dma_buffer.avalon_pixel_dma_master and slave sram_controller.avalon_sram_slave because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_buffer.avalon_pixel_dma_master and slave sram_controller.avalon_sram_slave because the master has address signal 32 bit wide, but the slave is 20 bit wide.
Info: Interconnect is inserted between master dma_buffer.avalon_pixel_dma_master and slave sram_controller.avalon_sram_slave because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_buffer.avalon_pixel_dma_master and slave sram_controller.avalon_sram_slave because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Error: avalon_st_adapter.data_format_adapter_0: Output symbols per beat:(4) not multiple of input symbols per beat:(3).  Input interface symbols per beat is less than output symbols per beat. In this case, output symbols per beat must be an even multiple of input symbols per beat.
Error: avalon_st_adapter.data_format_adapter_0: The output interface has no empty signal, but this adapter has been configured to adapt a narrow input interface  symbols per beat(3) to a wide output interface symbols per beat(4).
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Error: Generation stopped, 29 or more modules remaining
Info: nios_system: Done "nios_system" with 22 modules, 1 files
Error: qsys-generate failed with exit code 1: 3 Errors, 0 Warnings
Info: Finished: Create HDL design files for synthesis
