<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="implementacion1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Instruction_Memory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Instruction_Memory.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Instruction_Memory_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ProcesadorMonociclo.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ProcesadorMonociclo.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ProcesadorMonociclo.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ProcesadorMonociclo.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProcesadorMonociclo.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ProcesadorMonociclo.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ProcesadorMonociclo.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProcesadorMonociclo_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ProcesadorMonociclo_TB_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProcesadorMonociclo_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProcesadorMonociclo_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ProcesadorMonociclo_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProcesadorMonociclo_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ProcesadorMonociclo_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="WM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="WM.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="psr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="psr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="psr.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="registerFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="registerFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="registerFile.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1477608997" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1477608997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477609726" xil_pn:in_ck="5407647671873467060" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1477609726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TB.vhd"/>
      <outfile xil_pn:name="MUX_32.vhd"/>
      <outfile xil_pn:name="MUX_32_TB.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_TB.vhd"/>
      <outfile xil_pn:name="PSR_Modifier.vhd"/>
      <outfile xil_pn:name="ProcesadorMonociclo.vhd"/>
      <outfile xil_pn:name="ProcesadorMonociclo_TB.vhd"/>
      <outfile xil_pn:name="TB_sum32.vhd"/>
      <outfile xil_pn:name="WM.vhd"/>
      <outfile xil_pn:name="alu32.vhd"/>
      <outfile xil_pn:name="nPrgramCounter_tb.vhd"/>
      <outfile xil_pn:name="nProgramCounter.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="registerFile_tb.vhd"/>
      <outfile xil_pn:name="seu_32.vhd"/>
      <outfile xil_pn:name="sumador_32b.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_psr.vhd"/>
      <outfile xil_pn:name="tb_seu32.vhd"/>
      <outfile xil_pn:name="tb_uc.vhd"/>
      <outfile xil_pn:name="ucontrol.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477608997" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6502279420444967616" xil_pn:start_ts="1477608997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477608997" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2133529814607496382" xil_pn:start_ts="1477608997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477608997" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7493357875369344202" xil_pn:start_ts="1477608997">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477609726" xil_pn:in_ck="5407647671873467060" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1477609726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Instruction_Memory.vhd"/>
      <outfile xil_pn:name="Instruction_Memory_TB.vhd"/>
      <outfile xil_pn:name="MUX_32.vhd"/>
      <outfile xil_pn:name="MUX_32_TB.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="PC_TB.vhd"/>
      <outfile xil_pn:name="PSR_Modifier.vhd"/>
      <outfile xil_pn:name="ProcesadorMonociclo.vhd"/>
      <outfile xil_pn:name="ProcesadorMonociclo_TB.vhd"/>
      <outfile xil_pn:name="TB_sum32.vhd"/>
      <outfile xil_pn:name="WM.vhd"/>
      <outfile xil_pn:name="alu32.vhd"/>
      <outfile xil_pn:name="nPrgramCounter_tb.vhd"/>
      <outfile xil_pn:name="nProgramCounter.vhd"/>
      <outfile xil_pn:name="psr.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="registerFile_tb.vhd"/>
      <outfile xil_pn:name="seu_32.vhd"/>
      <outfile xil_pn:name="sumador_32b.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_psr.vhd"/>
      <outfile xil_pn:name="tb_seu32.vhd"/>
      <outfile xil_pn:name="tb_uc.vhd"/>
      <outfile xil_pn:name="ucontrol.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1477609731" xil_pn:in_ck="5407647671873467060" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-9207885047138565278" xil_pn:start_ts="1477609726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ProcesadorMonociclo_TB_beh.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1477610026" xil_pn:in_ck="-4542325410066233795" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4623973059356584529" xil_pn:start_ts="1477610025">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ProcesadorMonociclo_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5322247475778671674" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7493357875369344202" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6279972511697932616" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297138737980" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477338912" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3209760512306593920" xil_pn:start_ts="1477338912">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1477496668" xil_pn:in_ck="4529374351486842470" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4760793766328156499" xil_pn:start_ts="1477496589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ProcesadorMonociclo.lso"/>
      <outfile xil_pn:name="ProcesadorMonociclo.ngc"/>
      <outfile xil_pn:name="ProcesadorMonociclo.ngr"/>
      <outfile xil_pn:name="ProcesadorMonociclo.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo.stx"/>
      <outfile xil_pn:name="ProcesadorMonociclo.syr"/>
      <outfile xil_pn:name="ProcesadorMonociclo.xst"/>
      <outfile xil_pn:name="ProcesadorMonociclo_TB_stx_beh.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo_stx_beh.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo_vhdl.prj"/>
      <outfile xil_pn:name="ProcesadorMonociclo_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
