
*** Running vivado
    with args -log system_axi_bram_ctrl_0_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_bram_ctrl_0_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_axi_bram_ctrl_0_bram_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 286.258 ; gain = 61.246
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 386.332 ; gain = 80.277
INFO: [Synth 8-638] synthesizing module 'system_axi_bram_ctrl_0_bram_0' [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'system_axi_bram_ctrl_0_bram_0' (9#1) [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/synth/system_axi_bram_ctrl_0_bram_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:02:11 ; elapsed = 00:03:06 . Memory (MB): peak = 591.828 ; gain = 285.773
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:11 ; elapsed = 00:03:08 . Memory (MB): peak = 591.828 ; gain = 285.773
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 662.152 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:02:44 ; elapsed = 00:03:52 . Memory (MB): peak = 662.152 ; gain = 356.098
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:44 ; elapsed = 00:03:52 . Memory (MB): peak = 662.152 ; gain = 356.098
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:03:52 . Memory (MB): peak = 662.152 ; gain = 356.098
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:44 ; elapsed = 00:03:53 . Memory (MB): peak = 662.152 ; gain = 356.098
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:54 . Memory (MB): peak = 662.152 ; gain = 356.098
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:26 ; elapsed = 00:04:37 . Memory (MB): peak = 686.180 ; gain = 380.125
Finished Timing Optimization : Time (s): cpu = 00:03:26 ; elapsed = 00:04:37 . Memory (MB): peak = 686.180 ; gain = 380.125
Finished Technology Mapping : Time (s): cpu = 00:03:26 ; elapsed = 00:04:37 . Memory (MB): peak = 695.320 ; gain = 389.266
Finished IO Insertion : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266
Finished Renaming Generated Instances : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266
Finished Renaming Generated Ports : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266
Finished Handling Custom Attributes : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266
Finished Renaming Generated Nets : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:28 ; elapsed = 00:04:39 . Memory (MB): peak = 695.320 ; gain = 389.266
synth_design: Time (s): cpu = 00:03:32 ; elapsed = 00:04:44 . Memory (MB): peak = 707.840 ; gain = 402.410
