
Micron-GLIN.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013588  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  080136c8  080136c8  000236c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013f40  08013f40  00030b08  2**0
                  CONTENTS
  4 .ARM          00000008  08013f40  08013f40  00023f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013f48  08013f48  00030b08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013f48  08013f48  00023f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013f4c  08013f4c  00023f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b08  20000000  08013f50  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ef8  20000b08  08014a58  00030b08  2**2
                  ALLOC
 10 ._user_heap_stack 00000e00  20001a00  08014a58  00031a00  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030b08  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b619  00000000  00000000  00030b31  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d51  00000000  00000000  0004c14a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  00050ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016c8  00000000  00000000  00052798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a702  00000000  00000000  00053e60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020183  00000000  00000000  0006e562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000880d6  00000000  00000000  0008e6e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001167bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d64  00000000  00000000  0011680c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000b08 	.word	0x20000b08
 800015c:	00000000 	.word	0x00000000
 8000160:	080136b0 	.word	0x080136b0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000b0c 	.word	0x20000b0c
 800017c:	080136b0 	.word	0x080136b0

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr

080001a4 <__aeabi_drsub>:
 80001a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001a8:	e002      	b.n	80001b0 <__adddf3>
 80001aa:	bf00      	nop

080001ac <__aeabi_dsub>:
 80001ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001b0 <__adddf3>:
 80001b0:	b530      	push	{r4, r5, lr}
 80001b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ba:	ea94 0f05 	teq	r4, r5
 80001be:	bf08      	it	eq
 80001c0:	ea90 0f02 	teqeq	r0, r2
 80001c4:	bf1f      	itttt	ne
 80001c6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ca:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001d6:	f000 80e2 	beq.w	800039e <__adddf3+0x1ee>
 80001da:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001e2:	bfb8      	it	lt
 80001e4:	426d      	neglt	r5, r5
 80001e6:	dd0c      	ble.n	8000202 <__adddf3+0x52>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea80 0202 	eor.w	r2, r0, r2
 80001ee:	ea81 0303 	eor.w	r3, r1, r3
 80001f2:	ea82 0000 	eor.w	r0, r2, r0
 80001f6:	ea83 0101 	eor.w	r1, r3, r1
 80001fa:	ea80 0202 	eor.w	r2, r0, r2
 80001fe:	ea81 0303 	eor.w	r3, r1, r3
 8000202:	2d36      	cmp	r5, #54	; 0x36
 8000204:	bf88      	it	hi
 8000206:	bd30      	pophi	{r4, r5, pc}
 8000208:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800020c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000210:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000214:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x70>
 800021a:	4240      	negs	r0, r0
 800021c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000220:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000224:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000228:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800022c:	d002      	beq.n	8000234 <__adddf3+0x84>
 800022e:	4252      	negs	r2, r2
 8000230:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000234:	ea94 0f05 	teq	r4, r5
 8000238:	f000 80a7 	beq.w	800038a <__adddf3+0x1da>
 800023c:	f1a4 0401 	sub.w	r4, r4, #1
 8000240:	f1d5 0e20 	rsbs	lr, r5, #32
 8000244:	db0d      	blt.n	8000262 <__adddf3+0xb2>
 8000246:	fa02 fc0e 	lsl.w	ip, r2, lr
 800024a:	fa22 f205 	lsr.w	r2, r2, r5
 800024e:	1880      	adds	r0, r0, r2
 8000250:	f141 0100 	adc.w	r1, r1, #0
 8000254:	fa03 f20e 	lsl.w	r2, r3, lr
 8000258:	1880      	adds	r0, r0, r2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	4159      	adcs	r1, r3
 8000260:	e00e      	b.n	8000280 <__adddf3+0xd0>
 8000262:	f1a5 0520 	sub.w	r5, r5, #32
 8000266:	f10e 0e20 	add.w	lr, lr, #32
 800026a:	2a01      	cmp	r2, #1
 800026c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000270:	bf28      	it	cs
 8000272:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000276:	fa43 f305 	asr.w	r3, r3, r5
 800027a:	18c0      	adds	r0, r0, r3
 800027c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000280:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000284:	d507      	bpl.n	8000296 <__adddf3+0xe6>
 8000286:	f04f 0e00 	mov.w	lr, #0
 800028a:	f1dc 0c00 	rsbs	ip, ip, #0
 800028e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000292:	eb6e 0101 	sbc.w	r1, lr, r1
 8000296:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800029a:	d31b      	bcc.n	80002d4 <__adddf3+0x124>
 800029c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002a0:	d30c      	bcc.n	80002bc <__adddf3+0x10c>
 80002a2:	0849      	lsrs	r1, r1, #1
 80002a4:	ea5f 0030 	movs.w	r0, r0, rrx
 80002a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002ac:	f104 0401 	add.w	r4, r4, #1
 80002b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002b8:	f080 809a 	bcs.w	80003f0 <__adddf3+0x240>
 80002bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002c0:	bf08      	it	eq
 80002c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002c6:	f150 0000 	adcs.w	r0, r0, #0
 80002ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ce:	ea41 0105 	orr.w	r1, r1, r5
 80002d2:	bd30      	pop	{r4, r5, pc}
 80002d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002d8:	4140      	adcs	r0, r0
 80002da:	eb41 0101 	adc.w	r1, r1, r1
 80002de:	3c01      	subs	r4, #1
 80002e0:	bf28      	it	cs
 80002e2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002e6:	d2e9      	bcs.n	80002bc <__adddf3+0x10c>
 80002e8:	f091 0f00 	teq	r1, #0
 80002ec:	bf04      	itt	eq
 80002ee:	4601      	moveq	r1, r0
 80002f0:	2000      	moveq	r0, #0
 80002f2:	fab1 f381 	clz	r3, r1
 80002f6:	bf08      	it	eq
 80002f8:	3320      	addeq	r3, #32
 80002fa:	f1a3 030b 	sub.w	r3, r3, #11
 80002fe:	f1b3 0220 	subs.w	r2, r3, #32
 8000302:	da0c      	bge.n	800031e <__adddf3+0x16e>
 8000304:	320c      	adds	r2, #12
 8000306:	dd08      	ble.n	800031a <__adddf3+0x16a>
 8000308:	f102 0c14 	add.w	ip, r2, #20
 800030c:	f1c2 020c 	rsb	r2, r2, #12
 8000310:	fa01 f00c 	lsl.w	r0, r1, ip
 8000314:	fa21 f102 	lsr.w	r1, r1, r2
 8000318:	e00c      	b.n	8000334 <__adddf3+0x184>
 800031a:	f102 0214 	add.w	r2, r2, #20
 800031e:	bfd8      	it	le
 8000320:	f1c2 0c20 	rsble	ip, r2, #32
 8000324:	fa01 f102 	lsl.w	r1, r1, r2
 8000328:	fa20 fc0c 	lsr.w	ip, r0, ip
 800032c:	bfdc      	itt	le
 800032e:	ea41 010c 	orrle.w	r1, r1, ip
 8000332:	4090      	lslle	r0, r2
 8000334:	1ae4      	subs	r4, r4, r3
 8000336:	bfa2      	ittt	ge
 8000338:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800033c:	4329      	orrge	r1, r5
 800033e:	bd30      	popge	{r4, r5, pc}
 8000340:	ea6f 0404 	mvn.w	r4, r4
 8000344:	3c1f      	subs	r4, #31
 8000346:	da1c      	bge.n	8000382 <__adddf3+0x1d2>
 8000348:	340c      	adds	r4, #12
 800034a:	dc0e      	bgt.n	800036a <__adddf3+0x1ba>
 800034c:	f104 0414 	add.w	r4, r4, #20
 8000350:	f1c4 0220 	rsb	r2, r4, #32
 8000354:	fa20 f004 	lsr.w	r0, r0, r4
 8000358:	fa01 f302 	lsl.w	r3, r1, r2
 800035c:	ea40 0003 	orr.w	r0, r0, r3
 8000360:	fa21 f304 	lsr.w	r3, r1, r4
 8000364:	ea45 0103 	orr.w	r1, r5, r3
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	f1c4 040c 	rsb	r4, r4, #12
 800036e:	f1c4 0220 	rsb	r2, r4, #32
 8000372:	fa20 f002 	lsr.w	r0, r0, r2
 8000376:	fa01 f304 	lsl.w	r3, r1, r4
 800037a:	ea40 0003 	orr.w	r0, r0, r3
 800037e:	4629      	mov	r1, r5
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	fa21 f004 	lsr.w	r0, r1, r4
 8000386:	4629      	mov	r1, r5
 8000388:	bd30      	pop	{r4, r5, pc}
 800038a:	f094 0f00 	teq	r4, #0
 800038e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000392:	bf06      	itte	eq
 8000394:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000398:	3401      	addeq	r4, #1
 800039a:	3d01      	subne	r5, #1
 800039c:	e74e      	b.n	800023c <__adddf3+0x8c>
 800039e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003a2:	bf18      	it	ne
 80003a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a8:	d029      	beq.n	80003fe <__adddf3+0x24e>
 80003aa:	ea94 0f05 	teq	r4, r5
 80003ae:	bf08      	it	eq
 80003b0:	ea90 0f02 	teqeq	r0, r2
 80003b4:	d005      	beq.n	80003c2 <__adddf3+0x212>
 80003b6:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ba:	bf04      	itt	eq
 80003bc:	4619      	moveq	r1, r3
 80003be:	4610      	moveq	r0, r2
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	ea91 0f03 	teq	r1, r3
 80003c6:	bf1e      	ittt	ne
 80003c8:	2100      	movne	r1, #0
 80003ca:	2000      	movne	r0, #0
 80003cc:	bd30      	popne	{r4, r5, pc}
 80003ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003d2:	d105      	bne.n	80003e0 <__adddf3+0x230>
 80003d4:	0040      	lsls	r0, r0, #1
 80003d6:	4149      	adcs	r1, r1
 80003d8:	bf28      	it	cs
 80003da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003e4:	bf3c      	itt	cc
 80003e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ea:	bd30      	popcc	{r4, r5, pc}
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003f8:	f04f 0000 	mov.w	r0, #0
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000402:	bf1a      	itte	ne
 8000404:	4619      	movne	r1, r3
 8000406:	4610      	movne	r0, r2
 8000408:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800040c:	bf1c      	itt	ne
 800040e:	460b      	movne	r3, r1
 8000410:	4602      	movne	r2, r0
 8000412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000416:	bf06      	itte	eq
 8000418:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800041c:	ea91 0f03 	teqeq	r1, r3
 8000420:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	bf00      	nop

08000428 <__aeabi_ui2d>:
 8000428:	f090 0f00 	teq	r0, #0
 800042c:	bf04      	itt	eq
 800042e:	2100      	moveq	r1, #0
 8000430:	4770      	bxeq	lr
 8000432:	b530      	push	{r4, r5, lr}
 8000434:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000438:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800043c:	f04f 0500 	mov.w	r5, #0
 8000440:	f04f 0100 	mov.w	r1, #0
 8000444:	e750      	b.n	80002e8 <__adddf3+0x138>
 8000446:	bf00      	nop

08000448 <__aeabi_i2d>:
 8000448:	f090 0f00 	teq	r0, #0
 800044c:	bf04      	itt	eq
 800044e:	2100      	moveq	r1, #0
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000458:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800045c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000460:	bf48      	it	mi
 8000462:	4240      	negmi	r0, r0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e73e      	b.n	80002e8 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_f2d>:
 800046c:	0042      	lsls	r2, r0, #1
 800046e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000472:	ea4f 0131 	mov.w	r1, r1, rrx
 8000476:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800047a:	bf1f      	itttt	ne
 800047c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000480:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000484:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000488:	4770      	bxne	lr
 800048a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800048e:	bf08      	it	eq
 8000490:	4770      	bxeq	lr
 8000492:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000496:	bf04      	itt	eq
 8000498:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004ac:	e71c      	b.n	80002e8 <__adddf3+0x138>
 80004ae:	bf00      	nop

080004b0 <__aeabi_ul2d>:
 80004b0:	ea50 0201 	orrs.w	r2, r0, r1
 80004b4:	bf08      	it	eq
 80004b6:	4770      	bxeq	lr
 80004b8:	b530      	push	{r4, r5, lr}
 80004ba:	f04f 0500 	mov.w	r5, #0
 80004be:	e00a      	b.n	80004d6 <__aeabi_l2d+0x16>

080004c0 <__aeabi_l2d>:
 80004c0:	ea50 0201 	orrs.w	r2, r0, r1
 80004c4:	bf08      	it	eq
 80004c6:	4770      	bxeq	lr
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ce:	d502      	bpl.n	80004d6 <__aeabi_l2d+0x16>
 80004d0:	4240      	negs	r0, r0
 80004d2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004d6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004da:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004de:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004e2:	f43f aed8 	beq.w	8000296 <__adddf3+0xe6>
 80004e6:	f04f 0203 	mov.w	r2, #3
 80004ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ee:	bf18      	it	ne
 80004f0:	3203      	addne	r2, #3
 80004f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004f6:	bf18      	it	ne
 80004f8:	3203      	addne	r2, #3
 80004fa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004fe:	f1c2 0320 	rsb	r3, r2, #32
 8000502:	fa00 fc03 	lsl.w	ip, r0, r3
 8000506:	fa20 f002 	lsr.w	r0, r0, r2
 800050a:	fa01 fe03 	lsl.w	lr, r1, r3
 800050e:	ea40 000e 	orr.w	r0, r0, lr
 8000512:	fa21 f102 	lsr.w	r1, r1, r2
 8000516:	4414      	add	r4, r2
 8000518:	e6bd      	b.n	8000296 <__adddf3+0xe6>
 800051a:	bf00      	nop

0800051c <__aeabi_dmul>:
 800051c:	b570      	push	{r4, r5, r6, lr}
 800051e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000522:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800052a:	bf1d      	ittte	ne
 800052c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000530:	ea94 0f0c 	teqne	r4, ip
 8000534:	ea95 0f0c 	teqne	r5, ip
 8000538:	f000 f8de 	bleq	80006f8 <__aeabi_dmul+0x1dc>
 800053c:	442c      	add	r4, r5
 800053e:	ea81 0603 	eor.w	r6, r1, r3
 8000542:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000546:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800054a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800054e:	bf18      	it	ne
 8000550:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000554:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000558:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800055c:	d038      	beq.n	80005d0 <__aeabi_dmul+0xb4>
 800055e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	fbe1 e502 	umlal	lr, r5, r1, r2
 800056a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800056e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000572:	f04f 0600 	mov.w	r6, #0
 8000576:	fbe1 5603 	umlal	r5, r6, r1, r3
 800057a:	f09c 0f00 	teq	ip, #0
 800057e:	bf18      	it	ne
 8000580:	f04e 0e01 	orrne.w	lr, lr, #1
 8000584:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000588:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800058c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000590:	d204      	bcs.n	800059c <__aeabi_dmul+0x80>
 8000592:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000596:	416d      	adcs	r5, r5
 8000598:	eb46 0606 	adc.w	r6, r6, r6
 800059c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005a0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005a4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005a8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005ac:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005b0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005b4:	bf88      	it	hi
 80005b6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ba:	d81e      	bhi.n	80005fa <__aeabi_dmul+0xde>
 80005bc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005c0:	bf08      	it	eq
 80005c2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005c6:	f150 0000 	adcs.w	r0, r0, #0
 80005ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ce:	bd70      	pop	{r4, r5, r6, pc}
 80005d0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005d4:	ea46 0101 	orr.w	r1, r6, r1
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	ea81 0103 	eor.w	r1, r1, r3
 80005e0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005e4:	bfc2      	ittt	gt
 80005e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ee:	bd70      	popgt	{r4, r5, r6, pc}
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f04f 0e00 	mov.w	lr, #0
 80005f8:	3c01      	subs	r4, #1
 80005fa:	f300 80ab 	bgt.w	8000754 <__aeabi_dmul+0x238>
 80005fe:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000602:	bfde      	ittt	le
 8000604:	2000      	movle	r0, #0
 8000606:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800060a:	bd70      	pople	{r4, r5, r6, pc}
 800060c:	f1c4 0400 	rsb	r4, r4, #0
 8000610:	3c20      	subs	r4, #32
 8000612:	da35      	bge.n	8000680 <__aeabi_dmul+0x164>
 8000614:	340c      	adds	r4, #12
 8000616:	dc1b      	bgt.n	8000650 <__aeabi_dmul+0x134>
 8000618:	f104 0414 	add.w	r4, r4, #20
 800061c:	f1c4 0520 	rsb	r5, r4, #32
 8000620:	fa00 f305 	lsl.w	r3, r0, r5
 8000624:	fa20 f004 	lsr.w	r0, r0, r4
 8000628:	fa01 f205 	lsl.w	r2, r1, r5
 800062c:	ea40 0002 	orr.w	r0, r0, r2
 8000630:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000634:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000638:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800063c:	fa21 f604 	lsr.w	r6, r1, r4
 8000640:	eb42 0106 	adc.w	r1, r2, r6
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 040c 	rsb	r4, r4, #12
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f304 	lsl.w	r3, r0, r4
 800065c:	fa20 f005 	lsr.w	r0, r0, r5
 8000660:	fa01 f204 	lsl.w	r2, r1, r4
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	f141 0100 	adc.w	r1, r1, #0
 8000674:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000678:	bf08      	it	eq
 800067a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f205 	lsl.w	r2, r0, r5
 8000688:	ea4e 0e02 	orr.w	lr, lr, r2
 800068c:	fa20 f304 	lsr.w	r3, r0, r4
 8000690:	fa01 f205 	lsl.w	r2, r1, r5
 8000694:	ea43 0302 	orr.w	r3, r3, r2
 8000698:	fa21 f004 	lsr.w	r0, r1, r4
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	fa21 f204 	lsr.w	r2, r1, r4
 80006a4:	ea20 0002 	bic.w	r0, r0, r2
 80006a8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b0:	bf08      	it	eq
 80006b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b6:	bd70      	pop	{r4, r5, r6, pc}
 80006b8:	f094 0f00 	teq	r4, #0
 80006bc:	d10f      	bne.n	80006de <__aeabi_dmul+0x1c2>
 80006be:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006c2:	0040      	lsls	r0, r0, #1
 80006c4:	eb41 0101 	adc.w	r1, r1, r1
 80006c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006cc:	bf08      	it	eq
 80006ce:	3c01      	subeq	r4, #1
 80006d0:	d0f7      	beq.n	80006c2 <__aeabi_dmul+0x1a6>
 80006d2:	ea41 0106 	orr.w	r1, r1, r6
 80006d6:	f095 0f00 	teq	r5, #0
 80006da:	bf18      	it	ne
 80006dc:	4770      	bxne	lr
 80006de:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006e2:	0052      	lsls	r2, r2, #1
 80006e4:	eb43 0303 	adc.w	r3, r3, r3
 80006e8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006ec:	bf08      	it	eq
 80006ee:	3d01      	subeq	r5, #1
 80006f0:	d0f7      	beq.n	80006e2 <__aeabi_dmul+0x1c6>
 80006f2:	ea43 0306 	orr.w	r3, r3, r6
 80006f6:	4770      	bx	lr
 80006f8:	ea94 0f0c 	teq	r4, ip
 80006fc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000700:	bf18      	it	ne
 8000702:	ea95 0f0c 	teqne	r5, ip
 8000706:	d00c      	beq.n	8000722 <__aeabi_dmul+0x206>
 8000708:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800070c:	bf18      	it	ne
 800070e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000712:	d1d1      	bne.n	80006b8 <__aeabi_dmul+0x19c>
 8000714:	ea81 0103 	eor.w	r1, r1, r3
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000726:	bf06      	itte	eq
 8000728:	4610      	moveq	r0, r2
 800072a:	4619      	moveq	r1, r3
 800072c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000730:	d019      	beq.n	8000766 <__aeabi_dmul+0x24a>
 8000732:	ea94 0f0c 	teq	r4, ip
 8000736:	d102      	bne.n	800073e <__aeabi_dmul+0x222>
 8000738:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800073c:	d113      	bne.n	8000766 <__aeabi_dmul+0x24a>
 800073e:	ea95 0f0c 	teq	r5, ip
 8000742:	d105      	bne.n	8000750 <__aeabi_dmul+0x234>
 8000744:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000748:	bf1c      	itt	ne
 800074a:	4610      	movne	r0, r2
 800074c:	4619      	movne	r1, r3
 800074e:	d10a      	bne.n	8000766 <__aeabi_dmul+0x24a>
 8000750:	ea81 0103 	eor.w	r1, r1, r3
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800075c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000760:	f04f 0000 	mov.w	r0, #0
 8000764:	bd70      	pop	{r4, r5, r6, pc}
 8000766:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800076a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800076e:	bd70      	pop	{r4, r5, r6, pc}

08000770 <__aeabi_ddiv>:
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800077a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800077e:	bf1d      	ittte	ne
 8000780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000784:	ea94 0f0c 	teqne	r4, ip
 8000788:	ea95 0f0c 	teqne	r5, ip
 800078c:	f000 f8a7 	bleq	80008de <__aeabi_ddiv+0x16e>
 8000790:	eba4 0405 	sub.w	r4, r4, r5
 8000794:	ea81 0e03 	eor.w	lr, r1, r3
 8000798:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800079c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007a0:	f000 8088 	beq.w	80008b4 <__aeabi_ddiv+0x144>
 80007a4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007a8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007ac:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007b0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007b4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007b8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007bc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007c0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007c4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007c8:	429d      	cmp	r5, r3
 80007ca:	bf08      	it	eq
 80007cc:	4296      	cmpeq	r6, r2
 80007ce:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007d2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007d6:	d202      	bcs.n	80007de <__aeabi_ddiv+0x6e>
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	1ab6      	subs	r6, r6, r2
 80007e0:	eb65 0503 	sbc.w	r5, r5, r3
 80007e4:	085b      	lsrs	r3, r3, #1
 80007e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007ee:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 000c 	orrcs.w	r0, r0, ip
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800081c:	085b      	lsrs	r3, r3, #1
 800081e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000822:	ebb6 0e02 	subs.w	lr, r6, r2
 8000826:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082a:	bf22      	ittt	cs
 800082c:	1ab6      	subcs	r6, r6, r2
 800082e:	4675      	movcs	r5, lr
 8000830:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	ebb6 0e02 	subs.w	lr, r6, r2
 800083e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000842:	bf22      	ittt	cs
 8000844:	1ab6      	subcs	r6, r6, r2
 8000846:	4675      	movcs	r5, lr
 8000848:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800084c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000850:	d018      	beq.n	8000884 <__aeabi_ddiv+0x114>
 8000852:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000856:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800085a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800085e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000862:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000866:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800086a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800086e:	d1c0      	bne.n	80007f2 <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	d10b      	bne.n	800088e <__aeabi_ddiv+0x11e>
 8000876:	ea41 0100 	orr.w	r1, r1, r0
 800087a:	f04f 0000 	mov.w	r0, #0
 800087e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000882:	e7b6      	b.n	80007f2 <__aeabi_ddiv+0x82>
 8000884:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000888:	bf04      	itt	eq
 800088a:	4301      	orreq	r1, r0
 800088c:	2000      	moveq	r0, #0
 800088e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000892:	bf88      	it	hi
 8000894:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000898:	f63f aeaf 	bhi.w	80005fa <__aeabi_dmul+0xde>
 800089c:	ebb5 0c03 	subs.w	ip, r5, r3
 80008a0:	bf04      	itt	eq
 80008a2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008aa:	f150 0000 	adcs.w	r0, r0, #0
 80008ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008b8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008bc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008c0:	bfc2      	ittt	gt
 80008c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ca:	bd70      	popgt	{r4, r5, r6, pc}
 80008cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008d0:	f04f 0e00 	mov.w	lr, #0
 80008d4:	3c01      	subs	r4, #1
 80008d6:	e690      	b.n	80005fa <__aeabi_dmul+0xde>
 80008d8:	ea45 0e06 	orr.w	lr, r5, r6
 80008dc:	e68d      	b.n	80005fa <__aeabi_dmul+0xde>
 80008de:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008e2:	ea94 0f0c 	teq	r4, ip
 80008e6:	bf08      	it	eq
 80008e8:	ea95 0f0c 	teqeq	r5, ip
 80008ec:	f43f af3b 	beq.w	8000766 <__aeabi_dmul+0x24a>
 80008f0:	ea94 0f0c 	teq	r4, ip
 80008f4:	d10a      	bne.n	800090c <__aeabi_ddiv+0x19c>
 80008f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008fa:	f47f af34 	bne.w	8000766 <__aeabi_dmul+0x24a>
 80008fe:	ea95 0f0c 	teq	r5, ip
 8000902:	f47f af25 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e72c      	b.n	8000766 <__aeabi_dmul+0x24a>
 800090c:	ea95 0f0c 	teq	r5, ip
 8000910:	d106      	bne.n	8000920 <__aeabi_ddiv+0x1b0>
 8000912:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000916:	f43f aefd 	beq.w	8000714 <__aeabi_dmul+0x1f8>
 800091a:	4610      	mov	r0, r2
 800091c:	4619      	mov	r1, r3
 800091e:	e722      	b.n	8000766 <__aeabi_dmul+0x24a>
 8000920:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000924:	bf18      	it	ne
 8000926:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092a:	f47f aec5 	bne.w	80006b8 <__aeabi_dmul+0x19c>
 800092e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000932:	f47f af0d 	bne.w	8000750 <__aeabi_dmul+0x234>
 8000936:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800093a:	f47f aeeb 	bne.w	8000714 <__aeabi_dmul+0x1f8>
 800093e:	e712      	b.n	8000766 <__aeabi_dmul+0x24a>

08000940 <__gedf2>:
 8000940:	f04f 3cff 	mov.w	ip, #4294967295
 8000944:	e006      	b.n	8000954 <__cmpdf2+0x4>
 8000946:	bf00      	nop

08000948 <__ledf2>:
 8000948:	f04f 0c01 	mov.w	ip, #1
 800094c:	e002      	b.n	8000954 <__cmpdf2+0x4>
 800094e:	bf00      	nop

08000950 <__cmpdf2>:
 8000950:	f04f 0c01 	mov.w	ip, #1
 8000954:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	bf18      	it	ne
 8000966:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800096a:	d01b      	beq.n	80009a4 <__cmpdf2+0x54>
 800096c:	b001      	add	sp, #4
 800096e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000972:	bf0c      	ite	eq
 8000974:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000978:	ea91 0f03 	teqne	r1, r3
 800097c:	bf02      	ittt	eq
 800097e:	ea90 0f02 	teqeq	r0, r2
 8000982:	2000      	moveq	r0, #0
 8000984:	4770      	bxeq	lr
 8000986:	f110 0f00 	cmn.w	r0, #0
 800098a:	ea91 0f03 	teq	r1, r3
 800098e:	bf58      	it	pl
 8000990:	4299      	cmppl	r1, r3
 8000992:	bf08      	it	eq
 8000994:	4290      	cmpeq	r0, r2
 8000996:	bf2c      	ite	cs
 8000998:	17d8      	asrcs	r0, r3, #31
 800099a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800099e:	f040 0001 	orr.w	r0, r0, #1
 80009a2:	4770      	bx	lr
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	d102      	bne.n	80009b4 <__cmpdf2+0x64>
 80009ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009b2:	d107      	bne.n	80009c4 <__cmpdf2+0x74>
 80009b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	d1d6      	bne.n	800096c <__cmpdf2+0x1c>
 80009be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009c2:	d0d3      	beq.n	800096c <__cmpdf2+0x1c>
 80009c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop

080009cc <__aeabi_cdrcmple>:
 80009cc:	4684      	mov	ip, r0
 80009ce:	4610      	mov	r0, r2
 80009d0:	4662      	mov	r2, ip
 80009d2:	468c      	mov	ip, r1
 80009d4:	4619      	mov	r1, r3
 80009d6:	4663      	mov	r3, ip
 80009d8:	e000      	b.n	80009dc <__aeabi_cdcmpeq>
 80009da:	bf00      	nop

080009dc <__aeabi_cdcmpeq>:
 80009dc:	b501      	push	{r0, lr}
 80009de:	f7ff ffb7 	bl	8000950 <__cmpdf2>
 80009e2:	2800      	cmp	r0, #0
 80009e4:	bf48      	it	mi
 80009e6:	f110 0f00 	cmnmi.w	r0, #0
 80009ea:	bd01      	pop	{r0, pc}

080009ec <__aeabi_dcmpeq>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff fff4 	bl	80009dc <__aeabi_cdcmpeq>
 80009f4:	bf0c      	ite	eq
 80009f6:	2001      	moveq	r0, #1
 80009f8:	2000      	movne	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmplt>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffea 	bl	80009dc <__aeabi_cdcmpeq>
 8000a08:	bf34      	ite	cc
 8000a0a:	2001      	movcc	r0, #1
 8000a0c:	2000      	movcs	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmple>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffe0 	bl	80009dc <__aeabi_cdcmpeq>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpge>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffce 	bl	80009cc <__aeabi_cdrcmple>
 8000a30:	bf94      	ite	ls
 8000a32:	2001      	movls	r0, #1
 8000a34:	2000      	movhi	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpgt>:
 8000a3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a40:	f7ff ffc4 	bl	80009cc <__aeabi_cdrcmple>
 8000a44:	bf34      	ite	cc
 8000a46:	2001      	movcc	r0, #1
 8000a48:	2000      	movcs	r0, #0
 8000a4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4e:	bf00      	nop

08000a50 <__aeabi_dcmpun>:
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__aeabi_dcmpun+0x10>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d10a      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d102      	bne.n	8000a70 <__aeabi_dcmpun+0x20>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_dcmpun+0x26>
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0001 	mov.w	r0, #1
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_d2iz>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a84:	d215      	bcs.n	8000ab2 <__aeabi_d2iz+0x36>
 8000a86:	d511      	bpl.n	8000aac <__aeabi_d2iz+0x30>
 8000a88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a90:	d912      	bls.n	8000ab8 <__aeabi_d2iz+0x3c>
 8000a92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aa2:	fa23 f002 	lsr.w	r0, r3, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	4240      	negne	r0, r0
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d105      	bne.n	8000ac4 <__aeabi_d2iz+0x48>
 8000ab8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	bf08      	it	eq
 8000abe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <__aeabi_d2uiz>:
 8000acc:	004a      	lsls	r2, r1, #1
 8000ace:	d211      	bcs.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d211      	bcs.n	8000afa <__aeabi_d2uiz+0x2e>
 8000ad6:	d50d      	bpl.n	8000af4 <__aeabi_d2uiz+0x28>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d40e      	bmi.n	8000b00 <__aeabi_d2uiz+0x34>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d102      	bne.n	8000b06 <__aeabi_d2uiz+0x3a>
 8000b00:	f04f 30ff 	mov.w	r0, #4294967295
 8000b04:	4770      	bx	lr
 8000b06:	f04f 0000 	mov.w	r0, #0
 8000b0a:	4770      	bx	lr

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_frsub>:
 8000bac:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bb0:	e002      	b.n	8000bb8 <__addsf3>
 8000bb2:	bf00      	nop

08000bb4 <__aeabi_fsub>:
 8000bb4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bb8 <__addsf3>:
 8000bb8:	0042      	lsls	r2, r0, #1
 8000bba:	bf1f      	itttt	ne
 8000bbc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bc0:	ea92 0f03 	teqne	r2, r3
 8000bc4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bcc:	d06a      	beq.n	8000ca4 <__addsf3+0xec>
 8000bce:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bd2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd6:	bfc1      	itttt	gt
 8000bd8:	18d2      	addgt	r2, r2, r3
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	4048      	eorgt	r0, r1
 8000bde:	4041      	eorgt	r1, r0
 8000be0:	bfb8      	it	lt
 8000be2:	425b      	neglt	r3, r3
 8000be4:	2b19      	cmp	r3, #25
 8000be6:	bf88      	it	hi
 8000be8:	4770      	bxhi	lr
 8000bea:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bf6:	bf18      	it	ne
 8000bf8:	4240      	negne	r0, r0
 8000bfa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bfe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c02:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4249      	negne	r1, r1
 8000c0a:	ea92 0f03 	teq	r2, r3
 8000c0e:	d03f      	beq.n	8000c90 <__addsf3+0xd8>
 8000c10:	f1a2 0201 	sub.w	r2, r2, #1
 8000c14:	fa41 fc03 	asr.w	ip, r1, r3
 8000c18:	eb10 000c 	adds.w	r0, r0, ip
 8000c1c:	f1c3 0320 	rsb	r3, r3, #32
 8000c20:	fa01 f103 	lsl.w	r1, r1, r3
 8000c24:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c28:	d502      	bpl.n	8000c30 <__addsf3+0x78>
 8000c2a:	4249      	negs	r1, r1
 8000c2c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c30:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c34:	d313      	bcc.n	8000c5e <__addsf3+0xa6>
 8000c36:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c3a:	d306      	bcc.n	8000c4a <__addsf3+0x92>
 8000c3c:	0840      	lsrs	r0, r0, #1
 8000c3e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c42:	f102 0201 	add.w	r2, r2, #1
 8000c46:	2afe      	cmp	r2, #254	; 0xfe
 8000c48:	d251      	bcs.n	8000cee <__addsf3+0x136>
 8000c4a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c4e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c52:	bf08      	it	eq
 8000c54:	f020 0001 	biceq.w	r0, r0, #1
 8000c58:	ea40 0003 	orr.w	r0, r0, r3
 8000c5c:	4770      	bx	lr
 8000c5e:	0049      	lsls	r1, r1, #1
 8000c60:	eb40 0000 	adc.w	r0, r0, r0
 8000c64:	3a01      	subs	r2, #1
 8000c66:	bf28      	it	cs
 8000c68:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c6c:	d2ed      	bcs.n	8000c4a <__addsf3+0x92>
 8000c6e:	fab0 fc80 	clz	ip, r0
 8000c72:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c76:	ebb2 020c 	subs.w	r2, r2, ip
 8000c7a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7e:	bfaa      	itet	ge
 8000c80:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c84:	4252      	neglt	r2, r2
 8000c86:	4318      	orrge	r0, r3
 8000c88:	bfbc      	itt	lt
 8000c8a:	40d0      	lsrlt	r0, r2
 8000c8c:	4318      	orrlt	r0, r3
 8000c8e:	4770      	bx	lr
 8000c90:	f092 0f00 	teq	r2, #0
 8000c94:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c98:	bf06      	itte	eq
 8000c9a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c9e:	3201      	addeq	r2, #1
 8000ca0:	3b01      	subne	r3, #1
 8000ca2:	e7b5      	b.n	8000c10 <__addsf3+0x58>
 8000ca4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cac:	bf18      	it	ne
 8000cae:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cb2:	d021      	beq.n	8000cf8 <__addsf3+0x140>
 8000cb4:	ea92 0f03 	teq	r2, r3
 8000cb8:	d004      	beq.n	8000cc4 <__addsf3+0x10c>
 8000cba:	f092 0f00 	teq	r2, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	4608      	moveq	r0, r1
 8000cc2:	4770      	bx	lr
 8000cc4:	ea90 0f01 	teq	r0, r1
 8000cc8:	bf1c      	itt	ne
 8000cca:	2000      	movne	r0, #0
 8000ccc:	4770      	bxne	lr
 8000cce:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cd2:	d104      	bne.n	8000cde <__addsf3+0x126>
 8000cd4:	0040      	lsls	r0, r0, #1
 8000cd6:	bf28      	it	cs
 8000cd8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cdc:	4770      	bx	lr
 8000cde:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ce2:	bf3c      	itt	cc
 8000ce4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ce8:	4770      	bxcc	lr
 8000cea:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cee:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cf2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf6:	4770      	bx	lr
 8000cf8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cfc:	bf16      	itet	ne
 8000cfe:	4608      	movne	r0, r1
 8000d00:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d04:	4601      	movne	r1, r0
 8000d06:	0242      	lsls	r2, r0, #9
 8000d08:	bf06      	itte	eq
 8000d0a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0e:	ea90 0f01 	teqeq	r0, r1
 8000d12:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_ui2f>:
 8000d18:	f04f 0300 	mov.w	r3, #0
 8000d1c:	e004      	b.n	8000d28 <__aeabi_i2f+0x8>
 8000d1e:	bf00      	nop

08000d20 <__aeabi_i2f>:
 8000d20:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d24:	bf48      	it	mi
 8000d26:	4240      	negmi	r0, r0
 8000d28:	ea5f 0c00 	movs.w	ip, r0
 8000d2c:	bf08      	it	eq
 8000d2e:	4770      	bxeq	lr
 8000d30:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d34:	4601      	mov	r1, r0
 8000d36:	f04f 0000 	mov.w	r0, #0
 8000d3a:	e01c      	b.n	8000d76 <__aeabi_l2f+0x2a>

08000d3c <__aeabi_ul2f>:
 8000d3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d40:	bf08      	it	eq
 8000d42:	4770      	bxeq	lr
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	e00a      	b.n	8000d60 <__aeabi_l2f+0x14>
 8000d4a:	bf00      	nop

08000d4c <__aeabi_l2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d58:	d502      	bpl.n	8000d60 <__aeabi_l2f+0x14>
 8000d5a:	4240      	negs	r0, r0
 8000d5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d60:	ea5f 0c01 	movs.w	ip, r1
 8000d64:	bf02      	ittt	eq
 8000d66:	4684      	moveq	ip, r0
 8000d68:	4601      	moveq	r1, r0
 8000d6a:	2000      	moveq	r0, #0
 8000d6c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d70:	bf08      	it	eq
 8000d72:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d76:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d7a:	fabc f28c 	clz	r2, ip
 8000d7e:	3a08      	subs	r2, #8
 8000d80:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d84:	db10      	blt.n	8000da8 <__aeabi_l2f+0x5c>
 8000d86:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d8a:	4463      	add	r3, ip
 8000d8c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d90:	f1c2 0220 	rsb	r2, r2, #32
 8000d94:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d98:	fa20 f202 	lsr.w	r2, r0, r2
 8000d9c:	eb43 0002 	adc.w	r0, r3, r2
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f102 0220 	add.w	r2, r2, #32
 8000dac:	fa01 fc02 	lsl.w	ip, r1, r2
 8000db0:	f1c2 0220 	rsb	r2, r2, #32
 8000db4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dbc:	eb43 0002 	adc.w	r0, r3, r2
 8000dc0:	bf08      	it	eq
 8000dc2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc6:	4770      	bx	lr

08000dc8 <__aeabi_fmul>:
 8000dc8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dcc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd0:	bf1e      	ittt	ne
 8000dd2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dd6:	ea92 0f0c 	teqne	r2, ip
 8000dda:	ea93 0f0c 	teqne	r3, ip
 8000dde:	d06f      	beq.n	8000ec0 <__aeabi_fmul+0xf8>
 8000de0:	441a      	add	r2, r3
 8000de2:	ea80 0c01 	eor.w	ip, r0, r1
 8000de6:	0240      	lsls	r0, r0, #9
 8000de8:	bf18      	it	ne
 8000dea:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dee:	d01e      	beq.n	8000e2e <__aeabi_fmul+0x66>
 8000df0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000df4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000df8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dfc:	fba0 3101 	umull	r3, r1, r0, r1
 8000e00:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e04:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e08:	bf3e      	ittt	cc
 8000e0a:	0049      	lslcc	r1, r1, #1
 8000e0c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e10:	005b      	lslcc	r3, r3, #1
 8000e12:	ea40 0001 	orr.w	r0, r0, r1
 8000e16:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e1a:	2afd      	cmp	r2, #253	; 0xfd
 8000e1c:	d81d      	bhi.n	8000e5a <__aeabi_fmul+0x92>
 8000e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e22:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e26:	bf08      	it	eq
 8000e28:	f020 0001 	biceq.w	r0, r0, #1
 8000e2c:	4770      	bx	lr
 8000e2e:	f090 0f00 	teq	r0, #0
 8000e32:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e36:	bf08      	it	eq
 8000e38:	0249      	lsleq	r1, r1, #9
 8000e3a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e3e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e42:	3a7f      	subs	r2, #127	; 0x7f
 8000e44:	bfc2      	ittt	gt
 8000e46:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e4a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e4e:	4770      	bxgt	lr
 8000e50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e54:	f04f 0300 	mov.w	r3, #0
 8000e58:	3a01      	subs	r2, #1
 8000e5a:	dc5d      	bgt.n	8000f18 <__aeabi_fmul+0x150>
 8000e5c:	f112 0f19 	cmn.w	r2, #25
 8000e60:	bfdc      	itt	le
 8000e62:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e66:	4770      	bxle	lr
 8000e68:	f1c2 0200 	rsb	r2, r2, #0
 8000e6c:	0041      	lsls	r1, r0, #1
 8000e6e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e72:	f1c2 0220 	rsb	r2, r2, #32
 8000e76:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e7a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e7e:	f140 0000 	adc.w	r0, r0, #0
 8000e82:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e86:	bf08      	it	eq
 8000e88:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e8c:	4770      	bx	lr
 8000e8e:	f092 0f00 	teq	r2, #0
 8000e92:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e96:	bf02      	ittt	eq
 8000e98:	0040      	lsleq	r0, r0, #1
 8000e9a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e9e:	3a01      	subeq	r2, #1
 8000ea0:	d0f9      	beq.n	8000e96 <__aeabi_fmul+0xce>
 8000ea2:	ea40 000c 	orr.w	r0, r0, ip
 8000ea6:	f093 0f00 	teq	r3, #0
 8000eaa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eae:	bf02      	ittt	eq
 8000eb0:	0049      	lsleq	r1, r1, #1
 8000eb2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eb6:	3b01      	subeq	r3, #1
 8000eb8:	d0f9      	beq.n	8000eae <__aeabi_fmul+0xe6>
 8000eba:	ea41 010c 	orr.w	r1, r1, ip
 8000ebe:	e78f      	b.n	8000de0 <__aeabi_fmul+0x18>
 8000ec0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec4:	ea92 0f0c 	teq	r2, ip
 8000ec8:	bf18      	it	ne
 8000eca:	ea93 0f0c 	teqne	r3, ip
 8000ece:	d00a      	beq.n	8000ee6 <__aeabi_fmul+0x11e>
 8000ed0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ed4:	bf18      	it	ne
 8000ed6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eda:	d1d8      	bne.n	8000e8e <__aeabi_fmul+0xc6>
 8000edc:	ea80 0001 	eor.w	r0, r0, r1
 8000ee0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ee4:	4770      	bx	lr
 8000ee6:	f090 0f00 	teq	r0, #0
 8000eea:	bf17      	itett	ne
 8000eec:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ef0:	4608      	moveq	r0, r1
 8000ef2:	f091 0f00 	teqne	r1, #0
 8000ef6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000efa:	d014      	beq.n	8000f26 <__aeabi_fmul+0x15e>
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d101      	bne.n	8000f06 <__aeabi_fmul+0x13e>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	d10f      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f06:	ea93 0f0c 	teq	r3, ip
 8000f0a:	d103      	bne.n	8000f14 <__aeabi_fmul+0x14c>
 8000f0c:	024b      	lsls	r3, r1, #9
 8000f0e:	bf18      	it	ne
 8000f10:	4608      	movne	r0, r1
 8000f12:	d108      	bne.n	8000f26 <__aeabi_fmul+0x15e>
 8000f14:	ea80 0001 	eor.w	r0, r0, r1
 8000f18:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f24:	4770      	bx	lr
 8000f26:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f2a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f2e:	4770      	bx	lr

08000f30 <__aeabi_fdiv>:
 8000f30:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f38:	bf1e      	ittt	ne
 8000f3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f3e:	ea92 0f0c 	teqne	r2, ip
 8000f42:	ea93 0f0c 	teqne	r3, ip
 8000f46:	d069      	beq.n	800101c <__aeabi_fdiv+0xec>
 8000f48:	eba2 0203 	sub.w	r2, r2, r3
 8000f4c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f50:	0249      	lsls	r1, r1, #9
 8000f52:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f56:	d037      	beq.n	8000fc8 <__aeabi_fdiv+0x98>
 8000f58:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f5c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f60:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f64:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f68:	428b      	cmp	r3, r1
 8000f6a:	bf38      	it	cc
 8000f6c:	005b      	lslcc	r3, r3, #1
 8000f6e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f72:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f76:	428b      	cmp	r3, r1
 8000f78:	bf24      	itt	cs
 8000f7a:	1a5b      	subcs	r3, r3, r1
 8000f7c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f80:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f84:	bf24      	itt	cs
 8000f86:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f8a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f8e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f92:	bf24      	itt	cs
 8000f94:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f9c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fa0:	bf24      	itt	cs
 8000fa2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fa6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000faa:	011b      	lsls	r3, r3, #4
 8000fac:	bf18      	it	ne
 8000fae:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fb2:	d1e0      	bne.n	8000f76 <__aeabi_fdiv+0x46>
 8000fb4:	2afd      	cmp	r2, #253	; 0xfd
 8000fb6:	f63f af50 	bhi.w	8000e5a <__aeabi_fmul+0x92>
 8000fba:	428b      	cmp	r3, r1
 8000fbc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fc0:	bf08      	it	eq
 8000fc2:	f020 0001 	biceq.w	r0, r0, #1
 8000fc6:	4770      	bx	lr
 8000fc8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fcc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fd0:	327f      	adds	r2, #127	; 0x7f
 8000fd2:	bfc2      	ittt	gt
 8000fd4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fd8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fdc:	4770      	bxgt	lr
 8000fde:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	3a01      	subs	r2, #1
 8000fe8:	e737      	b.n	8000e5a <__aeabi_fmul+0x92>
 8000fea:	f092 0f00 	teq	r2, #0
 8000fee:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ff2:	bf02      	ittt	eq
 8000ff4:	0040      	lsleq	r0, r0, #1
 8000ff6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ffa:	3a01      	subeq	r2, #1
 8000ffc:	d0f9      	beq.n	8000ff2 <__aeabi_fdiv+0xc2>
 8000ffe:	ea40 000c 	orr.w	r0, r0, ip
 8001002:	f093 0f00 	teq	r3, #0
 8001006:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800100a:	bf02      	ittt	eq
 800100c:	0049      	lsleq	r1, r1, #1
 800100e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001012:	3b01      	subeq	r3, #1
 8001014:	d0f9      	beq.n	800100a <__aeabi_fdiv+0xda>
 8001016:	ea41 010c 	orr.w	r1, r1, ip
 800101a:	e795      	b.n	8000f48 <__aeabi_fdiv+0x18>
 800101c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001020:	ea92 0f0c 	teq	r2, ip
 8001024:	d108      	bne.n	8001038 <__aeabi_fdiv+0x108>
 8001026:	0242      	lsls	r2, r0, #9
 8001028:	f47f af7d 	bne.w	8000f26 <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	f47f af70 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 8001034:	4608      	mov	r0, r1
 8001036:	e776      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001038:	ea93 0f0c 	teq	r3, ip
 800103c:	d104      	bne.n	8001048 <__aeabi_fdiv+0x118>
 800103e:	024b      	lsls	r3, r1, #9
 8001040:	f43f af4c 	beq.w	8000edc <__aeabi_fmul+0x114>
 8001044:	4608      	mov	r0, r1
 8001046:	e76e      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001048:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800104c:	bf18      	it	ne
 800104e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001052:	d1ca      	bne.n	8000fea <__aeabi_fdiv+0xba>
 8001054:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001058:	f47f af5c 	bne.w	8000f14 <__aeabi_fmul+0x14c>
 800105c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001060:	f47f af3c 	bne.w	8000edc <__aeabi_fmul+0x114>
 8001064:	e75f      	b.n	8000f26 <__aeabi_fmul+0x15e>
 8001066:	bf00      	nop

08001068 <__gesf2>:
 8001068:	f04f 3cff 	mov.w	ip, #4294967295
 800106c:	e006      	b.n	800107c <__cmpsf2+0x4>
 800106e:	bf00      	nop

08001070 <__lesf2>:
 8001070:	f04f 0c01 	mov.w	ip, #1
 8001074:	e002      	b.n	800107c <__cmpsf2+0x4>
 8001076:	bf00      	nop

08001078 <__cmpsf2>:
 8001078:	f04f 0c01 	mov.w	ip, #1
 800107c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001080:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001084:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	bf18      	it	ne
 800108e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001092:	d011      	beq.n	80010b8 <__cmpsf2+0x40>
 8001094:	b001      	add	sp, #4
 8001096:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800109a:	bf18      	it	ne
 800109c:	ea90 0f01 	teqne	r0, r1
 80010a0:	bf58      	it	pl
 80010a2:	ebb2 0003 	subspl.w	r0, r2, r3
 80010a6:	bf88      	it	hi
 80010a8:	17c8      	asrhi	r0, r1, #31
 80010aa:	bf38      	it	cc
 80010ac:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010b0:	bf18      	it	ne
 80010b2:	f040 0001 	orrne.w	r0, r0, #1
 80010b6:	4770      	bx	lr
 80010b8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010bc:	d102      	bne.n	80010c4 <__cmpsf2+0x4c>
 80010be:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010c2:	d105      	bne.n	80010d0 <__cmpsf2+0x58>
 80010c4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010c8:	d1e4      	bne.n	8001094 <__cmpsf2+0x1c>
 80010ca:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010ce:	d0e1      	beq.n	8001094 <__cmpsf2+0x1c>
 80010d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop

080010d8 <__aeabi_cfrcmple>:
 80010d8:	4684      	mov	ip, r0
 80010da:	4608      	mov	r0, r1
 80010dc:	4661      	mov	r1, ip
 80010de:	e7ff      	b.n	80010e0 <__aeabi_cfcmpeq>

080010e0 <__aeabi_cfcmpeq>:
 80010e0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010e2:	f7ff ffc9 	bl	8001078 <__cmpsf2>
 80010e6:	2800      	cmp	r0, #0
 80010e8:	bf48      	it	mi
 80010ea:	f110 0f00 	cmnmi.w	r0, #0
 80010ee:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010f0 <__aeabi_fcmpeq>:
 80010f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010f4:	f7ff fff4 	bl	80010e0 <__aeabi_cfcmpeq>
 80010f8:	bf0c      	ite	eq
 80010fa:	2001      	moveq	r0, #1
 80010fc:	2000      	movne	r0, #0
 80010fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8001102:	bf00      	nop

08001104 <__aeabi_fcmplt>:
 8001104:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001108:	f7ff ffea 	bl	80010e0 <__aeabi_cfcmpeq>
 800110c:	bf34      	ite	cc
 800110e:	2001      	movcc	r0, #1
 8001110:	2000      	movcs	r0, #0
 8001112:	f85d fb08 	ldr.w	pc, [sp], #8
 8001116:	bf00      	nop

08001118 <__aeabi_fcmple>:
 8001118:	f84d ed08 	str.w	lr, [sp, #-8]!
 800111c:	f7ff ffe0 	bl	80010e0 <__aeabi_cfcmpeq>
 8001120:	bf94      	ite	ls
 8001122:	2001      	movls	r0, #1
 8001124:	2000      	movhi	r0, #0
 8001126:	f85d fb08 	ldr.w	pc, [sp], #8
 800112a:	bf00      	nop

0800112c <__aeabi_fcmpge>:
 800112c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001130:	f7ff ffd2 	bl	80010d8 <__aeabi_cfrcmple>
 8001134:	bf94      	ite	ls
 8001136:	2001      	movls	r0, #1
 8001138:	2000      	movhi	r0, #0
 800113a:	f85d fb08 	ldr.w	pc, [sp], #8
 800113e:	bf00      	nop

08001140 <__aeabi_fcmpgt>:
 8001140:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001144:	f7ff ffc8 	bl	80010d8 <__aeabi_cfrcmple>
 8001148:	bf34      	ite	cc
 800114a:	2001      	movcc	r0, #1
 800114c:	2000      	movcs	r0, #0
 800114e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001152:	bf00      	nop

08001154 <__aeabi_f2uiz>:
 8001154:	0042      	lsls	r2, r0, #1
 8001156:	d20e      	bcs.n	8001176 <__aeabi_f2uiz+0x22>
 8001158:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800115c:	d30b      	bcc.n	8001176 <__aeabi_f2uiz+0x22>
 800115e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001162:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001166:	d409      	bmi.n	800117c <__aeabi_f2uiz+0x28>
 8001168:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800116c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001170:	fa23 f002 	lsr.w	r0, r3, r2
 8001174:	4770      	bx	lr
 8001176:	f04f 0000 	mov.w	r0, #0
 800117a:	4770      	bx	lr
 800117c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001180:	d101      	bne.n	8001186 <__aeabi_f2uiz+0x32>
 8001182:	0242      	lsls	r2, r0, #9
 8001184:	d102      	bne.n	800118c <__aeabi_f2uiz+0x38>
 8001186:	f04f 30ff 	mov.w	r0, #4294967295
 800118a:	4770      	bx	lr
 800118c:	f04f 0000 	mov.w	r0, #0
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop

08001194 <__aeabi_uldivmod>:
 8001194:	b953      	cbnz	r3, 80011ac <__aeabi_uldivmod+0x18>
 8001196:	b94a      	cbnz	r2, 80011ac <__aeabi_uldivmod+0x18>
 8001198:	2900      	cmp	r1, #0
 800119a:	bf08      	it	eq
 800119c:	2800      	cmpeq	r0, #0
 800119e:	bf1c      	itt	ne
 80011a0:	f04f 31ff 	movne.w	r1, #4294967295
 80011a4:	f04f 30ff 	movne.w	r0, #4294967295
 80011a8:	f000 b9ae 	b.w	8001508 <__aeabi_idiv0>
 80011ac:	f1ad 0c08 	sub.w	ip, sp, #8
 80011b0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011b4:	f000 f83e 	bl	8001234 <__udivmoddi4>
 80011b8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011bc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011c0:	b004      	add	sp, #16
 80011c2:	4770      	bx	lr

080011c4 <__aeabi_d2lz>:
 80011c4:	b538      	push	{r3, r4, r5, lr}
 80011c6:	4605      	mov	r5, r0
 80011c8:	460c      	mov	r4, r1
 80011ca:	2200      	movs	r2, #0
 80011cc:	2300      	movs	r3, #0
 80011ce:	4628      	mov	r0, r5
 80011d0:	4621      	mov	r1, r4
 80011d2:	f7ff fc15 	bl	8000a00 <__aeabi_dcmplt>
 80011d6:	b928      	cbnz	r0, 80011e4 <__aeabi_d2lz+0x20>
 80011d8:	4628      	mov	r0, r5
 80011da:	4621      	mov	r1, r4
 80011dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80011e0:	f000 b80a 	b.w	80011f8 <__aeabi_d2ulz>
 80011e4:	4628      	mov	r0, r5
 80011e6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011ea:	f000 f805 	bl	80011f8 <__aeabi_d2ulz>
 80011ee:	4240      	negs	r0, r0
 80011f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011f4:	bd38      	pop	{r3, r4, r5, pc}
 80011f6:	bf00      	nop

080011f8 <__aeabi_d2ulz>:
 80011f8:	b5d0      	push	{r4, r6, r7, lr}
 80011fa:	2200      	movs	r2, #0
 80011fc:	4b0b      	ldr	r3, [pc, #44]	; (800122c <__aeabi_d2ulz+0x34>)
 80011fe:	4606      	mov	r6, r0
 8001200:	460f      	mov	r7, r1
 8001202:	f7ff f98b 	bl	800051c <__aeabi_dmul>
 8001206:	f7ff fc61 	bl	8000acc <__aeabi_d2uiz>
 800120a:	4604      	mov	r4, r0
 800120c:	f7ff f90c 	bl	8000428 <__aeabi_ui2d>
 8001210:	2200      	movs	r2, #0
 8001212:	4b07      	ldr	r3, [pc, #28]	; (8001230 <__aeabi_d2ulz+0x38>)
 8001214:	f7ff f982 	bl	800051c <__aeabi_dmul>
 8001218:	4602      	mov	r2, r0
 800121a:	460b      	mov	r3, r1
 800121c:	4630      	mov	r0, r6
 800121e:	4639      	mov	r1, r7
 8001220:	f7fe ffc4 	bl	80001ac <__aeabi_dsub>
 8001224:	f7ff fc52 	bl	8000acc <__aeabi_d2uiz>
 8001228:	4621      	mov	r1, r4
 800122a:	bdd0      	pop	{r4, r6, r7, pc}
 800122c:	3df00000 	.word	0x3df00000
 8001230:	41f00000 	.word	0x41f00000

08001234 <__udivmoddi4>:
 8001234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001238:	9e08      	ldr	r6, [sp, #32]
 800123a:	460d      	mov	r5, r1
 800123c:	4604      	mov	r4, r0
 800123e:	4688      	mov	r8, r1
 8001240:	2b00      	cmp	r3, #0
 8001242:	d14d      	bne.n	80012e0 <__udivmoddi4+0xac>
 8001244:	428a      	cmp	r2, r1
 8001246:	4694      	mov	ip, r2
 8001248:	d968      	bls.n	800131c <__udivmoddi4+0xe8>
 800124a:	fab2 f282 	clz	r2, r2
 800124e:	b152      	cbz	r2, 8001266 <__udivmoddi4+0x32>
 8001250:	fa01 f302 	lsl.w	r3, r1, r2
 8001254:	f1c2 0120 	rsb	r1, r2, #32
 8001258:	fa20 f101 	lsr.w	r1, r0, r1
 800125c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001260:	ea41 0803 	orr.w	r8, r1, r3
 8001264:	4094      	lsls	r4, r2
 8001266:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800126a:	fbb8 f7f1 	udiv	r7, r8, r1
 800126e:	fa1f fe8c 	uxth.w	lr, ip
 8001272:	fb01 8817 	mls	r8, r1, r7, r8
 8001276:	fb07 f00e 	mul.w	r0, r7, lr
 800127a:	0c23      	lsrs	r3, r4, #16
 800127c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001280:	4298      	cmp	r0, r3
 8001282:	d90a      	bls.n	800129a <__udivmoddi4+0x66>
 8001284:	eb1c 0303 	adds.w	r3, ip, r3
 8001288:	f107 35ff 	add.w	r5, r7, #4294967295
 800128c:	f080 811e 	bcs.w	80014cc <__udivmoddi4+0x298>
 8001290:	4298      	cmp	r0, r3
 8001292:	f240 811b 	bls.w	80014cc <__udivmoddi4+0x298>
 8001296:	3f02      	subs	r7, #2
 8001298:	4463      	add	r3, ip
 800129a:	1a1b      	subs	r3, r3, r0
 800129c:	fbb3 f0f1 	udiv	r0, r3, r1
 80012a0:	fb01 3310 	mls	r3, r1, r0, r3
 80012a4:	fb00 fe0e 	mul.w	lr, r0, lr
 80012a8:	b2a4      	uxth	r4, r4
 80012aa:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80012ae:	45a6      	cmp	lr, r4
 80012b0:	d90a      	bls.n	80012c8 <__udivmoddi4+0x94>
 80012b2:	eb1c 0404 	adds.w	r4, ip, r4
 80012b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80012ba:	f080 8109 	bcs.w	80014d0 <__udivmoddi4+0x29c>
 80012be:	45a6      	cmp	lr, r4
 80012c0:	f240 8106 	bls.w	80014d0 <__udivmoddi4+0x29c>
 80012c4:	4464      	add	r4, ip
 80012c6:	3802      	subs	r0, #2
 80012c8:	2100      	movs	r1, #0
 80012ca:	eba4 040e 	sub.w	r4, r4, lr
 80012ce:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80012d2:	b11e      	cbz	r6, 80012dc <__udivmoddi4+0xa8>
 80012d4:	2300      	movs	r3, #0
 80012d6:	40d4      	lsrs	r4, r2
 80012d8:	e9c6 4300 	strd	r4, r3, [r6]
 80012dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012e0:	428b      	cmp	r3, r1
 80012e2:	d908      	bls.n	80012f6 <__udivmoddi4+0xc2>
 80012e4:	2e00      	cmp	r6, #0
 80012e6:	f000 80ee 	beq.w	80014c6 <__udivmoddi4+0x292>
 80012ea:	2100      	movs	r1, #0
 80012ec:	e9c6 0500 	strd	r0, r5, [r6]
 80012f0:	4608      	mov	r0, r1
 80012f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012f6:	fab3 f183 	clz	r1, r3
 80012fa:	2900      	cmp	r1, #0
 80012fc:	d14a      	bne.n	8001394 <__udivmoddi4+0x160>
 80012fe:	42ab      	cmp	r3, r5
 8001300:	d302      	bcc.n	8001308 <__udivmoddi4+0xd4>
 8001302:	4282      	cmp	r2, r0
 8001304:	f200 80fc 	bhi.w	8001500 <__udivmoddi4+0x2cc>
 8001308:	1a84      	subs	r4, r0, r2
 800130a:	eb65 0303 	sbc.w	r3, r5, r3
 800130e:	2001      	movs	r0, #1
 8001310:	4698      	mov	r8, r3
 8001312:	2e00      	cmp	r6, #0
 8001314:	d0e2      	beq.n	80012dc <__udivmoddi4+0xa8>
 8001316:	e9c6 4800 	strd	r4, r8, [r6]
 800131a:	e7df      	b.n	80012dc <__udivmoddi4+0xa8>
 800131c:	b902      	cbnz	r2, 8001320 <__udivmoddi4+0xec>
 800131e:	deff      	udf	#255	; 0xff
 8001320:	fab2 f282 	clz	r2, r2
 8001324:	2a00      	cmp	r2, #0
 8001326:	f040 8091 	bne.w	800144c <__udivmoddi4+0x218>
 800132a:	eba1 000c 	sub.w	r0, r1, ip
 800132e:	2101      	movs	r1, #1
 8001330:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001334:	fa1f fe8c 	uxth.w	lr, ip
 8001338:	fbb0 f3f7 	udiv	r3, r0, r7
 800133c:	fb07 0013 	mls	r0, r7, r3, r0
 8001340:	0c25      	lsrs	r5, r4, #16
 8001342:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001346:	fb0e f003 	mul.w	r0, lr, r3
 800134a:	42a8      	cmp	r0, r5
 800134c:	d908      	bls.n	8001360 <__udivmoddi4+0x12c>
 800134e:	eb1c 0505 	adds.w	r5, ip, r5
 8001352:	f103 38ff 	add.w	r8, r3, #4294967295
 8001356:	d202      	bcs.n	800135e <__udivmoddi4+0x12a>
 8001358:	42a8      	cmp	r0, r5
 800135a:	f200 80ce 	bhi.w	80014fa <__udivmoddi4+0x2c6>
 800135e:	4643      	mov	r3, r8
 8001360:	1a2d      	subs	r5, r5, r0
 8001362:	fbb5 f0f7 	udiv	r0, r5, r7
 8001366:	fb07 5510 	mls	r5, r7, r0, r5
 800136a:	fb0e fe00 	mul.w	lr, lr, r0
 800136e:	b2a4      	uxth	r4, r4
 8001370:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001374:	45a6      	cmp	lr, r4
 8001376:	d908      	bls.n	800138a <__udivmoddi4+0x156>
 8001378:	eb1c 0404 	adds.w	r4, ip, r4
 800137c:	f100 35ff 	add.w	r5, r0, #4294967295
 8001380:	d202      	bcs.n	8001388 <__udivmoddi4+0x154>
 8001382:	45a6      	cmp	lr, r4
 8001384:	f200 80b6 	bhi.w	80014f4 <__udivmoddi4+0x2c0>
 8001388:	4628      	mov	r0, r5
 800138a:	eba4 040e 	sub.w	r4, r4, lr
 800138e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001392:	e79e      	b.n	80012d2 <__udivmoddi4+0x9e>
 8001394:	f1c1 0720 	rsb	r7, r1, #32
 8001398:	408b      	lsls	r3, r1
 800139a:	fa22 fc07 	lsr.w	ip, r2, r7
 800139e:	ea4c 0c03 	orr.w	ip, ip, r3
 80013a2:	fa25 fa07 	lsr.w	sl, r5, r7
 80013a6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80013aa:	fbba f8f9 	udiv	r8, sl, r9
 80013ae:	fa20 f307 	lsr.w	r3, r0, r7
 80013b2:	fb09 aa18 	mls	sl, r9, r8, sl
 80013b6:	408d      	lsls	r5, r1
 80013b8:	fa1f fe8c 	uxth.w	lr, ip
 80013bc:	431d      	orrs	r5, r3
 80013be:	fa00 f301 	lsl.w	r3, r0, r1
 80013c2:	fb08 f00e 	mul.w	r0, r8, lr
 80013c6:	0c2c      	lsrs	r4, r5, #16
 80013c8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013cc:	42a0      	cmp	r0, r4
 80013ce:	fa02 f201 	lsl.w	r2, r2, r1
 80013d2:	d90b      	bls.n	80013ec <__udivmoddi4+0x1b8>
 80013d4:	eb1c 0404 	adds.w	r4, ip, r4
 80013d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80013dc:	f080 8088 	bcs.w	80014f0 <__udivmoddi4+0x2bc>
 80013e0:	42a0      	cmp	r0, r4
 80013e2:	f240 8085 	bls.w	80014f0 <__udivmoddi4+0x2bc>
 80013e6:	f1a8 0802 	sub.w	r8, r8, #2
 80013ea:	4464      	add	r4, ip
 80013ec:	1a24      	subs	r4, r4, r0
 80013ee:	fbb4 f0f9 	udiv	r0, r4, r9
 80013f2:	fb09 4410 	mls	r4, r9, r0, r4
 80013f6:	fb00 fe0e 	mul.w	lr, r0, lr
 80013fa:	b2ad      	uxth	r5, r5
 80013fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001400:	45a6      	cmp	lr, r4
 8001402:	d908      	bls.n	8001416 <__udivmoddi4+0x1e2>
 8001404:	eb1c 0404 	adds.w	r4, ip, r4
 8001408:	f100 35ff 	add.w	r5, r0, #4294967295
 800140c:	d26c      	bcs.n	80014e8 <__udivmoddi4+0x2b4>
 800140e:	45a6      	cmp	lr, r4
 8001410:	d96a      	bls.n	80014e8 <__udivmoddi4+0x2b4>
 8001412:	3802      	subs	r0, #2
 8001414:	4464      	add	r4, ip
 8001416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800141a:	fba0 9502 	umull	r9, r5, r0, r2
 800141e:	eba4 040e 	sub.w	r4, r4, lr
 8001422:	42ac      	cmp	r4, r5
 8001424:	46c8      	mov	r8, r9
 8001426:	46ae      	mov	lr, r5
 8001428:	d356      	bcc.n	80014d8 <__udivmoddi4+0x2a4>
 800142a:	d053      	beq.n	80014d4 <__udivmoddi4+0x2a0>
 800142c:	2e00      	cmp	r6, #0
 800142e:	d069      	beq.n	8001504 <__udivmoddi4+0x2d0>
 8001430:	ebb3 0208 	subs.w	r2, r3, r8
 8001434:	eb64 040e 	sbc.w	r4, r4, lr
 8001438:	fa22 f301 	lsr.w	r3, r2, r1
 800143c:	fa04 f707 	lsl.w	r7, r4, r7
 8001440:	431f      	orrs	r7, r3
 8001442:	40cc      	lsrs	r4, r1
 8001444:	e9c6 7400 	strd	r7, r4, [r6]
 8001448:	2100      	movs	r1, #0
 800144a:	e747      	b.n	80012dc <__udivmoddi4+0xa8>
 800144c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001450:	f1c2 0120 	rsb	r1, r2, #32
 8001454:	fa25 f301 	lsr.w	r3, r5, r1
 8001458:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800145c:	fa20 f101 	lsr.w	r1, r0, r1
 8001460:	4095      	lsls	r5, r2
 8001462:	430d      	orrs	r5, r1
 8001464:	fbb3 f1f7 	udiv	r1, r3, r7
 8001468:	fb07 3311 	mls	r3, r7, r1, r3
 800146c:	fa1f fe8c 	uxth.w	lr, ip
 8001470:	0c28      	lsrs	r0, r5, #16
 8001472:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001476:	fb01 f30e 	mul.w	r3, r1, lr
 800147a:	4283      	cmp	r3, r0
 800147c:	fa04 f402 	lsl.w	r4, r4, r2
 8001480:	d908      	bls.n	8001494 <__udivmoddi4+0x260>
 8001482:	eb1c 0000 	adds.w	r0, ip, r0
 8001486:	f101 38ff 	add.w	r8, r1, #4294967295
 800148a:	d22f      	bcs.n	80014ec <__udivmoddi4+0x2b8>
 800148c:	4283      	cmp	r3, r0
 800148e:	d92d      	bls.n	80014ec <__udivmoddi4+0x2b8>
 8001490:	3902      	subs	r1, #2
 8001492:	4460      	add	r0, ip
 8001494:	1ac0      	subs	r0, r0, r3
 8001496:	fbb0 f3f7 	udiv	r3, r0, r7
 800149a:	fb07 0013 	mls	r0, r7, r3, r0
 800149e:	b2ad      	uxth	r5, r5
 80014a0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80014a4:	fb03 f00e 	mul.w	r0, r3, lr
 80014a8:	42a8      	cmp	r0, r5
 80014aa:	d908      	bls.n	80014be <__udivmoddi4+0x28a>
 80014ac:	eb1c 0505 	adds.w	r5, ip, r5
 80014b0:	f103 38ff 	add.w	r8, r3, #4294967295
 80014b4:	d216      	bcs.n	80014e4 <__udivmoddi4+0x2b0>
 80014b6:	42a8      	cmp	r0, r5
 80014b8:	d914      	bls.n	80014e4 <__udivmoddi4+0x2b0>
 80014ba:	3b02      	subs	r3, #2
 80014bc:	4465      	add	r5, ip
 80014be:	1a28      	subs	r0, r5, r0
 80014c0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80014c4:	e738      	b.n	8001338 <__udivmoddi4+0x104>
 80014c6:	4631      	mov	r1, r6
 80014c8:	4630      	mov	r0, r6
 80014ca:	e707      	b.n	80012dc <__udivmoddi4+0xa8>
 80014cc:	462f      	mov	r7, r5
 80014ce:	e6e4      	b.n	800129a <__udivmoddi4+0x66>
 80014d0:	4618      	mov	r0, r3
 80014d2:	e6f9      	b.n	80012c8 <__udivmoddi4+0x94>
 80014d4:	454b      	cmp	r3, r9
 80014d6:	d2a9      	bcs.n	800142c <__udivmoddi4+0x1f8>
 80014d8:	ebb9 0802 	subs.w	r8, r9, r2
 80014dc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80014e0:	3801      	subs	r0, #1
 80014e2:	e7a3      	b.n	800142c <__udivmoddi4+0x1f8>
 80014e4:	4643      	mov	r3, r8
 80014e6:	e7ea      	b.n	80014be <__udivmoddi4+0x28a>
 80014e8:	4628      	mov	r0, r5
 80014ea:	e794      	b.n	8001416 <__udivmoddi4+0x1e2>
 80014ec:	4641      	mov	r1, r8
 80014ee:	e7d1      	b.n	8001494 <__udivmoddi4+0x260>
 80014f0:	46d0      	mov	r8, sl
 80014f2:	e77b      	b.n	80013ec <__udivmoddi4+0x1b8>
 80014f4:	4464      	add	r4, ip
 80014f6:	3802      	subs	r0, #2
 80014f8:	e747      	b.n	800138a <__udivmoddi4+0x156>
 80014fa:	3b02      	subs	r3, #2
 80014fc:	4465      	add	r5, ip
 80014fe:	e72f      	b.n	8001360 <__udivmoddi4+0x12c>
 8001500:	4608      	mov	r0, r1
 8001502:	e706      	b.n	8001312 <__udivmoddi4+0xde>
 8001504:	4631      	mov	r1, r6
 8001506:	e6e9      	b.n	80012dc <__udivmoddi4+0xa8>

08001508 <__aeabi_idiv0>:
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop

0800150c <__circ_gbuf_pop>:
#include <string.h>

#include <circular_buffer.h>

int __circ_gbuf_pop(circ_gbuf_t *circ_buf, void *elem, int read_only)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b086      	sub	sp, #24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
	int total;
	char *tail;

	total = circ_buf->push_count - circ_buf->pop_count;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	889b      	ldrh	r3, [r3, #4]
 800151c:	461a      	mov	r2, r3
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	88db      	ldrh	r3, [r3, #6]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	617b      	str	r3, [r7, #20]
	if (total < 0)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	da05      	bge.n	8001538 <__circ_gbuf_pop+0x2c>
		total += (2 * circ_buf->size);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	891b      	ldrh	r3, [r3, #8]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	697a      	ldr	r2, [r7, #20]
 8001534:	4413      	add	r3, r2
 8001536:	617b      	str	r3, [r7, #20]

	if (total == 0)
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d102      	bne.n	8001544 <__circ_gbuf_pop+0x38>
		return -1; // Empty
 800153e:	f04f 33ff 	mov.w	r3, #4294967295
 8001542:	e031      	b.n	80015a8 <__circ_gbuf_pop+0x9c>

	tail = (char *)circ_buf->buffer + ((circ_buf->pop_count % circ_buf->size)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	6819      	ldr	r1, [r3, #0]
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	88db      	ldrh	r3, [r3, #6]
 800154c:	68fa      	ldr	r2, [r7, #12]
 800154e:	8912      	ldrh	r2, [r2, #8]
 8001550:	fbb3 f0f2 	udiv	r0, r3, r2
 8001554:	fb00 f202 	mul.w	r2, r0, r2
 8001558:	1a9b      	subs	r3, r3, r2
 800155a:	b29b      	uxth	r3, r3
 800155c:	461a      	mov	r2, r3
			* circ_buf->element_size);
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	895b      	ldrh	r3, [r3, #10]
 8001562:	fb02 f303 	mul.w	r3, r2, r3
	tail = (char *)circ_buf->buffer + ((circ_buf->pop_count % circ_buf->size)
 8001566:	440b      	add	r3, r1
 8001568:	613b      	str	r3, [r7, #16]

	if (elem)
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d006      	beq.n	800157e <__circ_gbuf_pop+0x72>
		memcpy(elem, tail, circ_buf->element_size);
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	895b      	ldrh	r3, [r3, #10]
 8001574:	461a      	mov	r2, r3
 8001576:	6939      	ldr	r1, [r7, #16]
 8001578:	68b8      	ldr	r0, [r7, #8]
 800157a:	f00d fe83 	bl	800f284 <memcpy>

	if (!read_only) {
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d110      	bne.n	80015a6 <__circ_gbuf_pop+0x9a>
#ifdef CRICBUF_CLEAN_ON_POP
		memset(tail, 0, circ_buf->element_size);
#endif
		circ_buf->pop_count++;
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	88db      	ldrh	r3, [r3, #6]
 8001588:	3301      	adds	r3, #1
 800158a:	b29a      	uxth	r2, r3
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	80da      	strh	r2, [r3, #6]
		if (circ_buf->pop_count >= (2*circ_buf->size))
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	88db      	ldrh	r3, [r3, #6]
 8001594:	461a      	mov	r2, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	891b      	ldrh	r3, [r3, #8]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	429a      	cmp	r2, r3
 800159e:	db02      	blt.n	80015a6 <__circ_gbuf_pop+0x9a>
			circ_buf->pop_count = 0;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	2200      	movs	r2, #0
 80015a4:	80da      	strh	r2, [r3, #6]
	}
	return 0;
 80015a6:	2300      	movs	r3, #0
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3718      	adds	r7, #24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <__circ_gbuf_push>:

int __circ_gbuf_push(circ_gbuf_t *circ_buf, void *elem)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
	int total;
	char *head;

	total = circ_buf->push_count - circ_buf->pop_count;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	889b      	ldrh	r3, [r3, #4]
 80015be:	461a      	mov	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	88db      	ldrh	r3, [r3, #6]
 80015c4:	1ad3      	subs	r3, r2, r3
 80015c6:	60fb      	str	r3, [r7, #12]
	if (total < 0)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	da05      	bge.n	80015da <__circ_gbuf_push+0x2a>
		total += (2 * circ_buf->size);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	891b      	ldrh	r3, [r3, #8]
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	4413      	add	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]

	if (total >=  circ_buf->size)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	891b      	ldrh	r3, [r3, #8]
 80015de:	461a      	mov	r2, r3
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	4293      	cmp	r3, r2
 80015e4:	db02      	blt.n	80015ec <__circ_gbuf_push+0x3c>
		return -1; // Full
 80015e6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ea:	e02b      	b.n	8001644 <__circ_gbuf_push+0x94>

	head = (char *)circ_buf->buffer + ( (circ_buf->push_count % circ_buf->size)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6819      	ldr	r1, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	889b      	ldrh	r3, [r3, #4]
 80015f4:	687a      	ldr	r2, [r7, #4]
 80015f6:	8912      	ldrh	r2, [r2, #8]
 80015f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80015fc:	fb00 f202 	mul.w	r2, r0, r2
 8001600:	1a9b      	subs	r3, r3, r2
 8001602:	b29b      	uxth	r3, r3
 8001604:	461a      	mov	r2, r3
			* circ_buf->element_size );
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	895b      	ldrh	r3, [r3, #10]
 800160a:	fb02 f303 	mul.w	r3, r2, r3
	head = (char *)circ_buf->buffer + ( (circ_buf->push_count % circ_buf->size)
 800160e:	440b      	add	r3, r1
 8001610:	60bb      	str	r3, [r7, #8]
	memcpy(head, elem, circ_buf->element_size);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	895b      	ldrh	r3, [r3, #10]
 8001616:	461a      	mov	r2, r3
 8001618:	6839      	ldr	r1, [r7, #0]
 800161a:	68b8      	ldr	r0, [r7, #8]
 800161c:	f00d fe32 	bl	800f284 <memcpy>
	circ_buf->push_count++;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	889b      	ldrh	r3, [r3, #4]
 8001624:	3301      	adds	r3, #1
 8001626:	b29a      	uxth	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	809a      	strh	r2, [r3, #4]
	if (circ_buf->push_count >= (2*circ_buf->size))
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	889b      	ldrh	r3, [r3, #4]
 8001630:	461a      	mov	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	891b      	ldrh	r3, [r3, #8]
 8001636:	005b      	lsls	r3, r3, #1
 8001638:	429a      	cmp	r2, r3
 800163a:	db02      	blt.n	8001642 <__circ_gbuf_push+0x92>
		circ_buf->push_count = 0;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2200      	movs	r2, #0
 8001640:	809a      	strh	r2, [r3, #4]
	return 0;
 8001642:	2300      	movs	r3, #0
}
 8001644:	4618      	mov	r0, r3
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <Relay_control>:
extern uint16_t DAC_tx_tmp_buffer[2];
extern float DDS_FTW;


//==============================================================================================
void Relay_control(uint8_t relay,uint8_t state){
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	460a      	mov	r2, r1
 8001656:	71fb      	strb	r3, [r7, #7]
 8001658:	4613      	mov	r3, r2
 800165a:	71bb      	strb	r3, [r7, #6]
	int Relay_address=0;
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
	if(relay>3 || state>1) return;
 8001660:	79fb      	ldrb	r3, [r7, #7]
 8001662:	2b03      	cmp	r3, #3
 8001664:	f200 80a3 	bhi.w	80017ae <Relay_control+0x162>
 8001668:	79bb      	ldrb	r3, [r7, #6]
 800166a:	2b01      	cmp	r3, #1
 800166c:	f200 809f 	bhi.w	80017ae <Relay_control+0x162>

	if(relay==0x00 && state==0x00)
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d141      	bne.n	80016fa <Relay_control+0xae>
 8001676:	79bb      	ldrb	r3, [r7, #6]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d13e      	bne.n	80016fa <Relay_control+0xae>
	{
		while(Relay_address<=0x5) // Set all OUTx to zero
 800167c:	e039      	b.n	80016f2 <Relay_control+0xa6>
		{
			HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin,  Relay_address & 0x1     );
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	b2db      	uxtb	r3, r3
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	b2db      	uxtb	r3, r3
 8001688:	461a      	mov	r2, r3
 800168a:	2102      	movs	r1, #2
 800168c:	484a      	ldr	r0, [pc, #296]	; (80017b8 <Relay_control+0x16c>)
 800168e:	f004 fa72 	bl	8005b76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (Relay_address & 0x2) >>1);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	105b      	asrs	r3, r3, #1
 8001696:	b2db      	uxtb	r3, r3
 8001698:	f003 0301 	and.w	r3, r3, #1
 800169c:	b2db      	uxtb	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	2104      	movs	r1, #4
 80016a2:	4845      	ldr	r0, [pc, #276]	; (80017b8 <Relay_control+0x16c>)
 80016a4:	f004 fa67 	bl	8005b76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (Relay_address & 0x4) >>2);
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	109b      	asrs	r3, r3, #2
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	b2db      	uxtb	r3, r3
 80016b4:	461a      	mov	r2, r3
 80016b6:	2108      	movs	r1, #8
 80016b8:	483f      	ldr	r0, [pc, #252]	; (80017b8 <Relay_control+0x16c>)
 80016ba:	f004 fa5c 	bl	8005b76 <HAL_GPIO_WritePin>

			HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 0); // LVL 0
 80016be:	2200      	movs	r2, #0
 80016c0:	2101      	movs	r1, #1
 80016c2:	483d      	ldr	r0, [pc, #244]	; (80017b8 <Relay_control+0x16c>)
 80016c4:	f004 fa57 	bl	8005b76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 80016c8:	2200      	movs	r2, #0
 80016ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ce:	483b      	ldr	r0, [pc, #236]	; (80017bc <Relay_control+0x170>)
 80016d0:	f004 fa51 	bl	8005b76 <HAL_GPIO_WritePin>
			HAL_Delay(1); // wait 1ms
 80016d4:	2001      	movs	r0, #1
 80016d6:	f003 fbe9 	bl	8004eac <HAL_Delay>
			HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1);
 80016da:	2201      	movs	r2, #1
 80016dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016e0:	4836      	ldr	r0, [pc, #216]	; (80017bc <Relay_control+0x170>)
 80016e2:	f004 fa48 	bl	8005b76 <HAL_GPIO_WritePin>
			HAL_Delay(1); // wait 1ms
 80016e6:	2001      	movs	r0, #1
 80016e8:	f003 fbe0 	bl	8004eac <HAL_Delay>
			Relay_address++;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	3301      	adds	r3, #1
 80016f0:	60fb      	str	r3, [r7, #12]
		while(Relay_address<=0x5) // Set all OUTx to zero
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	2b05      	cmp	r3, #5
 80016f6:	ddc2      	ble.n	800167e <Relay_control+0x32>
		}
		return;
 80016f8:	e05a      	b.n	80017b0 <Relay_control+0x164>
	}


	switch (relay)
 80016fa:	79fb      	ldrb	r3, [r7, #7]
 80016fc:	2b03      	cmp	r3, #3
 80016fe:	d006      	beq.n	800170e <Relay_control+0xc2>
 8001700:	2b03      	cmp	r3, #3
 8001702:	dc1f      	bgt.n	8001744 <Relay_control+0xf8>
 8001704:	2b01      	cmp	r3, #1
 8001706:	d014      	beq.n	8001732 <Relay_control+0xe6>
 8001708:	2b02      	cmp	r3, #2
 800170a:	d009      	beq.n	8001720 <Relay_control+0xd4>
 800170c:	e01a      	b.n	8001744 <Relay_control+0xf8>
	{
	case 3:
		if (state==1){
 800170e:	79bb      	ldrb	r3, [r7, #6]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d102      	bne.n	800171a <Relay_control+0xce>
			Relay_address=0x5; //OUT6
 8001714:	2305      	movs	r3, #5
 8001716:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x4; //OUT5
		} break;
 8001718:	e014      	b.n	8001744 <Relay_control+0xf8>
			Relay_address=0x4; //OUT5
 800171a:	2304      	movs	r3, #4
 800171c:	60fb      	str	r3, [r7, #12]
		} break;
 800171e:	e011      	b.n	8001744 <Relay_control+0xf8>
	case 2:
		if (state==1){
 8001720:	79bb      	ldrb	r3, [r7, #6]
 8001722:	2b01      	cmp	r3, #1
 8001724:	d102      	bne.n	800172c <Relay_control+0xe0>
			Relay_address=0x3; //OUT4
 8001726:	2303      	movs	r3, #3
 8001728:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x2; //OUT3
		} break;
 800172a:	e00b      	b.n	8001744 <Relay_control+0xf8>
			Relay_address=0x2; //OUT3
 800172c:	2302      	movs	r3, #2
 800172e:	60fb      	str	r3, [r7, #12]
		} break;
 8001730:	e008      	b.n	8001744 <Relay_control+0xf8>
	case 1:
		if (state==1){
 8001732:	79bb      	ldrb	r3, [r7, #6]
 8001734:	2b01      	cmp	r3, #1
 8001736:	d102      	bne.n	800173e <Relay_control+0xf2>
			Relay_address=0x1; //OUT2
 8001738:	2301      	movs	r3, #1
 800173a:	60fb      	str	r3, [r7, #12]
		}else{
			Relay_address=0x0; //OUT1
		} break;
 800173c:	e001      	b.n	8001742 <Relay_control+0xf6>
			Relay_address=0x0; //OUT1
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
		} break;
 8001742:	bf00      	nop
	}

	HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin,  Relay_address & 0x1     );
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	b2db      	uxtb	r3, r3
 8001748:	f003 0301 	and.w	r3, r3, #1
 800174c:	b2db      	uxtb	r3, r3
 800174e:	461a      	mov	r2, r3
 8001750:	2102      	movs	r1, #2
 8001752:	4819      	ldr	r0, [pc, #100]	; (80017b8 <Relay_control+0x16c>)
 8001754:	f004 fa0f 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (Relay_address & 0x2) >>1);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	105b      	asrs	r3, r3, #1
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f003 0301 	and.w	r3, r3, #1
 8001762:	b2db      	uxtb	r3, r3
 8001764:	461a      	mov	r2, r3
 8001766:	2104      	movs	r1, #4
 8001768:	4813      	ldr	r0, [pc, #76]	; (80017b8 <Relay_control+0x16c>)
 800176a:	f004 fa04 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (Relay_address & 0x4) >>2);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	109b      	asrs	r3, r3, #2
 8001772:	b2db      	uxtb	r3, r3
 8001774:	f003 0301 	and.w	r3, r3, #1
 8001778:	b2db      	uxtb	r3, r3
 800177a:	461a      	mov	r2, r3
 800177c:	2108      	movs	r1, #8
 800177e:	480e      	ldr	r0, [pc, #56]	; (80017b8 <Relay_control+0x16c>)
 8001780:	f004 f9f9 	bl	8005b76 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin, 1); // LVL 1
 8001784:	2201      	movs	r2, #1
 8001786:	2101      	movs	r1, #1
 8001788:	480b      	ldr	r0, [pc, #44]	; (80017b8 <Relay_control+0x16c>)
 800178a:	f004 f9f4 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 0); // Send strobe
 800178e:	2200      	movs	r2, #0
 8001790:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001794:	4809      	ldr	r0, [pc, #36]	; (80017bc <Relay_control+0x170>)
 8001796:	f004 f9ee 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_Delay(1); // wait 1ms
 800179a:	2001      	movs	r0, #1
 800179c:	f003 fb86 	bl	8004eac <HAL_Delay>
	HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, 1); // End strobe
 80017a0:	2201      	movs	r2, #1
 80017a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <Relay_control+0x170>)
 80017a8:	f004 f9e5 	bl	8005b76 <HAL_GPIO_WritePin>
 80017ac:	e000      	b.n	80017b0 <Relay_control+0x164>
	if(relay>3 || state>1) return;
 80017ae:	bf00      	nop
}
 80017b0:	3710      	adds	r7, #16
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40020000 	.word	0x40020000
 80017bc:	40020800 	.word	0x40020800

080017c0 <CPLD_control>:
//==============================================================================================



//==============================================================================================
void CPLD_control(FunctionalState state){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b086      	sub	sp, #24
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	71fb      	strb	r3, [r7, #7]
	uint8_t send_word=0x00;
 80017ca:	2300      	movs	r3, #0
 80017cc:	75fb      	strb	r3, [r7, #23]

	// Calculate CPLD divider to expand DDS FTW to 0.1 ppm
	float dds_tmp_calc=DDS_clock_frequecny;
 80017ce:	4b3f      	ldr	r3, [pc, #252]	; (80018cc <CPLD_control+0x10c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	60fb      	str	r3, [r7, #12]
	dds_tmp_calc/=(float)0xFFFFFFFF; // 10MHz / 2^32 = 0.0023283 Hz DDS FTW resolution
 80017d4:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	f7ff fba9 	bl	8000f30 <__aeabi_fdiv>
 80017de:	4603      	mov	r3, r0
 80017e0:	60fb      	str	r3, [r7, #12]
	dds_tmp_calc=dds_tmp_calc/(DDS_target_frequecny/(float)1E7); // 0.0023283 Hz / (74.898214 Hz / 1E7) = 310.86 minimum CPLD divider
 80017e2:	4b3b      	ldr	r3, [pc, #236]	; (80018d0 <CPLD_control+0x110>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	493b      	ldr	r1, [pc, #236]	; (80018d4 <CPLD_control+0x114>)
 80017e8:	4618      	mov	r0, r3
 80017ea:	f7ff fba1 	bl	8000f30 <__aeabi_fdiv>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4619      	mov	r1, r3
 80017f2:	68f8      	ldr	r0, [r7, #12]
 80017f4:	f7ff fb9c 	bl	8000f30 <__aeabi_fdiv>
 80017f8:	4603      	mov	r3, r0
 80017fa:	60fb      	str	r3, [r7, #12]

	for(int i=1; i<0x0F; i++) // find CPLD tuning word
 80017fc:	2301      	movs	r3, #1
 80017fe:	613b      	str	r3, [r7, #16]
 8001800:	e017      	b.n	8001832 <CPLD_control+0x72>
	{
		if(((1<<i)+1) > dds_tmp_calc)
 8001802:	2201      	movs	r2, #1
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	3301      	adds	r3, #1
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fa87 	bl	8000d20 <__aeabi_i2f>
 8001812:	4603      	mov	r3, r0
 8001814:	4619      	mov	r1, r3
 8001816:	68f8      	ldr	r0, [r7, #12]
 8001818:	f7ff fc74 	bl	8001104 <__aeabi_fcmplt>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d004      	beq.n	800182c <CPLD_control+0x6c>
		{
			CPLD_WORD=i;
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	b2da      	uxtb	r2, r3
 8001826:	4b2c      	ldr	r3, [pc, #176]	; (80018d8 <CPLD_control+0x118>)
 8001828:	701a      	strb	r2, [r3, #0]
			break;
 800182a:	e005      	b.n	8001838 <CPLD_control+0x78>
	for(int i=1; i<0x0F; i++) // find CPLD tuning word
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	3301      	adds	r3, #1
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	2b0e      	cmp	r3, #14
 8001836:	dde4      	ble.n	8001802 <CPLD_control+0x42>
		}
	}

	if(state==CPLD_ON_STATE)send_word=CPLD_WORD;
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	2b01      	cmp	r3, #1
 800183c:	d102      	bne.n	8001844 <CPLD_control+0x84>
 800183e:	4b26      	ldr	r3, [pc, #152]	; (80018d8 <CPLD_control+0x118>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(Control_bus_0_GPIO_Port, Control_bus_0_Pin,  send_word & 0x1     );
 8001844:	7dfb      	ldrb	r3, [r7, #23]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	b2db      	uxtb	r3, r3
 800184c:	461a      	mov	r2, r3
 800184e:	2101      	movs	r1, #1
 8001850:	4822      	ldr	r0, [pc, #136]	; (80018dc <CPLD_control+0x11c>)
 8001852:	f004 f990 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_1_GPIO_Port, Control_bus_1_Pin, (send_word & 0x2) >>1);
 8001856:	7dfb      	ldrb	r3, [r7, #23]
 8001858:	105b      	asrs	r3, r3, #1
 800185a:	b2db      	uxtb	r3, r3
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	b2db      	uxtb	r3, r3
 8001862:	461a      	mov	r2, r3
 8001864:	2102      	movs	r1, #2
 8001866:	481d      	ldr	r0, [pc, #116]	; (80018dc <CPLD_control+0x11c>)
 8001868:	f004 f985 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_2_GPIO_Port, Control_bus_2_Pin, (send_word & 0x4) >>2);
 800186c:	7dfb      	ldrb	r3, [r7, #23]
 800186e:	109b      	asrs	r3, r3, #2
 8001870:	b2db      	uxtb	r3, r3
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	b2db      	uxtb	r3, r3
 8001878:	461a      	mov	r2, r3
 800187a:	2104      	movs	r1, #4
 800187c:	4817      	ldr	r0, [pc, #92]	; (80018dc <CPLD_control+0x11c>)
 800187e:	f004 f97a 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Control_bus_3_GPIO_Port, Control_bus_3_Pin, (send_word & 0x8) >>3);
 8001882:	7dfb      	ldrb	r3, [r7, #23]
 8001884:	10db      	asrs	r3, r3, #3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	b2db      	uxtb	r3, r3
 800188e:	461a      	mov	r2, r3
 8001890:	2108      	movs	r1, #8
 8001892:	4812      	ldr	r0, [pc, #72]	; (80018dc <CPLD_control+0x11c>)
 8001894:	f004 f96f 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_SET); // Send strobe
 8001898:	2201      	movs	r2, #1
 800189a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800189e:	4810      	ldr	r0, [pc, #64]	; (80018e0 <CPLD_control+0x120>)
 80018a0:	f004 f969 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_RESET);
 80018a4:	2200      	movs	r2, #0
 80018a6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018aa:	480d      	ldr	r0, [pc, #52]	; (80018e0 <CPLD_control+0x120>)
 80018ac:	f004 f963 	bl	8005b76 <HAL_GPIO_WritePin>

	if(state==CPLD_OFF_STATE)
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d103      	bne.n	80018be <CPLD_control+0xfe>
	{
		cfg.LDACMODE=0;
 80018b6:	4b0b      	ldr	r3, [pc, #44]	; (80018e4 <CPLD_control+0x124>)
 80018b8:	2200      	movs	r2, #0
 80018ba:	709a      	strb	r2, [r3, #2]
	}
	else
	{
		cfg.LDACMODE=1;
	}
}
 80018bc:	e002      	b.n	80018c4 <CPLD_control+0x104>
		cfg.LDACMODE=1;
 80018be:	4b09      	ldr	r3, [pc, #36]	; (80018e4 <CPLD_control+0x124>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	709a      	strb	r2, [r3, #2]
}
 80018c4:	bf00      	nop
 80018c6:	3718      	adds	r7, #24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	200007b0 	.word	0x200007b0
 80018d0:	20000d08 	.word	0x20000d08
 80018d4:	4b189680 	.word	0x4b189680
 80018d8:	20000d02 	.word	0x20000d02
 80018dc:	40020000 	.word	0x40020000
 80018e0:	40020800 	.word	0x40020800
 80018e4:	20000cf8 	.word	0x20000cf8

080018e8 <DAC_Write>:



//==============================================================================================
void DAC_Write(uint32_t value)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	DAC_tx_buffer=0x01000000; // Write DAC-DATA
 80018f0:	4b18      	ldr	r3, [pc, #96]	; (8001954 <DAC_Write+0x6c>)
 80018f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018f6:	601a      	str	r2, [r3, #0]
	DAC_tx_buffer+=(value & 0xFFFFF)<<4;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001900:	f023 030f 	bic.w	r3, r3, #15
 8001904:	4a13      	ldr	r2, [pc, #76]	; (8001954 <DAC_Write+0x6c>)
 8001906:	6812      	ldr	r2, [r2, #0]
 8001908:	4413      	add	r3, r2
 800190a:	4a12      	ldr	r2, [pc, #72]	; (8001954 <DAC_Write+0x6c>)
 800190c:	6013      	str	r3, [r2, #0]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 800190e:	4b11      	ldr	r3, [pc, #68]	; (8001954 <DAC_Write+0x6c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	0c1b      	lsrs	r3, r3, #16
 8001914:	b29a      	uxth	r2, r3
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <DAC_Write+0x70>)
 8001918:	801a      	strh	r2, [r3, #0]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <DAC_Write+0x6c>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	b29a      	uxth	r2, r3
 8001920:	4b0d      	ldr	r3, [pc, #52]	; (8001958 <DAC_Write+0x70>)
 8001922:	805a      	strh	r2, [r3, #2]

	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	2110      	movs	r1, #16
 8001928:	480c      	ldr	r0, [pc, #48]	; (800195c <DAC_Write+0x74>)
 800192a:	f004 f924 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 800192e:	2302      	movs	r3, #2
 8001930:	2202      	movs	r2, #2
 8001932:	4909      	ldr	r1, [pc, #36]	; (8001958 <DAC_Write+0x70>)
 8001934:	480a      	ldr	r0, [pc, #40]	; (8001960 <DAC_Write+0x78>)
 8001936:	f007 fb6d 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 800193a:	2201      	movs	r2, #1
 800193c:	2110      	movs	r1, #16
 800193e:	4807      	ldr	r0, [pc, #28]	; (800195c <DAC_Write+0x74>)
 8001940:	f004 f919 	bl	8005b76 <HAL_GPIO_WritePin>
	DAC_code=value;
 8001944:	4a07      	ldr	r2, [pc, #28]	; (8001964 <DAC_Write+0x7c>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6013      	str	r3, [r2, #0]
}
 800194a:	bf00      	nop
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000cf0 	.word	0x20000cf0
 8001958:	20000cf4 	.word	0x20000cf4
 800195c:	40020000 	.word	0x40020000
 8001960:	20000d2c 	.word	0x20000d2c
 8001964:	20000d20 	.word	0x20000d20

08001968 <DAC_Write_FAST>:

//==============================================================================================
void DAC_Write_FAST(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 800196c:	2200      	movs	r2, #0
 800196e:	2110      	movs	r1, #16
 8001970:	4807      	ldr	r0, [pc, #28]	; (8001990 <DAC_Write_FAST+0x28>)
 8001972:	f004 f900 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 8001976:	2302      	movs	r3, #2
 8001978:	2202      	movs	r2, #2
 800197a:	4906      	ldr	r1, [pc, #24]	; (8001994 <DAC_Write_FAST+0x2c>)
 800197c:	4806      	ldr	r0, [pc, #24]	; (8001998 <DAC_Write_FAST+0x30>)
 800197e:	f007 fb49 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001982:	2201      	movs	r2, #1
 8001984:	2110      	movs	r1, #16
 8001986:	4802      	ldr	r0, [pc, #8]	; (8001990 <DAC_Write_FAST+0x28>)
 8001988:	f004 f8f5 	bl	8005b76 <HAL_GPIO_WritePin>
}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40020000 	.word	0x40020000
 8001994:	20000cf4 	.word	0x20000cf4
 8001998:	20000d2c 	.word	0x20000d2c

0800199c <DAC_SendInit>:

//==============================================================================================
void DAC_SendInit(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0

	DAC_tx_buffer=0x02000000; // Write CONFIG1
 80019a0:	4b3d      	ldr	r3, [pc, #244]	; (8001a98 <DAC_SendInit+0xfc>)
 80019a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019a6:	601a      	str	r2, [r3, #0]
	DAC_tx_buffer+=(cfg.PDN & 0x01)<<4;
 80019a8:	4b3c      	ldr	r3, [pc, #240]	; (8001a9c <DAC_SendInit+0x100>)
 80019aa:	7a1b      	ldrb	r3, [r3, #8]
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	f003 0210 	and.w	r2, r3, #16
 80019b2:	4b39      	ldr	r3, [pc, #228]	; (8001a98 <DAC_SendInit+0xfc>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	4a37      	ldr	r2, [pc, #220]	; (8001a98 <DAC_SendInit+0xfc>)
 80019ba:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.VREFVAL & 0x06)<<6;
 80019bc:	4b37      	ldr	r3, [pc, #220]	; (8001a9c <DAC_SendInit+0x100>)
 80019be:	79db      	ldrb	r3, [r3, #7]
 80019c0:	019b      	lsls	r3, r3, #6
 80019c2:	f403 72c0 	and.w	r2, r3, #384	; 0x180
 80019c6:	4b34      	ldr	r3, [pc, #208]	; (8001a98 <DAC_SendInit+0xfc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	4a32      	ldr	r2, [pc, #200]	; (8001a98 <DAC_SendInit+0xfc>)
 80019ce:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.FSET & 0x01)<<10;
 80019d0:	4b32      	ldr	r3, [pc, #200]	; (8001a9c <DAC_SendInit+0x100>)
 80019d2:	799b      	ldrb	r3, [r3, #6]
 80019d4:	029b      	lsls	r3, r3, #10
 80019d6:	f403 6280 	and.w	r2, r3, #1024	; 0x400
 80019da:	4b2f      	ldr	r3, [pc, #188]	; (8001a98 <DAC_SendInit+0xfc>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4413      	add	r3, r2
 80019e0:	4a2d      	ldr	r2, [pc, #180]	; (8001a98 <DAC_SendInit+0xfc>)
 80019e2:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.DSDO & 0x01)<<11;
 80019e4:	4b2d      	ldr	r3, [pc, #180]	; (8001a9c <DAC_SendInit+0x100>)
 80019e6:	795b      	ldrb	r3, [r3, #5]
 80019e8:	02db      	lsls	r3, r3, #11
 80019ea:	f403 6200 	and.w	r2, r3, #2048	; 0x800
 80019ee:	4b2a      	ldr	r3, [pc, #168]	; (8001a98 <DAC_SendInit+0xfc>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4413      	add	r3, r2
 80019f4:	4a28      	ldr	r2, [pc, #160]	; (8001a98 <DAC_SendInit+0xfc>)
 80019f6:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.ENALMP & 0x01)<<12;
 80019f8:	4b28      	ldr	r3, [pc, #160]	; (8001a9c <DAC_SendInit+0x100>)
 80019fa:	791b      	ldrb	r3, [r3, #4]
 80019fc:	031b      	lsls	r3, r3, #12
 80019fe:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8001a02:	4b25      	ldr	r3, [pc, #148]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4413      	add	r3, r2
 8001a08:	4a23      	ldr	r2, [pc, #140]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a0a:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.FSDO & 0x01)<<13;
 8001a0c:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <DAC_SendInit+0x100>)
 8001a0e:	78db      	ldrb	r3, [r3, #3]
 8001a10:	035b      	lsls	r3, r3, #13
 8001a12:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001a16:	4b20      	ldr	r3, [pc, #128]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a1e:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.LDACMODE & 0x01)<<14;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <DAC_SendInit+0x100>)
 8001a22:	789b      	ldrb	r3, [r3, #2]
 8001a24:	039b      	lsls	r3, r3, #14
 8001a26:	f403 4280 	and.w	r2, r3, #16384	; 0x4000
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4413      	add	r3, r2
 8001a30:	4a19      	ldr	r2, [pc, #100]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a32:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.TNH_MASK & 0x03)<<18;
 8001a34:	4b19      	ldr	r3, [pc, #100]	; (8001a9c <DAC_SendInit+0x100>)
 8001a36:	785b      	ldrb	r3, [r3, #1]
 8001a38:	049b      	lsls	r3, r3, #18
 8001a3a:	f403 2240 	and.w	r2, r3, #786432	; 0xc0000
 8001a3e:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	4a14      	ldr	r2, [pc, #80]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a46:	6013      	str	r3, [r2, #0]
	DAC_tx_buffer+=(cfg.EN_TMP_CAL & 0x01)<<23;
 8001a48:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <DAC_SendInit+0x100>)
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	05db      	lsls	r3, r3, #23
 8001a4e:	f403 0200 	and.w	r2, r3, #8388608	; 0x800000
 8001a52:	4b11      	ldr	r3, [pc, #68]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4413      	add	r3, r2
 8001a58:	4a0f      	ldr	r2, [pc, #60]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a5a:	6013      	str	r3, [r2, #0]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001a5c:	4b0e      	ldr	r3, [pc, #56]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	0c1b      	lsrs	r3, r3, #16
 8001a62:	b29a      	uxth	r2, r3
 8001a64:	4b0e      	ldr	r3, [pc, #56]	; (8001aa0 <DAC_SendInit+0x104>)
 8001a66:	801a      	strh	r2, [r3, #0]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001a68:	4b0b      	ldr	r3, [pc, #44]	; (8001a98 <DAC_SendInit+0xfc>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	; (8001aa0 <DAC_SendInit+0x104>)
 8001a70:	805a      	strh	r2, [r3, #2]


	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2110      	movs	r1, #16
 8001a76:	480b      	ldr	r0, [pc, #44]	; (8001aa4 <DAC_SendInit+0x108>)
 8001a78:	f004 f87d 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,5);
 8001a7c:	2305      	movs	r3, #5
 8001a7e:	2202      	movs	r2, #2
 8001a80:	4907      	ldr	r1, [pc, #28]	; (8001aa0 <DAC_SendInit+0x104>)
 8001a82:	4809      	ldr	r0, [pc, #36]	; (8001aa8 <DAC_SendInit+0x10c>)
 8001a84:	f007 fac6 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2110      	movs	r1, #16
 8001a8c:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <DAC_SendInit+0x108>)
 8001a8e:	f004 f872 	bl	8005b76 <HAL_GPIO_WritePin>

}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	20000cf0 	.word	0x20000cf0
 8001a9c:	20000cf8 	.word	0x20000cf8
 8001aa0:	20000cf4 	.word	0x20000cf4
 8001aa4:	40020000 	.word	0x40020000
 8001aa8:	20000d2c 	.word	0x20000d2c

08001aac <DAC_TEMP_CAL>:

//==============================================================================================
void DAC_TEMP_CAL(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
	uint32_t DAC_tx_buffer;
	uint16_t DAC_tx_tmp_buffer[2];

	uint16_t spi_receive[2]={0x0,0x0},DAC_tx_tmp_buffer2[2],ALM=0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	813b      	strh	r3, [r7, #8]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	817b      	strh	r3, [r7, #10]
 8001aba:	2300      	movs	r3, #0
 8001abc:	82fb      	strh	r3, [r7, #22]

	//CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal

	cfg.EN_TMP_CAL=1;
 8001abe:	4b2f      	ldr	r3, [pc, #188]	; (8001b7c <DAC_TEMP_CAL+0xd0>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	701a      	strb	r2, [r3, #0]
	DAC_SendInit();
 8001ac4:	f7ff ff6a 	bl	800199c <DAC_SendInit>

	DAC_tx_buffer=0x04000100; // Write TRIGGER RCLTMP
 8001ac8:	4b2d      	ldr	r3, [pc, #180]	; (8001b80 <DAC_TEMP_CAL+0xd4>)
 8001aca:	613b      	str	r3, [r7, #16]

	DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	0c1b      	lsrs	r3, r3, #16
 8001ad0:	b29b      	uxth	r3, r3
 8001ad2:	81bb      	strh	r3, [r7, #12]
	DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001ad4:	693b      	ldr	r3, [r7, #16]
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	81fb      	strh	r3, [r7, #14]

	DAC_tx_buffer=0x85000000; // read status register
 8001ada:	f04f 4305 	mov.w	r3, #2231369728	; 0x85000000
 8001ade:	613b      	str	r3, [r7, #16]

	DAC_tx_tmp_buffer2[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	0c1b      	lsrs	r3, r3, #16
 8001ae4:	b29b      	uxth	r3, r3
 8001ae6:	80bb      	strh	r3, [r7, #4]
	DAC_tx_tmp_buffer2[1]=(DAC_tx_buffer & 0x0000FFFF);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	b29b      	uxth	r3, r3
 8001aec:	80fb      	strh	r3, [r7, #6]

	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2110      	movs	r1, #16
 8001af2:	4824      	ldr	r0, [pc, #144]	; (8001b84 <DAC_TEMP_CAL+0xd8>)
 8001af4:	f004 f83f 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer,2,2);
 8001af8:	f107 010c 	add.w	r1, r7, #12
 8001afc:	2302      	movs	r3, #2
 8001afe:	2202      	movs	r2, #2
 8001b00:	4821      	ldr	r0, [pc, #132]	; (8001b88 <DAC_TEMP_CAL+0xdc>)
 8001b02:	f007 fa87 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001b06:	2201      	movs	r2, #1
 8001b08:	2110      	movs	r1, #16
 8001b0a:	481e      	ldr	r0, [pc, #120]	; (8001b84 <DAC_TEMP_CAL+0xd8>)
 8001b0c:	f004 f833 	bl	8005b76 <HAL_GPIO_WritePin>

	do{ // Check complete flag
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001b10:	2200      	movs	r2, #0
 8001b12:	2110      	movs	r1, #16
 8001b14:	481b      	ldr	r0, [pc, #108]	; (8001b84 <DAC_TEMP_CAL+0xd8>)
 8001b16:	f004 f82e 	bl	8005b76 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi1,(uint8_t *)DAC_tx_tmp_buffer2,2,2);
 8001b1a:	1d39      	adds	r1, r7, #4
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	2202      	movs	r2, #2
 8001b20:	4819      	ldr	r0, [pc, #100]	; (8001b88 <DAC_TEMP_CAL+0xdc>)
 8001b22:	f007 fa77 	bl	8009014 <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001b26:	2201      	movs	r2, #1
 8001b28:	2110      	movs	r1, #16
 8001b2a:	4816      	ldr	r0, [pc, #88]	; (8001b84 <DAC_TEMP_CAL+0xd8>)
 8001b2c:	f004 f823 	bl	8005b76 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_RESET);
 8001b30:	2200      	movs	r2, #0
 8001b32:	2110      	movs	r1, #16
 8001b34:	4813      	ldr	r0, [pc, #76]	; (8001b84 <DAC_TEMP_CAL+0xd8>)
 8001b36:	f004 f81e 	bl	8005b76 <HAL_GPIO_WritePin>
		HAL_SPI_Receive(&hspi1,(uint8_t *)spi_receive, 2, 2);
 8001b3a:	f107 0108 	add.w	r1, r7, #8
 8001b3e:	2302      	movs	r3, #2
 8001b40:	2202      	movs	r2, #2
 8001b42:	4811      	ldr	r0, [pc, #68]	; (8001b88 <DAC_TEMP_CAL+0xdc>)
 8001b44:	f007 fba2 	bl	800928c <HAL_SPI_Receive>
		HAL_GPIO_WritePin(DAC_SYNC_GPIO_Port, DAC_SYNC_Pin, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	2110      	movs	r1, #16
 8001b4c:	480d      	ldr	r0, [pc, #52]	; (8001b84 <DAC_TEMP_CAL+0xd8>)
 8001b4e:	f004 f812 	bl	8005b76 <HAL_GPIO_WritePin>
		ALM=(spi_receive[1] & 0x1000) >> 12;
 8001b52:	897b      	ldrh	r3, [r7, #10]
 8001b54:	131b      	asrs	r3, r3, #12
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	82fb      	strh	r3, [r7, #22]
		if(ALM!=1)HAL_Delay(10);
 8001b5e:	8afb      	ldrh	r3, [r7, #22]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d002      	beq.n	8001b6a <DAC_TEMP_CAL+0xbe>
 8001b64:	200a      	movs	r0, #10
 8001b66:	f003 f9a1 	bl	8004eac <HAL_Delay>
	}while(ALM!=1);
 8001b6a:	8afb      	ldrh	r3, [r7, #22]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d1cf      	bne.n	8001b10 <DAC_TEMP_CAL+0x64>
}
 8001b70:	bf00      	nop
 8001b72:	bf00      	nop
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	20000cf8 	.word	0x20000cf8
 8001b80:	04000100 	.word	0x04000100
 8001b84:	40020000 	.word	0x40020000
 8001b88:	20000d2c 	.word	0x20000d2c

08001b8c <DDS_Calculation>:

void DDS_Calculation(void)
{
 8001b8c:	b590      	push	{r4, r7, lr}
 8001b8e:	b087      	sub	sp, #28
 8001b90:	af00      	add	r7, sp, #0
	float hw_limit=1000; // 1kHz hardware optimized limit
 8001b92:	4b7a      	ldr	r3, [pc, #488]	; (8001d7c <DDS_Calculation+0x1f0>)
 8001b94:	613b      	str	r3, [r7, #16]
	float dac_counts=DAC_CODE_TOP-1;
 8001b96:	4b7a      	ldr	r3, [pc, #488]	; (8001d80 <DDS_Calculation+0x1f4>)
 8001b98:	60fb      	str	r3, [r7, #12]
	float corr_coeff;
	float dac_tmp=DAC_code;
 8001b9a:	4b7a      	ldr	r3, [pc, #488]	; (8001d84 <DDS_Calculation+0x1f8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7ff f8ba 	bl	8000d18 <__aeabi_ui2f>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	60bb      	str	r3, [r7, #8]
	float second_left;
	uint32_t codes_left;

	// Linearity correction
	corr_coeff=corr_coeff_1*dac_tmp*dac_tmp;
 8001ba8:	4b77      	ldr	r3, [pc, #476]	; (8001d88 <DDS_Calculation+0x1fc>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	68b9      	ldr	r1, [r7, #8]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f90a 	bl	8000dc8 <__aeabi_fmul>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	68b8      	ldr	r0, [r7, #8]
 8001bba:	f7ff f905 	bl	8000dc8 <__aeabi_fmul>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	607b      	str	r3, [r7, #4]
	corr_coeff+=corr_coeff_2*dac_tmp;
 8001bc2:	4b72      	ldr	r3, [pc, #456]	; (8001d8c <DDS_Calculation+0x200>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	68b9      	ldr	r1, [r7, #8]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f7ff f8fd 	bl	8000dc8 <__aeabi_fmul>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	6878      	ldr	r0, [r7, #4]
 8001bd4:	f7fe fff0 	bl	8000bb8 <__addsf3>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	607b      	str	r3, [r7, #4]
	corr_coeff+=corr_coeff_3;
 8001bdc:	4b6c      	ldr	r3, [pc, #432]	; (8001d90 <DDS_Calculation+0x204>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4619      	mov	r1, r3
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f7fe ffe8 	bl	8000bb8 <__addsf3>
 8001be8:	4603      	mov	r3, r0
 8001bea:	607b      	str	r3, [r7, #4]

	DDS_target_frequecny=dac_counts/(DAC_fullrange_voltage/DAC_target_speed); // 1048575 / (14V / 0.01V/s) = 74.898214 Hz
 8001bec:	4b69      	ldr	r3, [pc, #420]	; (8001d94 <DDS_Calculation+0x208>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4a69      	ldr	r2, [pc, #420]	; (8001d98 <DDS_Calculation+0x20c>)
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	4611      	mov	r1, r2
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f99a 	bl	8000f30 <__aeabi_fdiv>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	4619      	mov	r1, r3
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	f7ff f995 	bl	8000f30 <__aeabi_fdiv>
 8001c06:	4603      	mov	r3, r0
 8001c08:	461a      	mov	r2, r3
 8001c0a:	4b64      	ldr	r3, [pc, #400]	; (8001d9c <DDS_Calculation+0x210>)
 8001c0c:	601a      	str	r2, [r3, #0]

	if(DDS_target_frequecny>hw_limit)
 8001c0e:	4b63      	ldr	r3, [pc, #396]	; (8001d9c <DDS_Calculation+0x210>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4619      	mov	r1, r3
 8001c14:	6938      	ldr	r0, [r7, #16]
 8001c16:	f7ff fa75 	bl	8001104 <__aeabi_fcmplt>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d02e      	beq.n	8001c7e <DDS_Calculation+0xf2>
	{
		DDS_target_multipiller=DDS_target_frequecny/hw_limit;
 8001c20:	4b5e      	ldr	r3, [pc, #376]	; (8001d9c <DDS_Calculation+0x210>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6939      	ldr	r1, [r7, #16]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7ff f982 	bl	8000f30 <__aeabi_fdiv>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff fa90 	bl	8001154 <__aeabi_f2uiz>
 8001c34:	4603      	mov	r3, r0
 8001c36:	4a5a      	ldr	r2, [pc, #360]	; (8001da0 <DDS_Calculation+0x214>)
 8001c38:	6013      	str	r3, [r2, #0]
		DDS_target_frequecny=dac_counts/(DAC_fullrange_voltage/DAC_target_speed);
 8001c3a:	4b56      	ldr	r3, [pc, #344]	; (8001d94 <DDS_Calculation+0x208>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a56      	ldr	r2, [pc, #344]	; (8001d98 <DDS_Calculation+0x20c>)
 8001c40:	6812      	ldr	r2, [r2, #0]
 8001c42:	4611      	mov	r1, r2
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff f973 	bl	8000f30 <__aeabi_fdiv>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	4619      	mov	r1, r3
 8001c4e:	68f8      	ldr	r0, [r7, #12]
 8001c50:	f7ff f96e 	bl	8000f30 <__aeabi_fdiv>
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	4b50      	ldr	r3, [pc, #320]	; (8001d9c <DDS_Calculation+0x210>)
 8001c5a:	601a      	str	r2, [r3, #0]
		DDS_target_frequecny/=(float)DDS_target_multipiller;
 8001c5c:	4b4f      	ldr	r3, [pc, #316]	; (8001d9c <DDS_Calculation+0x210>)
 8001c5e:	681c      	ldr	r4, [r3, #0]
 8001c60:	4b4f      	ldr	r3, [pc, #316]	; (8001da0 <DDS_Calculation+0x214>)
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff f857 	bl	8000d18 <__aeabi_ui2f>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	4619      	mov	r1, r3
 8001c6e:	4620      	mov	r0, r4
 8001c70:	f7ff f95e 	bl	8000f30 <__aeabi_fdiv>
 8001c74:	4603      	mov	r3, r0
 8001c76:	461a      	mov	r2, r3
 8001c78:	4b48      	ldr	r3, [pc, #288]	; (8001d9c <DDS_Calculation+0x210>)
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	e002      	b.n	8001c84 <DDS_Calculation+0xf8>
	} else DDS_target_multipiller = 1;
 8001c7e:	4b48      	ldr	r3, [pc, #288]	; (8001da0 <DDS_Calculation+0x214>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	601a      	str	r2, [r3, #0]

	DDS_FTW=(((DDS_target_frequecny/corr_coeff)*((1<<CPLD_WORD)+1))/DDS_clock_frequecny)*(float)0xFFFFFFFF;
 8001c84:	4b45      	ldr	r3, [pc, #276]	; (8001d9c <DDS_Calculation+0x210>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	6879      	ldr	r1, [r7, #4]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff f950 	bl	8000f30 <__aeabi_fdiv>
 8001c90:	4603      	mov	r3, r0
 8001c92:	461c      	mov	r4, r3
 8001c94:	4b43      	ldr	r3, [pc, #268]	; (8001da4 <DDS_Calculation+0x218>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	461a      	mov	r2, r3
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	4093      	lsls	r3, r2
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7ff f83d 	bl	8000d20 <__aeabi_i2f>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	4619      	mov	r1, r3
 8001caa:	4620      	mov	r0, r4
 8001cac:	f7ff f88c 	bl	8000dc8 <__aeabi_fmul>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	4b3c      	ldr	r3, [pc, #240]	; (8001da8 <DDS_Calculation+0x21c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	4610      	mov	r0, r2
 8001cbc:	f7ff f938 	bl	8000f30 <__aeabi_fdiv>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	f04f 419f 	mov.w	r1, #1333788672	; 0x4f800000
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff f87e 	bl	8000dc8 <__aeabi_fmul>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	461a      	mov	r2, r3
 8001cd0:	4b36      	ldr	r3, [pc, #216]	; (8001dac <DDS_Calculation+0x220>)
 8001cd2:	601a      	str	r2, [r3, #0]

	if(DAC_code_direction==DIRECTION_UP_STATE)
 8001cd4:	4b36      	ldr	r3, [pc, #216]	; (8001db0 <DDS_Calculation+0x224>)
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	d107      	bne.n	8001cec <DDS_Calculation+0x160>
	{
		codes_left=0xFFFFF-DAC_code;
 8001cdc:	4b29      	ldr	r3, [pc, #164]	; (8001d84 <DDS_Calculation+0x1f8>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f5c3 237f 	rsb	r3, r3, #1044480	; 0xff000
 8001ce4:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e002      	b.n	8001cf2 <DDS_Calculation+0x166>
	}
	else
	{
		codes_left=DAC_code;
 8001cec:	4b25      	ldr	r3, [pc, #148]	; (8001d84 <DDS_Calculation+0x1f8>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	617b      	str	r3, [r7, #20]
	}

	second_left=codes_left/DDS_target_multipiller/DDS_target_frequecny;
 8001cf2:	4b2b      	ldr	r3, [pc, #172]	; (8001da0 <DDS_Calculation+0x214>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff f80b 	bl	8000d18 <__aeabi_ui2f>
 8001d02:	4602      	mov	r2, r0
 8001d04:	4b25      	ldr	r3, [pc, #148]	; (8001d9c <DDS_Calculation+0x210>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4610      	mov	r0, r2
 8001d0c:	f7ff f910 	bl	8000f30 <__aeabi_fdiv>
 8001d10:	4603      	mov	r3, r0
 8001d12:	603b      	str	r3, [r7, #0]
	eta_second=(uint32_t)second_left % 60;
 8001d14:	6838      	ldr	r0, [r7, #0]
 8001d16:	f7ff fa1d 	bl	8001154 <__aeabi_f2uiz>
 8001d1a:	4601      	mov	r1, r0
 8001d1c:	4b25      	ldr	r3, [pc, #148]	; (8001db4 <DDS_Calculation+0x228>)
 8001d1e:	fba3 2301 	umull	r2, r3, r3, r1
 8001d22:	095a      	lsrs	r2, r3, #5
 8001d24:	4613      	mov	r3, r2
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	1a9b      	subs	r3, r3, r2
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	1aca      	subs	r2, r1, r3
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	4b21      	ldr	r3, [pc, #132]	; (8001db8 <DDS_Calculation+0x22c>)
 8001d32:	701a      	strb	r2, [r3, #0]
	eta_minute=(uint32_t)(second_left / 60) % 60;
 8001d34:	4921      	ldr	r1, [pc, #132]	; (8001dbc <DDS_Calculation+0x230>)
 8001d36:	6838      	ldr	r0, [r7, #0]
 8001d38:	f7ff f8fa 	bl	8000f30 <__aeabi_fdiv>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff fa08 	bl	8001154 <__aeabi_f2uiz>
 8001d44:	4601      	mov	r1, r0
 8001d46:	4b1b      	ldr	r3, [pc, #108]	; (8001db4 <DDS_Calculation+0x228>)
 8001d48:	fba3 2301 	umull	r2, r3, r3, r1
 8001d4c:	095a      	lsrs	r2, r3, #5
 8001d4e:	4613      	mov	r3, r2
 8001d50:	011b      	lsls	r3, r3, #4
 8001d52:	1a9b      	subs	r3, r3, r2
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	1aca      	subs	r2, r1, r3
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	4b19      	ldr	r3, [pc, #100]	; (8001dc0 <DDS_Calculation+0x234>)
 8001d5c:	701a      	strb	r2, [r3, #0]
	eta_hours=(uint32_t) second_left / 3600;
 8001d5e:	6838      	ldr	r0, [r7, #0]
 8001d60:	f7ff f9f8 	bl	8001154 <__aeabi_f2uiz>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4a17      	ldr	r2, [pc, #92]	; (8001dc4 <DDS_Calculation+0x238>)
 8001d68:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6c:	0adb      	lsrs	r3, r3, #11
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <DDS_Calculation+0x23c>)
 8001d72:	701a      	strb	r2, [r3, #0]
}
 8001d74:	bf00      	nop
 8001d76:	371c      	adds	r7, #28
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd90      	pop	{r4, r7, pc}
 8001d7c:	447a0000 	.word	0x447a0000
 8001d80:	497fffe0 	.word	0x497fffe0
 8001d84:	20000d20 	.word	0x20000d20
 8001d88:	20000b24 	.word	0x20000b24
 8001d8c:	20000b28 	.word	0x20000b28
 8001d90:	20000b2c 	.word	0x20000b2c
 8001d94:	20000d10 	.word	0x20000d10
 8001d98:	20000d0c 	.word	0x20000d0c
 8001d9c:	20000d08 	.word	0x20000d08
 8001da0:	200007ac 	.word	0x200007ac
 8001da4:	20000d02 	.word	0x20000d02
 8001da8:	200007b0 	.word	0x200007b0
 8001dac:	20000d04 	.word	0x20000d04
 8001db0:	20000d24 	.word	0x20000d24
 8001db4:	88888889 	.word	0x88888889
 8001db8:	20000cce 	.word	0x20000cce
 8001dbc:	42700000 	.word	0x42700000
 8001dc0:	20000ccd 	.word	0x20000ccd
 8001dc4:	91a2b3c5 	.word	0x91a2b3c5
 8001dc8:	20000ccc 	.word	0x20000ccc

08001dcc <DDS_Init>:

//==============================================================================================
void DDS_Init(void)
{
 8001dcc:	b590      	push	{r4, r7, lr}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
	uint16_t DDS_tx_buffer[1];
	DDS_Calculation();
 8001dd2:	f7ff fedb 	bl	8001b8c <DDS_Calculation>

	HAL_Delay(100);
 8001dd6:	2064      	movs	r0, #100	; 0x64
 8001dd8:	f003 f868 	bl	8004eac <HAL_Delay>

	//CONTROL REGISTER WRITE SLEEP =1 ,	RESET = 1,	CLR = 1
	DDS_tx_buffer[0]=0xC000; // Control DDS (D15=1, D14=1)
 8001ddc:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001de0:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=0x7 << 11; //  SLEEP = 1 , RESET = 1,	CLR = 1
 8001de2:	88bb      	ldrh	r3, [r7, #4]
 8001de4:	f503 5360 	add.w	r3, r3, #14336	; 0x3800
 8001de8:	b29b      	uxth	r3, r3
 8001dea:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001dec:	2200      	movs	r2, #0
 8001dee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001df2:	4861      	ldr	r0, [pc, #388]	; (8001f78 <DDS_Init+0x1ac>)
 8001df4:	f003 febf 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001df8:	1d39      	adds	r1, r7, #4
 8001dfa:	2305      	movs	r3, #5
 8001dfc:	2201      	movs	r2, #1
 8001dfe:	485f      	ldr	r0, [pc, #380]	; (8001f7c <DDS_Init+0x1b0>)
 8001e00:	f007 f908 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e04:	2201      	movs	r2, #1
 8001e06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e0a:	485b      	ldr	r0, [pc, #364]	; (8001f78 <DDS_Init+0x1ac>)
 8001e0c:	f003 feb3 	bl	8005b76 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001e10:	2064      	movs	r0, #100	; 0x64
 8001e12:	f003 f84b 	bl	8004eac <HAL_Delay>
	//DO NOT !!! SET SYNC AND/OR SELSRC TO 1

	//WRITE INITIAL DATA

	// Write to Frequency 0 Reg, H MSB
	DDS_tx_buffer[0]=0x3300;
 8001e16:	f44f 534c 	mov.w	r3, #13056	; 0x3300
 8001e1a:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 24) & 0xFF;
 8001e1c:	88bc      	ldrh	r4, [r7, #4]
 8001e1e:	4b58      	ldr	r3, [pc, #352]	; (8001f80 <DDS_Init+0x1b4>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff f996 	bl	8001154 <__aeabi_f2uiz>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	0e1b      	lsrs	r3, r3, #24
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	4423      	add	r3, r4
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001e34:	2200      	movs	r2, #0
 8001e36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e3a:	484f      	ldr	r0, [pc, #316]	; (8001f78 <DDS_Init+0x1ac>)
 8001e3c:	f003 fe9b 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e40:	1d39      	adds	r1, r7, #4
 8001e42:	2305      	movs	r3, #5
 8001e44:	2201      	movs	r2, #1
 8001e46:	484d      	ldr	r0, [pc, #308]	; (8001f7c <DDS_Init+0x1b0>)
 8001e48:	f007 f8e4 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e52:	4849      	ldr	r0, [pc, #292]	; (8001f78 <DDS_Init+0x1ac>)
 8001e54:	f003 fe8f 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001e58:	2032      	movs	r0, #50	; 0x32
 8001e5a:	f003 f827 	bl	8004eac <HAL_Delay>

	// Write to Frequency 0 Reg, L MSBs
	DDS_tx_buffer[0]=0x2200;
 8001e5e:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001e62:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 16) & 0xFF;
 8001e64:	88bc      	ldrh	r4, [r7, #4]
 8001e66:	4b46      	ldr	r3, [pc, #280]	; (8001f80 <DDS_Init+0x1b4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff f972 	bl	8001154 <__aeabi_f2uiz>
 8001e70:	4603      	mov	r3, r0
 8001e72:	0c1b      	lsrs	r3, r3, #16
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	b29b      	uxth	r3, r3
 8001e7a:	4423      	add	r3, r4
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001e80:	2200      	movs	r2, #0
 8001e82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e86:	483c      	ldr	r0, [pc, #240]	; (8001f78 <DDS_Init+0x1ac>)
 8001e88:	f003 fe75 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001e8c:	1d39      	adds	r1, r7, #4
 8001e8e:	2305      	movs	r3, #5
 8001e90:	2201      	movs	r2, #1
 8001e92:	483a      	ldr	r0, [pc, #232]	; (8001f7c <DDS_Init+0x1b0>)
 8001e94:	f007 f8be 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e9e:	4836      	ldr	r0, [pc, #216]	; (8001f78 <DDS_Init+0x1ac>)
 8001ea0:	f003 fe69 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001ea4:	2032      	movs	r0, #50	; 0x32
 8001ea6:	f003 f801 	bl	8004eac <HAL_Delay>

	// Write to Frequency 0 Reg, H LSBs
	DDS_tx_buffer[0]=0x3100;
 8001eaa:	f44f 5344 	mov.w	r3, #12544	; 0x3100
 8001eae:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 8) & 0xFF;
 8001eb0:	88bc      	ldrh	r4, [r7, #4]
 8001eb2:	4b33      	ldr	r3, [pc, #204]	; (8001f80 <DDS_Init+0x1b4>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff f94c 	bl	8001154 <__aeabi_f2uiz>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	0a1b      	lsrs	r3, r3, #8
 8001ec0:	b29b      	uxth	r3, r3
 8001ec2:	b2db      	uxtb	r3, r3
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	4423      	add	r3, r4
 8001ec8:	b29b      	uxth	r3, r3
 8001eca:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001ecc:	2200      	movs	r2, #0
 8001ece:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ed2:	4829      	ldr	r0, [pc, #164]	; (8001f78 <DDS_Init+0x1ac>)
 8001ed4:	f003 fe4f 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001ed8:	1d39      	adds	r1, r7, #4
 8001eda:	2305      	movs	r3, #5
 8001edc:	2201      	movs	r2, #1
 8001ede:	4827      	ldr	r0, [pc, #156]	; (8001f7c <DDS_Init+0x1b0>)
 8001ee0:	f007 f898 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eea:	4823      	ldr	r0, [pc, #140]	; (8001f78 <DDS_Init+0x1ac>)
 8001eec:	f003 fe43 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8001ef0:	2032      	movs	r0, #50	; 0x32
 8001ef2:	f002 ffdb 	bl	8004eac <HAL_Delay>

	// Write to Frequency 0 Reg, L LSBs
	DDS_tx_buffer[0]=0x2000;
 8001ef6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001efa:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW & 0xFF);
 8001efc:	88bc      	ldrh	r4, [r7, #4]
 8001efe:	4b20      	ldr	r3, [pc, #128]	; (8001f80 <DDS_Init+0x1b4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff f926 	bl	8001154 <__aeabi_f2uiz>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	4423      	add	r3, r4
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f16:	2200      	movs	r2, #0
 8001f18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f1c:	4816      	ldr	r0, [pc, #88]	; (8001f78 <DDS_Init+0x1ac>)
 8001f1e:	f003 fe2a 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001f22:	1d39      	adds	r1, r7, #4
 8001f24:	2305      	movs	r3, #5
 8001f26:	2201      	movs	r2, #1
 8001f28:	4814      	ldr	r0, [pc, #80]	; (8001f7c <DDS_Init+0x1b0>)
 8001f2a:	f007 f873 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f34:	4810      	ldr	r0, [pc, #64]	; (8001f78 <DDS_Init+0x1ac>)
 8001f36:	f003 fe1e 	bl	8005b76 <HAL_GPIO_WritePin>


	HAL_Delay(100);
 8001f3a:	2064      	movs	r0, #100	; 0x64
 8001f3c:	f002 ffb6 	bl	8004eac <HAL_Delay>

	// CONTROL REGISTER WRITE, 	SLEEP = 0,	RESET = 0, CLR = 0

	// Control DDS (D15=1, D14=1)
	DDS_tx_buffer[0]=0xC000; // Exit DAC from Sleep+Reset mode
 8001f40:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001f44:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001f46:	2200      	movs	r2, #0
 8001f48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f4c:	480a      	ldr	r0, [pc, #40]	; (8001f78 <DDS_Init+0x1ac>)
 8001f4e:	f003 fe12 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001f52:	1d39      	adds	r1, r7, #4
 8001f54:	2305      	movs	r3, #5
 8001f56:	2201      	movs	r2, #1
 8001f58:	4808      	ldr	r0, [pc, #32]	; (8001f7c <DDS_Init+0x1b0>)
 8001f5a:	f007 f85b 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001f64:	4804      	ldr	r0, [pc, #16]	; (8001f78 <DDS_Init+0x1ac>)
 8001f66:	f003 fe06 	bl	8005b76 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 8001f6a:	2064      	movs	r0, #100	; 0x64
 8001f6c:	f002 ff9e 	bl	8004eac <HAL_Delay>

}
 8001f70:	bf00      	nop
 8001f72:	370c      	adds	r7, #12
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd90      	pop	{r4, r7, pc}
 8001f78:	40020400 	.word	0x40020400
 8001f7c:	20000d84 	.word	0x20000d84
 8001f80:	20000d04 	.word	0x20000d04

08001f84 <DDS_Update>:

//==============================================================================================
void DDS_Update(void)
{
 8001f84:	b590      	push	{r4, r7, lr}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
	uint16_t DDS_tx_buffer[1];

	// Write to Frequency 0 Reg, H MSB
	DDS_tx_buffer[0]=0x3300;
 8001f8a:	f44f 534c 	mov.w	r3, #13056	; 0x3300
 8001f8e:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 24) & 0xFF;
 8001f90:	88bc      	ldrh	r4, [r7, #4]
 8001f92:	4b44      	ldr	r3, [pc, #272]	; (80020a4 <DDS_Update+0x120>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f7ff f8dc 	bl	8001154 <__aeabi_f2uiz>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	0e1b      	lsrs	r3, r3, #24
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	4423      	add	r3, r4
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fae:	483e      	ldr	r0, [pc, #248]	; (80020a8 <DDS_Update+0x124>)
 8001fb0:	f003 fde1 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001fb4:	1d39      	adds	r1, r7, #4
 8001fb6:	2305      	movs	r3, #5
 8001fb8:	2201      	movs	r2, #1
 8001fba:	483c      	ldr	r0, [pc, #240]	; (80020ac <DDS_Update+0x128>)
 8001fbc:	f007 f82a 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001fc6:	4838      	ldr	r0, [pc, #224]	; (80020a8 <DDS_Update+0x124>)
 8001fc8:	f003 fdd5 	bl	8005b76 <HAL_GPIO_WritePin>

	// Write to Frequency 0 Reg, L MSBs
	DDS_tx_buffer[0]=0x2200;
 8001fcc:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8001fd0:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 16) & 0xFF;
 8001fd2:	88bc      	ldrh	r4, [r7, #4]
 8001fd4:	4b33      	ldr	r3, [pc, #204]	; (80020a4 <DDS_Update+0x120>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f8bb 	bl	8001154 <__aeabi_f2uiz>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	0c1b      	lsrs	r3, r3, #16
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	4423      	add	r3, r4
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ff4:	482c      	ldr	r0, [pc, #176]	; (80020a8 <DDS_Update+0x124>)
 8001ff6:	f003 fdbe 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8001ffa:	1d39      	adds	r1, r7, #4
 8001ffc:	2305      	movs	r3, #5
 8001ffe:	2201      	movs	r2, #1
 8002000:	482a      	ldr	r0, [pc, #168]	; (80020ac <DDS_Update+0x128>)
 8002002:	f007 f807 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8002006:	2201      	movs	r2, #1
 8002008:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800200c:	4826      	ldr	r0, [pc, #152]	; (80020a8 <DDS_Update+0x124>)
 800200e:	f003 fdb2 	bl	8005b76 <HAL_GPIO_WritePin>

	// Write to Frequency 0 Reg, H LSBs
	DDS_tx_buffer[0]=0x3100;
 8002012:	f44f 5344 	mov.w	r3, #12544	; 0x3100
 8002016:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW >> 8) & 0xFF;
 8002018:	88bc      	ldrh	r4, [r7, #4]
 800201a:	4b22      	ldr	r3, [pc, #136]	; (80020a4 <DDS_Update+0x120>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f7ff f898 	bl	8001154 <__aeabi_f2uiz>
 8002024:	4603      	mov	r3, r0
 8002026:	0a1b      	lsrs	r3, r3, #8
 8002028:	b29b      	uxth	r3, r3
 800202a:	b2db      	uxtb	r3, r3
 800202c:	b29b      	uxth	r3, r3
 800202e:	4423      	add	r3, r4
 8002030:	b29b      	uxth	r3, r3
 8002032:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8002034:	2200      	movs	r2, #0
 8002036:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800203a:	481b      	ldr	r0, [pc, #108]	; (80020a8 <DDS_Update+0x124>)
 800203c:	f003 fd9b 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8002040:	1d39      	adds	r1, r7, #4
 8002042:	2305      	movs	r3, #5
 8002044:	2201      	movs	r2, #1
 8002046:	4819      	ldr	r0, [pc, #100]	; (80020ac <DDS_Update+0x128>)
 8002048:	f006 ffe4 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 800204c:	2201      	movs	r2, #1
 800204e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002052:	4815      	ldr	r0, [pc, #84]	; (80020a8 <DDS_Update+0x124>)
 8002054:	f003 fd8f 	bl	8005b76 <HAL_GPIO_WritePin>

	// Write to Frequency 0 Reg, L LSBs
	DDS_tx_buffer[0]=0x2000;
 8002058:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800205c:	80bb      	strh	r3, [r7, #4]
	DDS_tx_buffer[0]+=((uint32_t)DDS_FTW & 0xFF);
 800205e:	88bc      	ldrh	r4, [r7, #4]
 8002060:	4b10      	ldr	r3, [pc, #64]	; (80020a4 <DDS_Update+0x120>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f7ff f875 	bl	8001154 <__aeabi_f2uiz>
 800206a:	4603      	mov	r3, r0
 800206c:	b29b      	uxth	r3, r3
 800206e:	b2db      	uxtb	r3, r3
 8002070:	b29b      	uxth	r3, r3
 8002072:	4423      	add	r3, r4
 8002074:	b29b      	uxth	r3, r3
 8002076:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 8002078:	2200      	movs	r2, #0
 800207a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800207e:	480a      	ldr	r0, [pc, #40]	; (80020a8 <DDS_Update+0x124>)
 8002080:	f003 fd79 	bl	8005b76 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
 8002084:	1d39      	adds	r1, r7, #4
 8002086:	2305      	movs	r3, #5
 8002088:	2201      	movs	r2, #1
 800208a:	4808      	ldr	r0, [pc, #32]	; (80020ac <DDS_Update+0x128>)
 800208c:	f006 ffc2 	bl	8009014 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 8002090:	2201      	movs	r2, #1
 8002092:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002096:	4804      	ldr	r0, [pc, #16]	; (80020a8 <DDS_Update+0x124>)
 8002098:	f003 fd6d 	bl	8005b76 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
	HAL_SPI_Transmit(&hspi2,(uint8_t *)DDS_tx_buffer,1,5);
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
*/
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd90      	pop	{r4, r7, pc}
 80020a4:	20000d04 	.word	0x20000d04
 80020a8:	40020400 	.word	0x40020400
 80020ac:	20000d84 	.word	0x20000d84

080020b0 <LcdSend>:
unsigned char LcdCache[LCD_CACHSIZE];   // 
unsigned int LcdCacheIdx = 0;   //    


void LcdSend(uint8_t data, uint8_t cmd) //Sends data to display controller
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	460a      	mov	r2, r1
 80020ba:	71fb      	strb	r3, [r7, #7]
 80020bc:	4613      	mov	r3, r2
 80020be:	71bb      	strb	r3, [r7, #6]
  uint8_t sdata = 0;
 80020c0:	2300      	movs	r3, #0
 80020c2:	73fb      	strb	r3, [r7, #15]

  lcd44780_RW_0;
 80020c4:	2200      	movs	r2, #0
 80020c6:	2102      	movs	r1, #2
 80020c8:	4811      	ldr	r0, [pc, #68]	; (8002110 <LcdSend+0x60>)
 80020ca:	f003 fd54 	bl	8005b76 <HAL_GPIO_WritePin>

  sdata = data;
 80020ce:	79fb      	ldrb	r3, [r7, #7]
 80020d0:	73fb      	strb	r3, [r7, #15]
  if(cmd == lcd_CMD)
 80020d2:	79bb      	ldrb	r3, [r7, #6]
 80020d4:	2b01      	cmp	r3, #1
 80020d6:	d105      	bne.n	80020e4 <LcdSend+0x34>
  {
	  lcd44780_RS_0;
 80020d8:	2201      	movs	r2, #1
 80020da:	2101      	movs	r1, #1
 80020dc:	480c      	ldr	r0, [pc, #48]	; (8002110 <LcdSend+0x60>)
 80020de:	f003 fd4a 	bl	8005b76 <HAL_GPIO_WritePin>
 80020e2:	e004      	b.n	80020ee <LcdSend+0x3e>
  }                             // 
  else
  {
	  lcd44780_RS_1;
 80020e4:	2200      	movs	r2, #0
 80020e6:	2101      	movs	r1, #1
 80020e8:	4809      	ldr	r0, [pc, #36]	; (8002110 <LcdSend+0x60>)
 80020ea:	f003 fd44 	bl	8005b76 <HAL_GPIO_WritePin>
  }                             // 
  send_data(sdata);
 80020ee:	7bfb      	ldrb	r3, [r7, #15]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f000 f97d 	bl	80023f0 <send_data>

  if(cmd == lcd_CMD)while(check_busy_flag());
 80020f6:	79bb      	ldrb	r3, [r7, #6]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d105      	bne.n	8002108 <LcdSend+0x58>
 80020fc:	bf00      	nop
 80020fe:	f000 f98d 	bl	800241c <check_busy_flag>
 8002102:	4603      	mov	r3, r0
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1fa      	bne.n	80020fe <LcdSend+0x4e>
}
 8002108:	bf00      	nop
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40020400 	.word	0x40020400

08002114 <LcdUpdate>:

void LcdUpdate(void)            //Copies the LCD cache into the device RAM
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
  int i = 0, j = 0;
 800211a:	2300      	movs	r3, #0
 800211c:	607b      	str	r3, [r7, #4]
 800211e:	2300      	movs	r3, #0
 8002120:	603b      	str	r3, [r7, #0]

  LcdSend(HD44780_SET_CGRAM_ADD, lcd_CMD);//    
 8002122:	2101      	movs	r1, #1
 8002124:	2040      	movs	r0, #64	; 0x40
 8002126:	f7ff ffc3 	bl	80020b0 <LcdSend>
  LcdSend(HD44780_SET_DDRAM_ADD, lcd_CMD);
 800212a:	2101      	movs	r1, #1
 800212c:	2080      	movs	r0, #128	; 0x80
 800212e:	f7ff ffbf 	bl	80020b0 <LcdSend>

  for (i = 0; i < (LCD_Y_RES >> 3); i++)        //   (   8)
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
 8002136:	e017      	b.n	8002168 <LcdUpdate+0x54>
    for (j = 0; j < LCD_X_RES; j++)        //    8 
 8002138:	2300      	movs	r3, #0
 800213a:	603b      	str	r3, [r7, #0]
 800213c:	e00e      	b.n	800215c <LcdUpdate+0x48>
    {
      LcdSend(LcdCache[((i * LCD_X_RES) + j)], lcd_DATA);       //    ,       .
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2264      	movs	r2, #100	; 0x64
 8002142:	fb03 f202 	mul.w	r2, r3, r2
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	4413      	add	r3, r2
 800214a:	4a0b      	ldr	r2, [pc, #44]	; (8002178 <LcdUpdate+0x64>)
 800214c:	5cd3      	ldrb	r3, [r2, r3]
 800214e:	2102      	movs	r1, #2
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff ffad 	bl	80020b0 <LcdSend>
    for (j = 0; j < LCD_X_RES; j++)        //    8 
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	3301      	adds	r3, #1
 800215a:	603b      	str	r3, [r7, #0]
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	2b63      	cmp	r3, #99	; 0x63
 8002160:	dded      	ble.n	800213e <LcdUpdate+0x2a>
  for (i = 0; i < (LCD_Y_RES >> 3); i++)        //   (   8)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3301      	adds	r3, #1
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2b01      	cmp	r3, #1
 800216c:	dde4      	ble.n	8002138 <LcdUpdate+0x24>
    }
}
 800216e:	bf00      	nop
 8002170:	bf00      	nop
 8002172:	3708      	adds	r7, #8
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	20000b4c 	.word	0x20000b4c

0800217c <LcdClear_massive>:
  LcdUpdate();
}


void LcdClear_massive(void)     //Clears the display
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
  int i = 0;
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]

  for (i = 0; i < LCD_CACHSIZE; i++)
 8002186:	2300      	movs	r3, #0
 8002188:	607b      	str	r3, [r7, #4]
 800218a:	e007      	b.n	800219c <LcdClear_massive+0x20>
    LcdCache[i] = 0;            //   0
 800218c:	4a08      	ldr	r2, [pc, #32]	; (80021b0 <LcdClear_massive+0x34>)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	2200      	movs	r2, #0
 8002194:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < LCD_CACHSIZE; i++)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	3301      	adds	r3, #1
 800219a:	607b      	str	r3, [r7, #4]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2bc7      	cmp	r3, #199	; 0xc7
 80021a0:	ddf4      	ble.n	800218c <LcdClear_massive+0x10>
}
 80021a2:	bf00      	nop
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000b4c 	.word	0x20000b4c

080021b4 <LcdGotoXYFont>:
  }
}


void LcdGotoXYFont(unsigned char x, unsigned char y)    //Sets cursor location to xy location. Range: 1,1 .. 14,6
{
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	460a      	mov	r2, r1
 80021be:	71fb      	strb	r3, [r7, #7]
 80021c0:	4613      	mov	r3, r2
 80021c2:	71bb      	strb	r3, [r7, #6]
  LcdCacheIdx = ((int) (y) - 1) * Cntr_X_RES + ((int) (x) - 1) * Cntr_Y_RES;
 80021c4:	79bb      	ldrb	r3, [r7, #6]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	2264      	movs	r2, #100	; 0x64
 80021ca:	fb03 f202 	mul.w	r2, r3, r2
 80021ce:	79fb      	ldrb	r3, [r7, #7]
 80021d0:	3b01      	subs	r3, #1
 80021d2:	011b      	lsls	r3, r3, #4
 80021d4:	4413      	add	r3, r2
 80021d6:	461a      	mov	r2, r3
 80021d8:	4b03      	ldr	r3, [pc, #12]	; (80021e8 <LcdGotoXYFont+0x34>)
 80021da:	601a      	str	r2, [r3, #0]
}
 80021dc:	bf00      	nop
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bc80      	pop	{r7}
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop
 80021e8:	20000c14 	.word	0x20000c14

080021ec <clean_lcd_buf>:

void clean_lcd_buf(void)        //  
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
  uint8_t i = 0;
 80021f2:	2300      	movs	r3, #0
 80021f4:	71fb      	strb	r3, [r7, #7]

  for (i = 0; i < 20; i++)
 80021f6:	2300      	movs	r3, #0
 80021f8:	71fb      	strb	r3, [r7, #7]
 80021fa:	e006      	b.n	800220a <clean_lcd_buf+0x1e>
    lcd_buf[i] = 0;
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	4a07      	ldr	r2, [pc, #28]	; (800221c <clean_lcd_buf+0x30>)
 8002200:	2100      	movs	r1, #0
 8002202:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 20; i++)
 8002204:	79fb      	ldrb	r3, [r7, #7]
 8002206:	3301      	adds	r3, #1
 8002208:	71fb      	strb	r3, [r7, #7]
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	2b13      	cmp	r3, #19
 800220e:	d9f5      	bls.n	80021fc <clean_lcd_buf+0x10>
}
 8002210:	bf00      	nop
 8002212:	bf00      	nop
 8002214:	370c      	adds	r7, #12
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr
 800221c:	20000b38 	.word	0x20000b38

08002220 <LcdChr>:

void LcdChr(int ch)             //Displays a character at current cursor location and increment cursor location
{
 8002220:	b480      	push	{r7}
 8002222:	b085      	sub	sp, #20
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  char i = 0;
 8002228:	2300      	movs	r3, #0
 800222a:	73fb      	strb	r3, [r7, #15]
  if(ch > 0x7f)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2b7f      	cmp	r3, #127	; 0x7f
 8002230:	dd1a      	ble.n	8002268 <LcdChr+0x48>
  {
    for (i = 0; i < 5; i++)
 8002232:	2300      	movs	r3, #0
 8002234:	73fb      	strb	r3, [r7, #15]
 8002236:	e013      	b.n	8002260 <LcdChr+0x40>
      LcdCache[LcdCacheIdx++] = lcd_font_table_rus[(ch * 5 + (i) - 0x3C0)];     // -       - 5 
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	4613      	mov	r3, r2
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	441a      	add	r2, r3
 8002240:	7bfb      	ldrb	r3, [r7, #15]
 8002242:	4413      	add	r3, r2
 8002244:	f5a3 7270 	sub.w	r2, r3, #960	; 0x3c0
 8002248:	4b1b      	ldr	r3, [pc, #108]	; (80022b8 <LcdChr+0x98>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	1c59      	adds	r1, r3, #1
 800224e:	481a      	ldr	r0, [pc, #104]	; (80022b8 <LcdChr+0x98>)
 8002250:	6001      	str	r1, [r0, #0]
 8002252:	491a      	ldr	r1, [pc, #104]	; (80022bc <LcdChr+0x9c>)
 8002254:	5c89      	ldrb	r1, [r1, r2]
 8002256:	4a1a      	ldr	r2, [pc, #104]	; (80022c0 <LcdChr+0xa0>)
 8002258:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 5; i++)
 800225a:	7bfb      	ldrb	r3, [r7, #15]
 800225c:	3301      	adds	r3, #1
 800225e:	73fb      	strb	r3, [r7, #15]
 8002260:	7bfb      	ldrb	r3, [r7, #15]
 8002262:	2b04      	cmp	r3, #4
 8002264:	d9e8      	bls.n	8002238 <LcdChr+0x18>
 8002266:	e019      	b.n	800229c <LcdChr+0x7c>
  } else
  {
    for (i = 0; i < 5; i++)
 8002268:	2300      	movs	r3, #0
 800226a:	73fb      	strb	r3, [r7, #15]
 800226c:	e013      	b.n	8002296 <LcdChr+0x76>
      LcdCache[LcdCacheIdx++] = lcd_font_table[(ch * 5 + (i) - 0xA0)];  // -       - 5 
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	441a      	add	r2, r3
 8002276:	7bfb      	ldrb	r3, [r7, #15]
 8002278:	4413      	add	r3, r2
 800227a:	f1a3 02a0 	sub.w	r2, r3, #160	; 0xa0
 800227e:	4b0e      	ldr	r3, [pc, #56]	; (80022b8 <LcdChr+0x98>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	1c59      	adds	r1, r3, #1
 8002284:	480c      	ldr	r0, [pc, #48]	; (80022b8 <LcdChr+0x98>)
 8002286:	6001      	str	r1, [r0, #0]
 8002288:	490e      	ldr	r1, [pc, #56]	; (80022c4 <LcdChr+0xa4>)
 800228a:	5c89      	ldrb	r1, [r1, r2]
 800228c:	4a0c      	ldr	r2, [pc, #48]	; (80022c0 <LcdChr+0xa0>)
 800228e:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < 5; i++)
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	3301      	adds	r3, #1
 8002294:	73fb      	strb	r3, [r7, #15]
 8002296:	7bfb      	ldrb	r3, [r7, #15]
 8002298:	2b04      	cmp	r3, #4
 800229a:	d9e8      	bls.n	800226e <LcdChr+0x4e>
  }
  LcdCache[LcdCacheIdx++] = 0x00;       //   
 800229c:	4b06      	ldr	r3, [pc, #24]	; (80022b8 <LcdChr+0x98>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	1c5a      	adds	r2, r3, #1
 80022a2:	4905      	ldr	r1, [pc, #20]	; (80022b8 <LcdChr+0x98>)
 80022a4:	600a      	str	r2, [r1, #0]
 80022a6:	4a06      	ldr	r2, [pc, #24]	; (80022c0 <LcdChr+0xa0>)
 80022a8:	2100      	movs	r1, #0
 80022aa:	54d1      	strb	r1, [r2, r3]
}
 80022ac:	bf00      	nop
 80022ae:	3714      	adds	r7, #20
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000c14 	.word	0x20000c14
 80022bc:	200001e0 	.word	0x200001e0
 80022c0:	20000b4c 	.word	0x20000b4c
 80022c4:	20000000 	.word	0x20000000

080022c8 <LcdString>:
  }
  LcdCache[LcdCacheIdx++] = 0xFF;       //   
}

void LcdString(unsigned char x, unsigned char y)        //Displays a string at current cursor location
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b084      	sub	sp, #16
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	4603      	mov	r3, r0
 80022d0:	460a      	mov	r2, r1
 80022d2:	71fb      	strb	r3, [r7, #7]
 80022d4:	4613      	mov	r3, r2
 80022d6:	71bb      	strb	r3, [r7, #6]
  unsigned char i = 0;
 80022d8:	2300      	movs	r3, #0
 80022da:	73fb      	strb	r3, [r7, #15]

  if(x > 17 || y > 8)
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	2b11      	cmp	r3, #17
 80022e0:	d81f      	bhi.n	8002322 <LcdString+0x5a>
 80022e2:	79bb      	ldrb	r3, [r7, #6]
 80022e4:	2b08      	cmp	r3, #8
 80022e6:	d81c      	bhi.n	8002322 <LcdString+0x5a>
    return;
  LcdGotoXYFont(x, y);
 80022e8:	79ba      	ldrb	r2, [r7, #6]
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	4611      	mov	r1, r2
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff ff60 	bl	80021b4 <LcdGotoXYFont>
  for (i = 0; i < 17; i++)
 80022f4:	2300      	movs	r3, #0
 80022f6:	73fb      	strb	r3, [r7, #15]
 80022f8:	e00d      	b.n	8002316 <LcdString+0x4e>
    if(lcd_buf[i])
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	4a0b      	ldr	r2, [pc, #44]	; (800232c <LcdString+0x64>)
 80022fe:	5cd3      	ldrb	r3, [r2, r3]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d005      	beq.n	8002310 <LcdString+0x48>
      LcdChr(lcd_buf[i]);
 8002304:	7bfb      	ldrb	r3, [r7, #15]
 8002306:	4a09      	ldr	r2, [pc, #36]	; (800232c <LcdString+0x64>)
 8002308:	5cd3      	ldrb	r3, [r2, r3]
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ff88 	bl	8002220 <LcdChr>
  for (i = 0; i < 17; i++)
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	3301      	adds	r3, #1
 8002314:	73fb      	strb	r3, [r7, #15]
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	2b10      	cmp	r3, #16
 800231a:	d9ee      	bls.n	80022fa <LcdString+0x32>
  clean_lcd_buf();
 800231c:	f7ff ff66 	bl	80021ec <clean_lcd_buf>
 8002320:	e000      	b.n	8002324 <LcdString+0x5c>
    return;
 8002322:	bf00      	nop
}
 8002324:	3710      	adds	r7, #16
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000b38 	.word	0x20000b38

08002330 <pulse_e>:
//////////////////////////////////////////////////////////////////////////////////////



void pulse_e() //    
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_SET);//    PIN_ON(PIN_E);
 8002334:	2201      	movs	r2, #1
 8002336:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800233a:	4805      	ldr	r0, [pc, #20]	; (8002350 <pulse_e+0x20>)
 800233c:	f003 fc1b 	bl	8005b76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_E);
 8002340:	2200      	movs	r2, #0
 8002342:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002346:	4802      	ldr	r0, [pc, #8]	; (8002350 <pulse_e+0x20>)
 8002348:	f003 fc15 	bl	8005b76 <HAL_GPIO_WritePin>
}
 800234c:	bf00      	nop
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40020400 	.word	0x40020400

08002354 <send_nibble>:

void send_nibble(unsigned char data) // 
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
  //     
  if(data & 0x01)
 800235e:	79fb      	ldrb	r3, [r7, #7]
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	2b00      	cmp	r3, #0
 8002366:	d005      	beq.n	8002374 <send_nibble+0x20>
	HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB4);
 8002368:	2201      	movs	r2, #1
 800236a:	2104      	movs	r1, #4
 800236c:	481f      	ldr	r0, [pc, #124]	; (80023ec <send_nibble+0x98>)
 800236e:	f003 fc02 	bl	8005b76 <HAL_GPIO_WritePin>
 8002372:	e004      	b.n	800237e <send_nibble+0x2a>
  else
    HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB4);
 8002374:	2200      	movs	r2, #0
 8002376:	2104      	movs	r1, #4
 8002378:	481c      	ldr	r0, [pc, #112]	; (80023ec <send_nibble+0x98>)
 800237a:	f003 fbfc 	bl	8005b76 <HAL_GPIO_WritePin>

  if(data & 0x02)
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	f003 0302 	and.w	r3, r3, #2
 8002384:	2b00      	cmp	r3, #0
 8002386:	d005      	beq.n	8002394 <send_nibble+0x40>
		HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB5);
 8002388:	2201      	movs	r2, #1
 800238a:	2108      	movs	r1, #8
 800238c:	4817      	ldr	r0, [pc, #92]	; (80023ec <send_nibble+0x98>)
 800238e:	f003 fbf2 	bl	8005b76 <HAL_GPIO_WritePin>
 8002392:	e004      	b.n	800239e <send_nibble+0x4a>
	  else
	    HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB5);
 8002394:	2200      	movs	r2, #0
 8002396:	2108      	movs	r1, #8
 8002398:	4814      	ldr	r0, [pc, #80]	; (80023ec <send_nibble+0x98>)
 800239a:	f003 fbec 	bl	8005b76 <HAL_GPIO_WritePin>

  if(data & 0x04)
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d005      	beq.n	80023b4 <send_nibble+0x60>
		HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB6);
 80023a8:	2201      	movs	r2, #1
 80023aa:	2110      	movs	r1, #16
 80023ac:	480f      	ldr	r0, [pc, #60]	; (80023ec <send_nibble+0x98>)
 80023ae:	f003 fbe2 	bl	8005b76 <HAL_GPIO_WritePin>
 80023b2:	e004      	b.n	80023be <send_nibble+0x6a>
	  else
	    HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB6);
 80023b4:	2200      	movs	r2, #0
 80023b6:	2110      	movs	r1, #16
 80023b8:	480c      	ldr	r0, [pc, #48]	; (80023ec <send_nibble+0x98>)
 80023ba:	f003 fbdc 	bl	8005b76 <HAL_GPIO_WritePin>

  if(data & 0x08)
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	f003 0308 	and.w	r3, r3, #8
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <send_nibble+0x80>
		HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_SET);//  PIN_ON(PIN_DB7);
 80023c8:	2201      	movs	r2, #1
 80023ca:	2120      	movs	r1, #32
 80023cc:	4807      	ldr	r0, [pc, #28]	; (80023ec <send_nibble+0x98>)
 80023ce:	f003 fbd2 	bl	8005b76 <HAL_GPIO_WritePin>
 80023d2:	e004      	b.n	80023de <send_nibble+0x8a>
	  else
	    HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB7);
 80023d4:	2200      	movs	r2, #0
 80023d6:	2120      	movs	r1, #32
 80023d8:	4804      	ldr	r0, [pc, #16]	; (80023ec <send_nibble+0x98>)
 80023da:	f003 fbcc 	bl	8005b76 <HAL_GPIO_WritePin>

  pulse_e(); //   
 80023de:	f7ff ffa7 	bl	8002330 <pulse_e>
}
 80023e2:	bf00      	nop
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40020400 	.word	0x40020400

080023f0 <send_data>:

void send_data(unsigned char data) // 2  
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
  //   :  
  // ,    
  send_nibble((data>>4) & 0x0F);
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	091b      	lsrs	r3, r3, #4
 80023fe:	b2db      	uxtb	r3, r3
 8002400:	4618      	mov	r0, r3
 8002402:	f7ff ffa7 	bl	8002354 <send_nibble>
  send_nibble(data & 0x0F);
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	f003 030f 	and.w	r3, r3, #15
 800240c:	b2db      	uxtb	r3, r3
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff ffa0 	bl	8002354 <send_nibble>
}
 8002414:	bf00      	nop
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <check_busy_flag>:

int check_busy_flag(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b086      	sub	sp, #24
 8002420:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002422:	463b      	mov	r3, r7
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]
 8002428:	605a      	str	r2, [r3, #4]
 800242a:	609a      	str	r2, [r3, #8]
 800242c:	60da      	str	r2, [r3, #12]
 800242e:	611a      	str	r2, [r3, #16]
	GPIO_PinState status;

	lcd44780_RW_1; // Read
 8002430:	2201      	movs	r2, #1
 8002432:	2102      	movs	r1, #2
 8002434:	4822      	ldr	r0, [pc, #136]	; (80024c0 <check_busy_flag+0xa4>)
 8002436:	f003 fb9e 	bl	8005b76 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = Display_DB7_Pin;
 800243a:	2320      	movs	r3, #32
 800243c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800243e:	2300      	movs	r3, #0
 8002440:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002446:	2302      	movs	r3, #2
 8002448:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800244a:	463b      	mov	r3, r7
 800244c:	4619      	mov	r1, r3
 800244e:	481c      	ldr	r0, [pc, #112]	; (80024c0 <check_busy_flag+0xa4>)
 8002450:	f003 f9fa 	bl	8005848 <HAL_GPIO_Init>

	lcd44780_E_1;
 8002454:	2201      	movs	r2, #1
 8002456:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800245a:	4819      	ldr	r0, [pc, #100]	; (80024c0 <check_busy_flag+0xa4>)
 800245c:	f003 fb8b 	bl	8005b76 <HAL_GPIO_WritePin>
	status=HAL_GPIO_ReadPin(Display_DB7_GPIO_Port, Display_DB7_Pin);
 8002460:	2120      	movs	r1, #32
 8002462:	4817      	ldr	r0, [pc, #92]	; (80024c0 <check_busy_flag+0xa4>)
 8002464:	f003 fb70 	bl	8005b48 <HAL_GPIO_ReadPin>
 8002468:	4603      	mov	r3, r0
 800246a:	75fb      	strb	r3, [r7, #23]
	lcd44780_E_0;
 800246c:	2200      	movs	r2, #0
 800246e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002472:	4813      	ldr	r0, [pc, #76]	; (80024c0 <check_busy_flag+0xa4>)
 8002474:	f003 fb7f 	bl	8005b76 <HAL_GPIO_WritePin>
	lcd44780_E_1;
 8002478:	2201      	movs	r2, #1
 800247a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800247e:	4810      	ldr	r0, [pc, #64]	; (80024c0 <check_busy_flag+0xa4>)
 8002480:	f003 fb79 	bl	8005b76 <HAL_GPIO_WritePin>
	lcd44780_E_0;
 8002484:	2200      	movs	r2, #0
 8002486:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800248a:	480d      	ldr	r0, [pc, #52]	; (80024c0 <check_busy_flag+0xa4>)
 800248c:	f003 fb73 	bl	8005b76 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = Display_DB7_Pin;
 8002490:	2320      	movs	r3, #32
 8002492:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002494:	2311      	movs	r3, #17
 8002496:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002498:	2300      	movs	r3, #0
 800249a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800249c:	2302      	movs	r3, #2
 800249e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a0:	463b      	mov	r3, r7
 80024a2:	4619      	mov	r1, r3
 80024a4:	4806      	ldr	r0, [pc, #24]	; (80024c0 <check_busy_flag+0xa4>)
 80024a6:	f003 f9cf 	bl	8005848 <HAL_GPIO_Init>
	lcd44780_RW_0;
 80024aa:	2200      	movs	r2, #0
 80024ac:	2102      	movs	r1, #2
 80024ae:	4804      	ldr	r0, [pc, #16]	; (80024c0 <check_busy_flag+0xa4>)
 80024b0:	f003 fb61 	bl	8005b76 <HAL_GPIO_WritePin>
	return status;
 80024b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3718      	adds	r7, #24
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40020400 	.word	0x40020400

080024c4 <init_LCD>:

void init_LCD() // 
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Display_Power_GPIO_Port, Display_Power_Pin, GPIO_PIN_RESET);
 80024c8:	2200      	movs	r2, #0
 80024ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024ce:	4847      	ldr	r0, [pc, #284]	; (80025ec <init_LCD+0x128>)
 80024d0:	f003 fb51 	bl	8005b76 <HAL_GPIO_WritePin>
  //  0
    HAL_GPIO_WritePin(Display_RS_GPIO_Port, Display_RS_Pin, GPIO_PIN_SET);//  PIN_OFF(PIN_RS); !!!
 80024d4:	2201      	movs	r2, #1
 80024d6:	2101      	movs	r1, #1
 80024d8:	4844      	ldr	r0, [pc, #272]	; (80025ec <init_LCD+0x128>)
 80024da:	f003 fb4c 	bl	8005b76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_EN_GPIO_Port, Display_EN_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_E);
 80024de:	2200      	movs	r2, #0
 80024e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024e4:	4841      	ldr	r0, [pc, #260]	; (80025ec <init_LCD+0x128>)
 80024e6:	f003 fb46 	bl	8005b76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB4_GPIO_Port, Display_DB4_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB4);
 80024ea:	2200      	movs	r2, #0
 80024ec:	2104      	movs	r1, #4
 80024ee:	483f      	ldr	r0, [pc, #252]	; (80025ec <init_LCD+0x128>)
 80024f0:	f003 fb41 	bl	8005b76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB5_GPIO_Port, Display_DB5_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB5);
 80024f4:	2200      	movs	r2, #0
 80024f6:	2108      	movs	r1, #8
 80024f8:	483c      	ldr	r0, [pc, #240]	; (80025ec <init_LCD+0x128>)
 80024fa:	f003 fb3c 	bl	8005b76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB6_GPIO_Port, Display_DB6_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB6);
 80024fe:	2200      	movs	r2, #0
 8002500:	2110      	movs	r1, #16
 8002502:	483a      	ldr	r0, [pc, #232]	; (80025ec <init_LCD+0x128>)
 8002504:	f003 fb37 	bl	8005b76 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(Display_DB7_GPIO_Port, Display_DB7_Pin, GPIO_PIN_RESET);//  PIN_OFF(PIN_DB7);
 8002508:	2200      	movs	r2, #0
 800250a:	2120      	movs	r1, #32
 800250c:	4837      	ldr	r0, [pc, #220]	; (80025ec <init_LCD+0x128>)
 800250e:	f003 fb32 	bl	8005b76 <HAL_GPIO_WritePin>

	//  
    HAL_Delay(500);
 8002512:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002516:	f002 fcc9 	bl	8004eac <HAL_Delay>
    lcd44780_RS_0;
 800251a:	2201      	movs	r2, #1
 800251c:	2101      	movs	r1, #1
 800251e:	4833      	ldr	r0, [pc, #204]	; (80025ec <init_LCD+0x128>)
 8002520:	f003 fb29 	bl	8005b76 <HAL_GPIO_WritePin>
    lcd44780_RW_0;
 8002524:	2200      	movs	r2, #0
 8002526:	2102      	movs	r1, #2
 8002528:	4830      	ldr	r0, [pc, #192]	; (80025ec <init_LCD+0x128>)
 800252a:	f003 fb24 	bl	8005b76 <HAL_GPIO_WritePin>
	send_nibble(0x02);
 800252e:	2002      	movs	r0, #2
 8002530:	f7ff ff10 	bl	8002354 <send_nibble>
	send_nibble(0x02);
 8002534:	2002      	movs	r0, #2
 8002536:	f7ff ff0d 	bl	8002354 <send_nibble>
	send_nibble(0x08);// N=1 F=0
 800253a:	2008      	movs	r0, #8
 800253c:	f7ff ff0a 	bl	8002354 <send_nibble>

	while(check_busy_flag());
 8002540:	bf00      	nop
 8002542:	f7ff ff6b 	bl	800241c <check_busy_flag>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1fa      	bne.n	8002542 <init_LCD+0x7e>

	send_nibble(0x00);
 800254c:	2000      	movs	r0, #0
 800254e:	f7ff ff01 	bl	8002354 <send_nibble>
	send_nibble(0x0E);// D=1 C=1 B=0
 8002552:	200e      	movs	r0, #14
 8002554:	f7ff fefe 	bl	8002354 <send_nibble>

	while(check_busy_flag());
 8002558:	bf00      	nop
 800255a:	f7ff ff5f 	bl	800241c <check_busy_flag>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1fa      	bne.n	800255a <init_LCD+0x96>
	send_nibble(0x00);
 8002564:	2000      	movs	r0, #0
 8002566:	f7ff fef5 	bl	8002354 <send_nibble>
	send_nibble(0x01);
 800256a:	2001      	movs	r0, #1
 800256c:	f7ff fef2 	bl	8002354 <send_nibble>

	while(check_busy_flag());
 8002570:	bf00      	nop
 8002572:	f7ff ff53 	bl	800241c <check_busy_flag>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1fa      	bne.n	8002572 <init_LCD+0xae>
	send_nibble(0x00);
 800257c:	2000      	movs	r0, #0
 800257e:	f7ff fee9 	bl	8002354 <send_nibble>
	send_nibble(0x06); // I/D=1  S/H=0
 8002582:	2006      	movs	r0, #6
 8002584:	f7ff fee6 	bl	8002354 <send_nibble>
//	send_nibble(0x04); // I/D=0  S/H=0

	while(check_busy_flag());
 8002588:	bf00      	nop
 800258a:	f7ff ff47 	bl	800241c <check_busy_flag>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d1fa      	bne.n	800258a <init_LCD+0xc6>

    lcd44780_RS_0;
 8002594:	2201      	movs	r2, #1
 8002596:	2101      	movs	r1, #1
 8002598:	4814      	ldr	r0, [pc, #80]	; (80025ec <init_LCD+0x128>)
 800259a:	f003 faec 	bl	8005b76 <HAL_GPIO_WritePin>
    lcd44780_RW_0;
 800259e:	2200      	movs	r2, #0
 80025a0:	2102      	movs	r1, #2
 80025a2:	4812      	ldr	r0, [pc, #72]	; (80025ec <init_LCD+0x128>)
 80025a4:	f003 fae7 	bl	8005b76 <HAL_GPIO_WritePin>
	send_nibble(0x02); // DL=0
 80025a8:	2002      	movs	r0, #2
 80025aa:	f7ff fed3 	bl	8002354 <send_nibble>
	send_nibble(0x0A);// N=1 F=0 FT1=1 FT0=0
 80025ae:	200a      	movs	r0, #10
 80025b0:	f7ff fed0 	bl	8002354 <send_nibble>
	while(check_busy_flag());
 80025b4:	bf00      	nop
 80025b6:	f7ff ff31 	bl	800241c <check_busy_flag>
 80025ba:	4603      	mov	r3, r0
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d1fa      	bne.n	80025b6 <init_LCD+0xf2>


    send_data(0x1F); //  
 80025c0:	201f      	movs	r0, #31
 80025c2:	f7ff ff15 	bl	80023f0 <send_data>
    while(check_busy_flag());
 80025c6:	bf00      	nop
 80025c8:	f7ff ff28 	bl	800241c <check_busy_flag>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1fa      	bne.n	80025c8 <init_LCD+0x104>

    send_data(0x01); //    (..  clear())
 80025d2:	2001      	movs	r0, #1
 80025d4:	f7ff ff0c 	bl	80023f0 <send_data>
    while(check_busy_flag());
 80025d8:	bf00      	nop
 80025da:	f7ff ff1f 	bl	800241c <check_busy_flag>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d1fa      	bne.n	80025da <init_LCD+0x116>

    LcdClear_massive();
 80025e4:	f7ff fdca 	bl	800217c <LcdClear_massive>

}
 80025e8:	bf00      	nop
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	40020400 	.word	0x40020400

080025f0 <LcdBarLine>:
while(check_busy_flag());

}

void LcdBarLine(uint32_t fill)    //  -   
{
 80025f0:	b5b0      	push	{r4, r5, r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	uint16_t i, full_fill_position;
	float y;

	if(fill>0xFFFFF)return;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80025fe:	f080 808f 	bcs.w	8002720 <LcdBarLine+0x130>

	//       
//	for (i = LCD_CACHSIZE-1; i > LCD_X_RES; i--) //       ,   
//		if(LcdCache[i]==0x00)
//			found_free_position=i;
	y=LCD_X_RES;
 8002602:	4b49      	ldr	r3, [pc, #292]	; (8002728 <LcdBarLine+0x138>)
 8002604:	613b      	str	r3, [r7, #16]
	y*=8; //   
 8002606:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 800260a:	6938      	ldr	r0, [r7, #16]
 800260c:	f7fe fbdc 	bl	8000dc8 <__aeabi_fmul>
 8002610:	4603      	mov	r3, r0
 8002612:	613b      	str	r3, [r7, #16]
	y/=(float)0xFFFFF;
 8002614:	4945      	ldr	r1, [pc, #276]	; (800272c <LcdBarLine+0x13c>)
 8002616:	6938      	ldr	r0, [r7, #16]
 8002618:	f7fe fc8a 	bl	8000f30 <__aeabi_fdiv>
 800261c:	4603      	mov	r3, r0
 800261e:	613b      	str	r3, [r7, #16]
	y*=(float)fill;//    
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f7fe fb79 	bl	8000d18 <__aeabi_ui2f>
 8002626:	4603      	mov	r3, r0
 8002628:	4619      	mov	r1, r3
 800262a:	6938      	ldr	r0, [r7, #16]
 800262c:	f7fe fbcc 	bl	8000dc8 <__aeabi_fmul>
 8002630:	4603      	mov	r3, r0
 8002632:	613b      	str	r3, [r7, #16]
	full_fill_position=floor(y/8);
 8002634:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002638:	6938      	ldr	r0, [r7, #16]
 800263a:	f7fe fc79 	bl	8000f30 <__aeabi_fdiv>
 800263e:	4603      	mov	r3, r0
 8002640:	4618      	mov	r0, r3
 8002642:	f7fd ff13 	bl	800046c <__aeabi_f2d>
 8002646:	4602      	mov	r2, r0
 8002648:	460b      	mov	r3, r1
 800264a:	4610      	mov	r0, r2
 800264c:	4619      	mov	r1, r3
 800264e:	f00c fd6b 	bl	800f128 <floor>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4610      	mov	r0, r2
 8002658:	4619      	mov	r1, r3
 800265a:	f7fe fa37 	bl	8000acc <__aeabi_d2uiz>
 800265e:	4603      	mov	r3, r0
 8002660:	81fb      	strh	r3, [r7, #14]
	//need_to_be_filled=(LCD_CACHSIZE-1-found_free_position)*8 - ;
	for (i = LCD_X_RES; i < LCD_CACHSIZE; i++){ //  
 8002662:	2364      	movs	r3, #100	; 0x64
 8002664:	82fb      	strh	r3, [r7, #22]
 8002666:	e057      	b.n	8002718 <LcdBarLine+0x128>
		if(y!=0)
 8002668:	f04f 0100 	mov.w	r1, #0
 800266c:	6938      	ldr	r0, [r7, #16]
 800266e:	f7fe fd3f 	bl	80010f0 <__aeabi_fcmpeq>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d14c      	bne.n	8002712 <LcdBarLine+0x122>
		{
			if(full_fill_position>(i-LCD_X_RES))
 8002678:	8afb      	ldrh	r3, [r7, #22]
 800267a:	f1a3 0263 	sub.w	r2, r3, #99	; 0x63
 800267e:	89fb      	ldrh	r3, [r7, #14]
 8002680:	429a      	cmp	r2, r3
 8002682:	dc08      	bgt.n	8002696 <LcdBarLine+0xa6>
			{
				LcdCache[i]=LcdCache[i]^0xFF;
 8002684:	8afb      	ldrh	r3, [r7, #22]
 8002686:	4a2a      	ldr	r2, [pc, #168]	; (8002730 <LcdBarLine+0x140>)
 8002688:	5cd2      	ldrb	r2, [r2, r3]
 800268a:	8afb      	ldrh	r3, [r7, #22]
 800268c:	43d2      	mvns	r2, r2
 800268e:	b2d1      	uxtb	r1, r2
 8002690:	4a27      	ldr	r2, [pc, #156]	; (8002730 <LcdBarLine+0x140>)
 8002692:	54d1      	strb	r1, [r2, r3]
 8002694:	e03d      	b.n	8002712 <LcdBarLine+0x122>
			} else
			{
				y-=floor(y/8)*8;
 8002696:	6938      	ldr	r0, [r7, #16]
 8002698:	f7fd fee8 	bl	800046c <__aeabi_f2d>
 800269c:	4604      	mov	r4, r0
 800269e:	460d      	mov	r5, r1
 80026a0:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 80026a4:	6938      	ldr	r0, [r7, #16]
 80026a6:	f7fe fc43 	bl	8000f30 <__aeabi_fdiv>
 80026aa:	4603      	mov	r3, r0
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7fd fedd 	bl	800046c <__aeabi_f2d>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	f00c fd35 	bl	800f128 <floor>
 80026be:	f04f 0200 	mov.w	r2, #0
 80026c2:	4b1c      	ldr	r3, [pc, #112]	; (8002734 <LcdBarLine+0x144>)
 80026c4:	f7fd ff2a 	bl	800051c <__aeabi_dmul>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4620      	mov	r0, r4
 80026ce:	4629      	mov	r1, r5
 80026d0:	f7fd fd6c 	bl	80001ac <__aeabi_dsub>
 80026d4:	4602      	mov	r2, r0
 80026d6:	460b      	mov	r3, r1
 80026d8:	4610      	mov	r0, r2
 80026da:	4619      	mov	r1, r3
 80026dc:	f7fe fa16 	bl	8000b0c <__aeabi_d2f>
 80026e0:	4603      	mov	r3, r0
 80026e2:	613b      	str	r3, [r7, #16]
				LcdCache[i]=LcdCache[i]^((1<<(uint16_t)y)-1);
 80026e4:	8afb      	ldrh	r3, [r7, #22]
 80026e6:	4a12      	ldr	r2, [pc, #72]	; (8002730 <LcdBarLine+0x140>)
 80026e8:	5cd3      	ldrb	r3, [r2, r3]
 80026ea:	b25c      	sxtb	r4, r3
 80026ec:	6938      	ldr	r0, [r7, #16]
 80026ee:	f7fe fd31 	bl	8001154 <__aeabi_f2uiz>
 80026f2:	4603      	mov	r3, r0
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	461a      	mov	r2, r3
 80026f8:	2301      	movs	r3, #1
 80026fa:	4093      	lsls	r3, r2
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	3b01      	subs	r3, #1
 8002700:	b2db      	uxtb	r3, r3
 8002702:	b25b      	sxtb	r3, r3
 8002704:	4063      	eors	r3, r4
 8002706:	b25a      	sxtb	r2, r3
 8002708:	8afb      	ldrh	r3, [r7, #22]
 800270a:	b2d1      	uxtb	r1, r2
 800270c:	4a08      	ldr	r2, [pc, #32]	; (8002730 <LcdBarLine+0x140>)
 800270e:	54d1      	strb	r1, [r2, r3]
				break;
 8002710:	e007      	b.n	8002722 <LcdBarLine+0x132>
	for (i = LCD_X_RES; i < LCD_CACHSIZE; i++){ //  
 8002712:	8afb      	ldrh	r3, [r7, #22]
 8002714:	3301      	adds	r3, #1
 8002716:	82fb      	strh	r3, [r7, #22]
 8002718:	8afb      	ldrh	r3, [r7, #22]
 800271a:	2bc7      	cmp	r3, #199	; 0xc7
 800271c:	d9a4      	bls.n	8002668 <LcdBarLine+0x78>
 800271e:	e000      	b.n	8002722 <LcdBarLine+0x132>
	if(fill>0xFFFFF)return;
 8002720:	bf00      	nop
			}
		}
	}

}
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bdb0      	pop	{r4, r5, r7, pc}
 8002728:	42c80000 	.word	0x42c80000
 800272c:	497ffff0 	.word	0x497ffff0
 8002730:	20000b4c 	.word	0x20000b4c
 8002734:	40200000 	.word	0x40200000

08002738 <output_state>:
//==============================================================================================


//==============================================================================================
void output_state(uint8_t type)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	71fb      	strb	r3, [r7, #7]
	int relay_settling_time_ms=50;
 8002742:	2332      	movs	r3, #50	; 0x32
 8002744:	60fb      	str	r3, [r7, #12]
	switch(type)
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	2b04      	cmp	r3, #4
 800274a:	f200 80f2 	bhi.w	8002932 <output_state+0x1fa>
 800274e:	a201      	add	r2, pc, #4	; (adr r2, 8002754 <output_state+0x1c>)
 8002750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002754:	08002769 	.word	0x08002769
 8002758:	080027a1 	.word	0x080027a1
 800275c:	080027f1 	.word	0x080027f1
 8002760:	08002851 	.word	0x08002851
 8002764:	080028b1 	.word	0x080028b1
	{
	//----------------------------------------------------------//
	case Output_off_STATE:
	  Relay_control(0,0); // set all coils off
 8002768:	2100      	movs	r1, #0
 800276a:	2000      	movs	r0, #0
 800276c:	f7fe ff6e 	bl	800164c <Relay_control>
	  Relay_control(1,0); // x1 mode
 8002770:	2100      	movs	r1, #0
 8002772:	2001      	movs	r0, #1
 8002774:	f7fe ff6a 	bl	800164c <Relay_control>
	  Relay_control(2,0); // x2/x4 mode
 8002778:	2100      	movs	r1, #0
 800277a:	2002      	movs	r0, #2
 800277c:	f7fe ff66 	bl	800164c <Relay_control>
	  Relay_control(3,0); // Output Enable
 8002780:	2100      	movs	r1, #0
 8002782:	2003      	movs	r0, #3
 8002784:	f7fe ff62 	bl	800164c <Relay_control>
	  HAL_Delay(relay_settling_time_ms); // wait
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	4618      	mov	r0, r3
 800278c:	f002 fb8e 	bl	8004eac <HAL_Delay>
	  Relay_control(0,0); // set all coils off
 8002790:	2100      	movs	r1, #0
 8002792:	2000      	movs	r0, #0
 8002794:	f7fe ff5a 	bl	800164c <Relay_control>
	  Current_output_status=Output_off_STATE;
 8002798:	4b68      	ldr	r3, [pc, #416]	; (800293c <output_state+0x204>)
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]
	  break;
 800279e:	e0c8      	b.n	8002932 <output_state+0x1fa>

	case Output_x1_STATE:
	  Relay_control(0,0); // set all coils off
 80027a0:	2100      	movs	r1, #0
 80027a2:	2000      	movs	r0, #0
 80027a4:	f7fe ff52 	bl	800164c <Relay_control>
	  Relay_control(1,0); // x1 mode
 80027a8:	2100      	movs	r1, #0
 80027aa:	2001      	movs	r0, #1
 80027ac:	f7fe ff4e 	bl	800164c <Relay_control>
	  Relay_control(2,0); // x2/x4 mode
 80027b0:	2100      	movs	r1, #0
 80027b2:	2002      	movs	r0, #2
 80027b4:	f7fe ff4a 	bl	800164c <Relay_control>
	  Relay_control(3,1); // Output Enable
 80027b8:	2101      	movs	r1, #1
 80027ba:	2003      	movs	r0, #3
 80027bc:	f7fe ff46 	bl	800164c <Relay_control>
	  HAL_Delay(relay_settling_time_ms); // wait
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	4618      	mov	r0, r3
 80027c4:	f002 fb72 	bl	8004eac <HAL_Delay>
	  Relay_control(0,0); // set all coils off
 80027c8:	2100      	movs	r1, #0
 80027ca:	2000      	movs	r0, #0
 80027cc:	f7fe ff3e 	bl	800164c <Relay_control>
	  Current_output_status=Output_x1_STATE;
 80027d0:	4b5a      	ldr	r3, [pc, #360]	; (800293c <output_state+0x204>)
 80027d2:	2201      	movs	r2, #1
 80027d4:	701a      	strb	r2, [r3, #0]
	  DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 80027d6:	4b5a      	ldr	r3, [pc, #360]	; (8002940 <output_state+0x208>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a5a      	ldr	r2, [pc, #360]	; (8002944 <output_state+0x20c>)
 80027dc:	6812      	ldr	r2, [r2, #0]
 80027de:	4611      	mov	r1, r2
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fe f9e7 	bl	8000bb4 <__aeabi_fsub>
 80027e6:	4603      	mov	r3, r0
 80027e8:	461a      	mov	r2, r3
 80027ea:	4b57      	ldr	r3, [pc, #348]	; (8002948 <output_state+0x210>)
 80027ec:	601a      	str	r2, [r3, #0]
	  break;
 80027ee:	e0a0      	b.n	8002932 <output_state+0x1fa>

	case Output_x2_STATE:
	  Relay_control(0,0); // set all coils off
 80027f0:	2100      	movs	r1, #0
 80027f2:	2000      	movs	r0, #0
 80027f4:	f7fe ff2a 	bl	800164c <Relay_control>
	  Relay_control(1,1); // x1 mode
 80027f8:	2101      	movs	r1, #1
 80027fa:	2001      	movs	r0, #1
 80027fc:	f7fe ff26 	bl	800164c <Relay_control>
	  Relay_control(2,1); // x2/x4 mode
 8002800:	2101      	movs	r1, #1
 8002802:	2002      	movs	r0, #2
 8002804:	f7fe ff22 	bl	800164c <Relay_control>
	  Relay_control(3,1); // Output Enable
 8002808:	2101      	movs	r1, #1
 800280a:	2003      	movs	r0, #3
 800280c:	f7fe ff1e 	bl	800164c <Relay_control>
	  HAL_Delay(relay_settling_time_ms); // wait
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4618      	mov	r0, r3
 8002814:	f002 fb4a 	bl	8004eac <HAL_Delay>
	  Relay_control(0,0); // set all coils off
 8002818:	2100      	movs	r1, #0
 800281a:	2000      	movs	r0, #0
 800281c:	f7fe ff16 	bl	800164c <Relay_control>
	  Current_output_status=Output_x2_STATE;
 8002820:	4b46      	ldr	r3, [pc, #280]	; (800293c <output_state+0x204>)
 8002822:	2202      	movs	r2, #2
 8002824:	701a      	strb	r2, [r3, #0]
	  DAC_fullrange_voltage=(cal_DAC_up_voltage-cal_DAC_down_voltage)*gain_x2_coeff;
 8002826:	4b46      	ldr	r3, [pc, #280]	; (8002940 <output_state+0x208>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a46      	ldr	r2, [pc, #280]	; (8002944 <output_state+0x20c>)
 800282c:	6812      	ldr	r2, [r2, #0]
 800282e:	4611      	mov	r1, r2
 8002830:	4618      	mov	r0, r3
 8002832:	f7fe f9bf 	bl	8000bb4 <__aeabi_fsub>
 8002836:	4603      	mov	r3, r0
 8002838:	461a      	mov	r2, r3
 800283a:	4b44      	ldr	r3, [pc, #272]	; (800294c <output_state+0x214>)
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4619      	mov	r1, r3
 8002840:	4610      	mov	r0, r2
 8002842:	f7fe fac1 	bl	8000dc8 <__aeabi_fmul>
 8002846:	4603      	mov	r3, r0
 8002848:	461a      	mov	r2, r3
 800284a:	4b3f      	ldr	r3, [pc, #252]	; (8002948 <output_state+0x210>)
 800284c:	601a      	str	r2, [r3, #0]
	  break;
 800284e:	e070      	b.n	8002932 <output_state+0x1fa>

	case Output_x4_STATE:
	  Relay_control(0,0); // set all coils off
 8002850:	2100      	movs	r1, #0
 8002852:	2000      	movs	r0, #0
 8002854:	f7fe fefa 	bl	800164c <Relay_control>
	  Relay_control(1,1); // x1 mode
 8002858:	2101      	movs	r1, #1
 800285a:	2001      	movs	r0, #1
 800285c:	f7fe fef6 	bl	800164c <Relay_control>
	  Relay_control(2,0); // x2/x4 mode
 8002860:	2100      	movs	r1, #0
 8002862:	2002      	movs	r0, #2
 8002864:	f7fe fef2 	bl	800164c <Relay_control>
	  Relay_control(3,1); // Output Enable
 8002868:	2101      	movs	r1, #1
 800286a:	2003      	movs	r0, #3
 800286c:	f7fe feee 	bl	800164c <Relay_control>
	  HAL_Delay(relay_settling_time_ms); // wait
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	4618      	mov	r0, r3
 8002874:	f002 fb1a 	bl	8004eac <HAL_Delay>
	  Relay_control(0,0); // set all coils off
 8002878:	2100      	movs	r1, #0
 800287a:	2000      	movs	r0, #0
 800287c:	f7fe fee6 	bl	800164c <Relay_control>
	  Current_output_status=Output_x4_STATE;
 8002880:	4b2e      	ldr	r3, [pc, #184]	; (800293c <output_state+0x204>)
 8002882:	2203      	movs	r2, #3
 8002884:	701a      	strb	r2, [r3, #0]
	  DAC_fullrange_voltage=(cal_DAC_up_voltage-cal_DAC_down_voltage)*gain_x4_coeff;
 8002886:	4b2e      	ldr	r3, [pc, #184]	; (8002940 <output_state+0x208>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a2e      	ldr	r2, [pc, #184]	; (8002944 <output_state+0x20c>)
 800288c:	6812      	ldr	r2, [r2, #0]
 800288e:	4611      	mov	r1, r2
 8002890:	4618      	mov	r0, r3
 8002892:	f7fe f98f 	bl	8000bb4 <__aeabi_fsub>
 8002896:	4603      	mov	r3, r0
 8002898:	461a      	mov	r2, r3
 800289a:	4b2d      	ldr	r3, [pc, #180]	; (8002950 <output_state+0x218>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4619      	mov	r1, r3
 80028a0:	4610      	mov	r0, r2
 80028a2:	f7fe fa91 	bl	8000dc8 <__aeabi_fmul>
 80028a6:	4603      	mov	r3, r0
 80028a8:	461a      	mov	r2, r3
 80028aa:	4b27      	ldr	r3, [pc, #156]	; (8002948 <output_state+0x210>)
 80028ac:	601a      	str	r2, [r3, #0]
	  break;
 80028ae:	e040      	b.n	8002932 <output_state+0x1fa>

	case Output_auto_STATE:
		if((cal_DAC_up_voltage-cal_DAC_down_voltage)/DAC_target_speed > 600)
 80028b0:	4b23      	ldr	r3, [pc, #140]	; (8002940 <output_state+0x208>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a23      	ldr	r2, [pc, #140]	; (8002944 <output_state+0x20c>)
 80028b6:	6812      	ldr	r2, [r2, #0]
 80028b8:	4611      	mov	r1, r2
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fe f97a 	bl	8000bb4 <__aeabi_fsub>
 80028c0:	4603      	mov	r3, r0
 80028c2:	461a      	mov	r2, r3
 80028c4:	4b23      	ldr	r3, [pc, #140]	; (8002954 <output_state+0x21c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4619      	mov	r1, r3
 80028ca:	4610      	mov	r0, r2
 80028cc:	f7fe fb30 	bl	8000f30 <__aeabi_fdiv>
 80028d0:	4603      	mov	r3, r0
 80028d2:	4921      	ldr	r1, [pc, #132]	; (8002958 <output_state+0x220>)
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7fe fc33 	bl	8001140 <__aeabi_fcmpgt>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d003      	beq.n	80028e8 <output_state+0x1b0>
		{
			output_state(Output_x1_STATE);
 80028e0:	2001      	movs	r0, #1
 80028e2:	f7ff ff29 	bl	8002738 <output_state>
				output_state(Output_x2_STATE);
			}
			else
				output_state(Output_x4_STATE);

		break;
 80028e6:	e023      	b.n	8002930 <output_state+0x1f8>
			if (((cal_DAC_up_voltage-cal_DAC_down_voltage)*2)/DAC_target_speed > 600)
 80028e8:	4b15      	ldr	r3, [pc, #84]	; (8002940 <output_state+0x208>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a15      	ldr	r2, [pc, #84]	; (8002944 <output_state+0x20c>)
 80028ee:	6812      	ldr	r2, [r2, #0]
 80028f0:	4611      	mov	r1, r2
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe f95e 	bl	8000bb4 <__aeabi_fsub>
 80028f8:	4603      	mov	r3, r0
 80028fa:	4619      	mov	r1, r3
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7fe f95b 	bl	8000bb8 <__addsf3>
 8002902:	4603      	mov	r3, r0
 8002904:	461a      	mov	r2, r3
 8002906:	4b13      	ldr	r3, [pc, #76]	; (8002954 <output_state+0x21c>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4619      	mov	r1, r3
 800290c:	4610      	mov	r0, r2
 800290e:	f7fe fb0f 	bl	8000f30 <__aeabi_fdiv>
 8002912:	4603      	mov	r3, r0
 8002914:	4910      	ldr	r1, [pc, #64]	; (8002958 <output_state+0x220>)
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe fc12 	bl	8001140 <__aeabi_fcmpgt>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d003      	beq.n	800292a <output_state+0x1f2>
				output_state(Output_x2_STATE);
 8002922:	2002      	movs	r0, #2
 8002924:	f7ff ff08 	bl	8002738 <output_state>
		break;
 8002928:	e002      	b.n	8002930 <output_state+0x1f8>
				output_state(Output_x4_STATE);
 800292a:	2003      	movs	r0, #3
 800292c:	f7ff ff04 	bl	8002738 <output_state>
		break;
 8002930:	bf00      	nop
}
}
 8002932:	bf00      	nop
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	20000d1c 	.word	0x20000d1c
 8002940:	20000d14 	.word	0x20000d14
 8002944:	20000d18 	.word	0x20000d18
 8002948:	20000d10 	.word	0x20000d10
 800294c:	20000b30 	.word	0x20000b30
 8002950:	20000b34 	.word	0x20000b34
 8002954:	20000d0c 	.word	0x20000d0c
 8002958:	44160000 	.word	0x44160000

0800295c <display_screen>:
//==============================================================================================


//==============================================================================================
void display_screen(uint8_t type)
{
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b087      	sub	sp, #28
 8002960:	af02      	add	r7, sp, #8
 8002962:	4603      	mov	r3, r0
 8002964:	71fb      	strb	r3, [r7, #7]
	char sign;
	switch(type)
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	2b03      	cmp	r3, #3
 800296a:	f200 8093 	bhi.w	8002a94 <display_screen+0x138>
 800296e:	a201      	add	r2, pc, #4	; (adr r2, 8002974 <display_screen+0x18>)
 8002970:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002974:	08002985 	.word	0x08002985
 8002978:	08002a2f 	.word	0x08002a2f
 800297c:	08002a51 	.word	0x08002a51
 8002980:	08002a73 	.word	0x08002a73
	{
	//----------------------------------------------------------//
	case dU_dt_SCREEN:
		if(DAC_code_direction==DIRECTION_UP_STATE)
 8002984:	4b45      	ldr	r3, [pc, #276]	; (8002a9c <display_screen+0x140>)
 8002986:	781b      	ldrb	r3, [r3, #0]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d102      	bne.n	8002992 <display_screen+0x36>
		{
			sign='+';
 800298c:	232b      	movs	r3, #43	; 0x2b
 800298e:	73fb      	strb	r3, [r7, #15]
 8002990:	e008      	b.n	80029a4 <display_screen+0x48>
		}
		else if(DAC_code_direction==DIRECTION_DOWN_STATE)
 8002992:	4b42      	ldr	r3, [pc, #264]	; (8002a9c <display_screen+0x140>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d102      	bne.n	80029a0 <display_screen+0x44>
		{
			sign='-';
 800299a:	232d      	movs	r3, #45	; 0x2d
 800299c:	73fb      	strb	r3, [r7, #15]
 800299e:	e001      	b.n	80029a4 <display_screen+0x48>
		} else
		{
			sign='*';
 80029a0:	232a      	movs	r3, #42	; 0x2a
 80029a2:	73fb      	strb	r3, [r7, #15]
		}

		sprintf(lcd_buf,"' %c%1.4EV/s",sign, DAC_target_speed);
 80029a4:	7bfc      	ldrb	r4, [r7, #15]
 80029a6:	4b3e      	ldr	r3, [pc, #248]	; (8002aa0 <display_screen+0x144>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7fd fd5e 	bl	800046c <__aeabi_f2d>
 80029b0:	4602      	mov	r2, r0
 80029b2:	460b      	mov	r3, r1
 80029b4:	e9cd 2300 	strd	r2, r3, [sp]
 80029b8:	4622      	mov	r2, r4
 80029ba:	493a      	ldr	r1, [pc, #232]	; (8002aa4 <display_screen+0x148>)
 80029bc:	483a      	ldr	r0, [pc, #232]	; (8002aa8 <display_screen+0x14c>)
 80029be:	f00d f8d7 	bl	800fb70 <siprintf>
		LcdString(1, 1);
 80029c2:	2101      	movs	r1, #1
 80029c4:	2001      	movs	r0, #1
 80029c6:	f7ff fc7f 	bl	80022c8 <LcdString>

		if(cfg.LDACMODE==1){
 80029ca:	4b38      	ldr	r3, [pc, #224]	; (8002aac <display_screen+0x150>)
 80029cc:	789b      	ldrb	r3, [r3, #2]
 80029ce:	2b01      	cmp	r3, #1
 80029d0:	d117      	bne.n	8002a02 <display_screen+0xa6>
			sprintf(lcd_buf,"ARM      %01u:%02u:%02u",eta_hours,eta_minute,eta_second);
 80029d2:	4b37      	ldr	r3, [pc, #220]	; (8002ab0 <display_screen+0x154>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	4b36      	ldr	r3, [pc, #216]	; (8002ab4 <display_screen+0x158>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	4619      	mov	r1, r3
 80029de:	4b36      	ldr	r3, [pc, #216]	; (8002ab8 <display_screen+0x15c>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	9300      	str	r3, [sp, #0]
 80029e4:	460b      	mov	r3, r1
 80029e6:	4935      	ldr	r1, [pc, #212]	; (8002abc <display_screen+0x160>)
 80029e8:	482f      	ldr	r0, [pc, #188]	; (8002aa8 <display_screen+0x14c>)
 80029ea:	f00d f8c1 	bl	800fb70 <siprintf>
			LcdString(1, 2);
 80029ee:	2102      	movs	r1, #2
 80029f0:	2001      	movs	r0, #1
 80029f2:	f7ff fc69 	bl	80022c8 <LcdString>
			LcdBarLine(DAC_code);
 80029f6:	4b32      	ldr	r3, [pc, #200]	; (8002ac0 <display_screen+0x164>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7ff fdf8 	bl	80025f0 <LcdBarLine>
			{
				sprintf(lcd_buf,"READY TO GO");
				LcdString(1, 2);
			}
		}
		break;
 8002a00:	e048      	b.n	8002a94 <display_screen+0x138>
			if(Current_output_status==Output_off_STATE)
 8002a02:	4b30      	ldr	r3, [pc, #192]	; (8002ac4 <display_screen+0x168>)
 8002a04:	781b      	ldrb	r3, [r3, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d108      	bne.n	8002a1c <display_screen+0xc0>
				sprintf(lcd_buf,"OUTPUT DISABLED");
 8002a0a:	492f      	ldr	r1, [pc, #188]	; (8002ac8 <display_screen+0x16c>)
 8002a0c:	4826      	ldr	r0, [pc, #152]	; (8002aa8 <display_screen+0x14c>)
 8002a0e:	f00d f8af 	bl	800fb70 <siprintf>
				LcdString(1, 2);
 8002a12:	2102      	movs	r1, #2
 8002a14:	2001      	movs	r0, #1
 8002a16:	f7ff fc57 	bl	80022c8 <LcdString>
		break;
 8002a1a:	e03b      	b.n	8002a94 <display_screen+0x138>
				sprintf(lcd_buf,"READY TO GO");
 8002a1c:	492b      	ldr	r1, [pc, #172]	; (8002acc <display_screen+0x170>)
 8002a1e:	4822      	ldr	r0, [pc, #136]	; (8002aa8 <display_screen+0x14c>)
 8002a20:	f00d f8a6 	bl	800fb70 <siprintf>
				LcdString(1, 2);
 8002a24:	2102      	movs	r1, #2
 8002a26:	2001      	movs	r0, #1
 8002a28:	f7ff fc4e 	bl	80022c8 <LcdString>
		break;
 8002a2c:	e032      	b.n	8002a94 <display_screen+0x138>
	//----------------------------------------------------------//
	case Hello_SCREEN:
		sprintf(lcd_buf,"Hello AmpNuts!");
 8002a2e:	4928      	ldr	r1, [pc, #160]	; (8002ad0 <display_screen+0x174>)
 8002a30:	481d      	ldr	r0, [pc, #116]	; (8002aa8 <display_screen+0x14c>)
 8002a32:	f00d f89d 	bl	800fb70 <siprintf>
		LcdString(1, 1);
 8002a36:	2101      	movs	r1, #1
 8002a38:	2001      	movs	r0, #1
 8002a3a:	f7ff fc45 	bl	80022c8 <LcdString>
		sprintf(lcd_buf,"I`m Micron-GLIN");
 8002a3e:	4925      	ldr	r1, [pc, #148]	; (8002ad4 <display_screen+0x178>)
 8002a40:	4819      	ldr	r0, [pc, #100]	; (8002aa8 <display_screen+0x14c>)
 8002a42:	f00d f895 	bl	800fb70 <siprintf>
		LcdString(1, 2);
 8002a46:	2102      	movs	r1, #2
 8002a48:	2001      	movs	r0, #1
 8002a4a:	f7ff fc3d 	bl	80022c8 <LcdString>
		break;
 8002a4e:	e021      	b.n	8002a94 <display_screen+0x138>
	//----------------------------------------------------------//
	case Warm_up_SCREEN:
		sprintf(lcd_buf,"need time to");
 8002a50:	4921      	ldr	r1, [pc, #132]	; (8002ad8 <display_screen+0x17c>)
 8002a52:	4815      	ldr	r0, [pc, #84]	; (8002aa8 <display_screen+0x14c>)
 8002a54:	f00d f88c 	bl	800fb70 <siprintf>
		LcdString(1, 1);
 8002a58:	2101      	movs	r1, #1
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	f7ff fc34 	bl	80022c8 <LcdString>
		sprintf(lcd_buf,"warm-up my refs");
 8002a60:	491e      	ldr	r1, [pc, #120]	; (8002adc <display_screen+0x180>)
 8002a62:	4811      	ldr	r0, [pc, #68]	; (8002aa8 <display_screen+0x14c>)
 8002a64:	f00d f884 	bl	800fb70 <siprintf>
		LcdString(1, 2);
 8002a68:	2102      	movs	r1, #2
 8002a6a:	2001      	movs	r0, #1
 8002a6c:	f7ff fc2c 	bl	80022c8 <LcdString>
		break;
 8002a70:	e010      	b.n	8002a94 <display_screen+0x138>
	//----------------------------------------------------------//
	case Ready_SCREEN:
		sprintf(lcd_buf,"I`m ready...");
 8002a72:	491b      	ldr	r1, [pc, #108]	; (8002ae0 <display_screen+0x184>)
 8002a74:	480c      	ldr	r0, [pc, #48]	; (8002aa8 <display_screen+0x14c>)
 8002a76:	f00d f87b 	bl	800fb70 <siprintf>
		LcdString(1, 1);
 8002a7a:	2101      	movs	r1, #1
 8002a7c:	2001      	movs	r0, #1
 8002a7e:	f7ff fc23 	bl	80022c8 <LcdString>
		sprintf(lcd_buf,"      Let`s start!");
 8002a82:	4918      	ldr	r1, [pc, #96]	; (8002ae4 <display_screen+0x188>)
 8002a84:	4808      	ldr	r0, [pc, #32]	; (8002aa8 <display_screen+0x14c>)
 8002a86:	f00d f873 	bl	800fb70 <siprintf>
		LcdString(1, 2);
 8002a8a:	2102      	movs	r1, #2
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	f7ff fc1b 	bl	80022c8 <LcdString>
		break;
 8002a92:	bf00      	nop
	}

}
 8002a94:	bf00      	nop
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd90      	pop	{r4, r7, pc}
 8002a9c:	20000d24 	.word	0x20000d24
 8002aa0:	20000d0c 	.word	0x20000d0c
 8002aa4:	080136c8 	.word	0x080136c8
 8002aa8:	20000b38 	.word	0x20000b38
 8002aac:	20000cf8 	.word	0x20000cf8
 8002ab0:	20000ccc 	.word	0x20000ccc
 8002ab4:	20000ccd 	.word	0x20000ccd
 8002ab8:	20000cce 	.word	0x20000cce
 8002abc:	080136d8 	.word	0x080136d8
 8002ac0:	20000d20 	.word	0x20000d20
 8002ac4:	20000d1c 	.word	0x20000d1c
 8002ac8:	080136f0 	.word	0x080136f0
 8002acc:	08013700 	.word	0x08013700
 8002ad0:	0801370c 	.word	0x0801370c
 8002ad4:	0801371c 	.word	0x0801371c
 8002ad8:	0801372c 	.word	0x0801372c
 8002adc:	0801373c 	.word	0x0801373c
 8002ae0:	0801374c 	.word	0x0801374c
 8002ae4:	0801375c 	.word	0x0801375c

08002ae8 <send_answer_to_CDC>:
//==============================================================================================


//==============================================================================================
void send_answer_to_CDC(uint8_t type)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	71fb      	strb	r3, [r7, #7]
	uint8_t cdc_counter=0;
 8002af2:	2300      	movs	r3, #0
 8002af4:	73fb      	strb	r3, [r7, #15]

	switch(type)
 8002af6:	79fb      	ldrb	r3, [r7, #7]
 8002af8:	2b0f      	cmp	r3, #15
 8002afa:	f200 80b5 	bhi.w	8002c68 <send_answer_to_CDC+0x180>
 8002afe:	a201      	add	r2, pc, #4	; (adr r2, 8002b04 <send_answer_to_CDC+0x1c>)
 8002b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b04:	08002b4b 	.word	0x08002b4b
 8002b08:	08002b71 	.word	0x08002b71
 8002b0c:	08002b97 	.word	0x08002b97
 8002b10:	08002bbd 	.word	0x08002bbd
 8002b14:	08002be3 	.word	0x08002be3
 8002b18:	08002c09 	.word	0x08002c09
 8002b1c:	08002c69 	.word	0x08002c69
 8002b20:	08002c69 	.word	0x08002c69
 8002b24:	08002c69 	.word	0x08002c69
 8002b28:	08002c69 	.word	0x08002c69
 8002b2c:	08002c69 	.word	0x08002c69
 8002b30:	08002c69 	.word	0x08002c69
 8002b34:	08002c69 	.word	0x08002c69
 8002b38:	08002c69 	.word	0x08002c69
 8002b3c:	08002c69 	.word	0x08002c69
 8002b40:	08002c2f 	.word	0x08002c2f
	{
	case ERROR_TYPE_1:
		while((CDC_Transmit_FS(Error1, strlen((const char *)Error1))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002b44:	7bfb      	ldrb	r3, [r7, #15]
 8002b46:	3301      	adds	r3, #1
 8002b48:	73fb      	strb	r3, [r7, #15]
 8002b4a:	4849      	ldr	r0, [pc, #292]	; (8002c70 <send_answer_to_CDC+0x188>)
 8002b4c:	f7fd fb22 	bl	8000194 <strlen>
 8002b50:	4603      	mov	r3, r0
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	4619      	mov	r1, r3
 8002b56:	4846      	ldr	r0, [pc, #280]	; (8002c70 <send_answer_to_CDC+0x188>)
 8002b58:	f00b fef2 	bl	800e940 <CDC_Transmit_FS>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d075      	beq.n	8002c4e <send_answer_to_CDC+0x166>
 8002b62:	7bfb      	ldrb	r3, [r7, #15]
 8002b64:	2bff      	cmp	r3, #255	; 0xff
 8002b66:	d1ed      	bne.n	8002b44 <send_answer_to_CDC+0x5c>
		break;
 8002b68:	e071      	b.n	8002c4e <send_answer_to_CDC+0x166>
	case ERROR_TYPE_2:
		while((CDC_Transmit_FS(Error2, strlen((const char *)Error2))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002b6a:	7bfb      	ldrb	r3, [r7, #15]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	73fb      	strb	r3, [r7, #15]
 8002b70:	4840      	ldr	r0, [pc, #256]	; (8002c74 <send_answer_to_CDC+0x18c>)
 8002b72:	f7fd fb0f 	bl	8000194 <strlen>
 8002b76:	4603      	mov	r3, r0
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	483d      	ldr	r0, [pc, #244]	; (8002c74 <send_answer_to_CDC+0x18c>)
 8002b7e:	f00b fedf 	bl	800e940 <CDC_Transmit_FS>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d064      	beq.n	8002c52 <send_answer_to_CDC+0x16a>
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
 8002b8a:	2bff      	cmp	r3, #255	; 0xff
 8002b8c:	d1ed      	bne.n	8002b6a <send_answer_to_CDC+0x82>
		break;
 8002b8e:	e060      	b.n	8002c52 <send_answer_to_CDC+0x16a>
	case OK_TYPE_1:
		while((CDC_Transmit_FS(OK, strlen((const char *)OK))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	3301      	adds	r3, #1
 8002b94:	73fb      	strb	r3, [r7, #15]
 8002b96:	4838      	ldr	r0, [pc, #224]	; (8002c78 <send_answer_to_CDC+0x190>)
 8002b98:	f7fd fafc 	bl	8000194 <strlen>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4835      	ldr	r0, [pc, #212]	; (8002c78 <send_answer_to_CDC+0x190>)
 8002ba4:	f00b fecc 	bl	800e940 <CDC_Transmit_FS>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d053      	beq.n	8002c56 <send_answer_to_CDC+0x16e>
 8002bae:	7bfb      	ldrb	r3, [r7, #15]
 8002bb0:	2bff      	cmp	r3, #255	; 0xff
 8002bb2:	d1ed      	bne.n	8002b90 <send_answer_to_CDC+0xa8>
		break;
 8002bb4:	e04f      	b.n	8002c56 <send_answer_to_CDC+0x16e>
	case OK_TYPE_2:
		while((CDC_Transmit_FS(OK_Enter, strlen((const char *)OK_Enter))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002bb6:	7bfb      	ldrb	r3, [r7, #15]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	73fb      	strb	r3, [r7, #15]
 8002bbc:	482f      	ldr	r0, [pc, #188]	; (8002c7c <send_answer_to_CDC+0x194>)
 8002bbe:	f7fd fae9 	bl	8000194 <strlen>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	482c      	ldr	r0, [pc, #176]	; (8002c7c <send_answer_to_CDC+0x194>)
 8002bca:	f00b feb9 	bl	800e940 <CDC_Transmit_FS>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d042      	beq.n	8002c5a <send_answer_to_CDC+0x172>
 8002bd4:	7bfb      	ldrb	r3, [r7, #15]
 8002bd6:	2bff      	cmp	r3, #255	; 0xff
 8002bd8:	d1ed      	bne.n	8002bb6 <send_answer_to_CDC+0xce>
		break;
 8002bda:	e03e      	b.n	8002c5a <send_answer_to_CDC+0x172>
	case CLEAR_TYPE_1:
		while((CDC_Transmit_FS(clear, strlen((const char *)clear))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	3301      	adds	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
 8002be2:	4827      	ldr	r0, [pc, #156]	; (8002c80 <send_answer_to_CDC+0x198>)
 8002be4:	f7fd fad6 	bl	8000194 <strlen>
 8002be8:	4603      	mov	r3, r0
 8002bea:	b29b      	uxth	r3, r3
 8002bec:	4619      	mov	r1, r3
 8002bee:	4824      	ldr	r0, [pc, #144]	; (8002c80 <send_answer_to_CDC+0x198>)
 8002bf0:	f00b fea6 	bl	800e940 <CDC_Transmit_FS>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d031      	beq.n	8002c5e <send_answer_to_CDC+0x176>
 8002bfa:	7bfb      	ldrb	r3, [r7, #15]
 8002bfc:	2bff      	cmp	r3, #255	; 0xff
 8002bfe:	d1ed      	bne.n	8002bdc <send_answer_to_CDC+0xf4>
		break;
 8002c00:	e02d      	b.n	8002c5e <send_answer_to_CDC+0x176>
	case DONE_TYPE_1:
		while((CDC_Transmit_FS(Done, strlen((const char *)Done))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	3301      	adds	r3, #1
 8002c06:	73fb      	strb	r3, [r7, #15]
 8002c08:	481e      	ldr	r0, [pc, #120]	; (8002c84 <send_answer_to_CDC+0x19c>)
 8002c0a:	f7fd fac3 	bl	8000194 <strlen>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	4619      	mov	r1, r3
 8002c14:	481b      	ldr	r0, [pc, #108]	; (8002c84 <send_answer_to_CDC+0x19c>)
 8002c16:	f00b fe93 	bl	800e940 <CDC_Transmit_FS>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d020      	beq.n	8002c62 <send_answer_to_CDC+0x17a>
 8002c20:	7bfb      	ldrb	r3, [r7, #15]
 8002c22:	2bff      	cmp	r3, #255	; 0xff
 8002c24:	d1ed      	bne.n	8002c02 <send_answer_to_CDC+0x11a>
		break;
 8002c26:	e01c      	b.n	8002c62 <send_answer_to_CDC+0x17a>
	case RUN_CAL_TYPE_TEMP:
		while((CDC_Transmit_FS(run_cal, strlen((const char *)run_cal))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8002c28:	7bfb      	ldrb	r3, [r7, #15]
 8002c2a:	3301      	adds	r3, #1
 8002c2c:	73fb      	strb	r3, [r7, #15]
 8002c2e:	4816      	ldr	r0, [pc, #88]	; (8002c88 <send_answer_to_CDC+0x1a0>)
 8002c30:	f7fd fab0 	bl	8000194 <strlen>
 8002c34:	4603      	mov	r3, r0
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	4619      	mov	r1, r3
 8002c3a:	4813      	ldr	r0, [pc, #76]	; (8002c88 <send_answer_to_CDC+0x1a0>)
 8002c3c:	f00b fe80 	bl	800e940 <CDC_Transmit_FS>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00f      	beq.n	8002c66 <send_answer_to_CDC+0x17e>
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	2bff      	cmp	r3, #255	; 0xff
 8002c4a:	d1ed      	bne.n	8002c28 <send_answer_to_CDC+0x140>
		break;
 8002c4c:	e00b      	b.n	8002c66 <send_answer_to_CDC+0x17e>
		break;
 8002c4e:	bf00      	nop
 8002c50:	e00a      	b.n	8002c68 <send_answer_to_CDC+0x180>
		break;
 8002c52:	bf00      	nop
 8002c54:	e008      	b.n	8002c68 <send_answer_to_CDC+0x180>
		break;
 8002c56:	bf00      	nop
 8002c58:	e006      	b.n	8002c68 <send_answer_to_CDC+0x180>
		break;
 8002c5a:	bf00      	nop
 8002c5c:	e004      	b.n	8002c68 <send_answer_to_CDC+0x180>
		break;
 8002c5e:	bf00      	nop
 8002c60:	e002      	b.n	8002c68 <send_answer_to_CDC+0x180>
		break;
 8002c62:	bf00      	nop
 8002c64:	e000      	b.n	8002c68 <send_answer_to_CDC+0x180>
		break;
 8002c66:	bf00      	nop
	}
}
 8002c68:	bf00      	nop
 8002c6a:	3710      	adds	r7, #16
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	2000034c 	.word	0x2000034c
 8002c74:	2000075c 	.word	0x2000075c
 8002c78:	20000320 	.word	0x20000320
 8002c7c:	20000744 	.word	0x20000744
 8002c80:	20000344 	.word	0x20000344
 8002c84:	20000788 	.word	0x20000788
 8002c88:	20000328 	.word	0x20000328

08002c8c <cmd_SWEEP_START>:



//==============================================================================================
void cmd_SWEEP_START()
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
	output_state(Output_auto_STATE);
 8002c90:	2004      	movs	r0, #4
 8002c92:	f7ff fd51 	bl	8002738 <output_state>
	DDS_Calculation();
 8002c96:	f7fe ff79 	bl	8001b8c <DDS_Calculation>
	DAC_TEMP_CAL();
 8002c9a:	f7fe ff07 	bl	8001aac <DAC_TEMP_CAL>
	CPLD_control(CPLD_ON_STATE); // Enable LDAC signal
 8002c9e:	2001      	movs	r0, #1
 8002ca0:	f7fe fd8e 	bl	80017c0 <CPLD_control>
	DAC_SendInit();
 8002ca4:	f7fe fe7a 	bl	800199c <DAC_SendInit>
}
 8002ca8:	bf00      	nop
 8002caa:	bd80      	pop	{r7, pc}

08002cac <cmd_SWEEP_STOP>:
//==============================================================================================


//==============================================================================================
void cmd_SWEEP_STOP()
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
	CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f7fe fd85 	bl	80017c0 <CPLD_control>
	DAC_SendInit();
 8002cb6:	f7fe fe71 	bl	800199c <DAC_SendInit>
}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <cmd_DAC_SET>:
//==============================================================================================


//==============================================================================================
void cmd_DAC_SET(uint32_t code)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b082      	sub	sp, #8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
	if (code>0xFFFFF)return;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002cce:	d21f      	bcs.n	8002d10 <cmd_DAC_SET+0x50>

	if(DAC_code_direction!=DIRECTION_BOTH_STATE)
 8002cd0:	4b11      	ldr	r3, [pc, #68]	; (8002d18 <cmd_DAC_SET+0x58>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b02      	cmp	r3, #2
 8002cd6:	d00f      	beq.n	8002cf8 <cmd_DAC_SET+0x38>
	{
		switch(code)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d004      	beq.n	8002ce8 <cmd_DAC_SET+0x28>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a0e      	ldr	r2, [pc, #56]	; (8002d1c <cmd_DAC_SET+0x5c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d004      	beq.n	8002cf0 <cmd_DAC_SET+0x30>
 8002ce6:	e008      	b.n	8002cfa <cmd_DAC_SET+0x3a>
		{
		case DAC_CODE_DOWN:
			DAC_code_direction=DIRECTION_UP_STATE;
 8002ce8:	4b0b      	ldr	r3, [pc, #44]	; (8002d18 <cmd_DAC_SET+0x58>)
 8002cea:	2201      	movs	r2, #1
 8002cec:	701a      	strb	r2, [r3, #0]
			break;
 8002cee:	e004      	b.n	8002cfa <cmd_DAC_SET+0x3a>
		case DAC_CODE_TOP:
			DAC_code_direction=DIRECTION_DOWN_STATE;
 8002cf0:	4b09      	ldr	r3, [pc, #36]	; (8002d18 <cmd_DAC_SET+0x58>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]
			break;
 8002cf6:	e000      	b.n	8002cfa <cmd_DAC_SET+0x3a>
		}
	}
 8002cf8:	bf00      	nop

	CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal
 8002cfa:	2000      	movs	r0, #0
 8002cfc:	f7fe fd60 	bl	80017c0 <CPLD_control>
	DAC_SendInit();
 8002d00:	f7fe fe4c 	bl	800199c <DAC_SendInit>
	DAC_TEMP_CAL();
 8002d04:	f7fe fed2 	bl	8001aac <DAC_TEMP_CAL>
	DAC_Write(code);
 8002d08:	6878      	ldr	r0, [r7, #4]
 8002d0a:	f7fe fded 	bl	80018e8 <DAC_Write>
 8002d0e:	e000      	b.n	8002d12 <cmd_DAC_SET+0x52>
	if (code>0xFFFFF)return;
 8002d10:	bf00      	nop
}
 8002d12:	3708      	adds	r7, #8
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20000d24 	.word	0x20000d24
 8002d1c:	000fffff 	.word	0x000fffff

08002d20 <cmd_SET_OUTPUT_VOLTAGE>:
//==============================================================================================


//==============================================================================================
FunctionalState cmd_SET_OUTPUT_VOLTAGE(float volt)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
	float dac_resolution;

	if(volt>=cal_DAC_down_voltage && volt<=cal_DAC_up_voltage)
 8002d28:	4b80      	ldr	r3, [pc, #512]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7fe f9fc 	bl	800112c <__aeabi_fcmpge>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d037      	beq.n	8002daa <cmd_SET_OUTPUT_VOLTAGE+0x8a>
 8002d3a:	4b7d      	ldr	r3, [pc, #500]	; (8002f30 <cmd_SET_OUTPUT_VOLTAGE+0x210>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4619      	mov	r1, r3
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7fe f9e9 	bl	8001118 <__aeabi_fcmple>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d02e      	beq.n	8002daa <cmd_SET_OUTPUT_VOLTAGE+0x8a>
	{
		if(Current_output_status!=Output_x1_STATE)output_state(Output_x1_STATE);
 8002d4c:	4b79      	ldr	r3, [pc, #484]	; (8002f34 <cmd_SET_OUTPUT_VOLTAGE+0x214>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d002      	beq.n	8002d5a <cmd_SET_OUTPUT_VOLTAGE+0x3a>
 8002d54:	2001      	movs	r0, #1
 8002d56:	f7ff fcef 	bl	8002738 <output_state>
		dac_resolution=(cal_DAC_up_voltage-cal_DAC_down_voltage)/0xFFFFF; // Calculate 1 LSB resolution
 8002d5a:	4b75      	ldr	r3, [pc, #468]	; (8002f30 <cmd_SET_OUTPUT_VOLTAGE+0x210>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a73      	ldr	r2, [pc, #460]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002d60:	6812      	ldr	r2, [r2, #0]
 8002d62:	4611      	mov	r1, r2
 8002d64:	4618      	mov	r0, r3
 8002d66:	f7fd ff25 	bl	8000bb4 <__aeabi_fsub>
 8002d6a:	4603      	mov	r3, r0
 8002d6c:	4972      	ldr	r1, [pc, #456]	; (8002f38 <cmd_SET_OUTPUT_VOLTAGE+0x218>)
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7fe f8de 	bl	8000f30 <__aeabi_fdiv>
 8002d74:	4603      	mov	r3, r0
 8002d76:	60fb      	str	r3, [r7, #12]
		DAC_code=(uint32_t)((volt-cal_DAC_down_voltage)/dac_resolution);
 8002d78:	4b6c      	ldr	r3, [pc, #432]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fd ff18 	bl	8000bb4 <__aeabi_fsub>
 8002d84:	4603      	mov	r3, r0
 8002d86:	68f9      	ldr	r1, [r7, #12]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fe f8d1 	bl	8000f30 <__aeabi_fdiv>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	4618      	mov	r0, r3
 8002d92:	f7fe f9df 	bl	8001154 <__aeabi_f2uiz>
 8002d96:	4603      	mov	r3, r0
 8002d98:	4a68      	ldr	r2, [pc, #416]	; (8002f3c <cmd_SET_OUTPUT_VOLTAGE+0x21c>)
 8002d9a:	6013      	str	r3, [r2, #0]
		cmd_DAC_SET(DAC_code);
 8002d9c:	4b67      	ldr	r3, [pc, #412]	; (8002f3c <cmd_SET_OUTPUT_VOLTAGE+0x21c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff8d 	bl	8002cc0 <cmd_DAC_SET>
		return 1;
 8002da6:	2301      	movs	r3, #1
 8002da8:	e0bc      	b.n	8002f24 <cmd_SET_OUTPUT_VOLTAGE+0x204>
	}
	if(volt>=(cal_DAC_down_voltage*gain_x2_coeff) && volt<=(cal_DAC_up_voltage*gain_x2_coeff))
 8002daa:	4b60      	ldr	r3, [pc, #384]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a64      	ldr	r2, [pc, #400]	; (8002f40 <cmd_SET_OUTPUT_VOLTAGE+0x220>)
 8002db0:	6812      	ldr	r2, [r2, #0]
 8002db2:	4611      	mov	r1, r2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7fe f807 	bl	8000dc8 <__aeabi_fmul>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f7fe f9b4 	bl	800112c <__aeabi_fcmpge>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d04d      	beq.n	8002e66 <cmd_SET_OUTPUT_VOLTAGE+0x146>
 8002dca:	4b59      	ldr	r3, [pc, #356]	; (8002f30 <cmd_SET_OUTPUT_VOLTAGE+0x210>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	4a5c      	ldr	r2, [pc, #368]	; (8002f40 <cmd_SET_OUTPUT_VOLTAGE+0x220>)
 8002dd0:	6812      	ldr	r2, [r2, #0]
 8002dd2:	4611      	mov	r1, r2
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7fd fff7 	bl	8000dc8 <__aeabi_fmul>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	4619      	mov	r1, r3
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe f99a 	bl	8001118 <__aeabi_fcmple>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d03d      	beq.n	8002e66 <cmd_SET_OUTPUT_VOLTAGE+0x146>
	{
		if(Current_output_status!=Output_x2_STATE)output_state(Output_x2_STATE);
 8002dea:	4b52      	ldr	r3, [pc, #328]	; (8002f34 <cmd_SET_OUTPUT_VOLTAGE+0x214>)
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	d002      	beq.n	8002df8 <cmd_SET_OUTPUT_VOLTAGE+0xd8>
 8002df2:	2002      	movs	r0, #2
 8002df4:	f7ff fca0 	bl	8002738 <output_state>
		dac_resolution=(cal_DAC_up_voltage-cal_DAC_down_voltage)*gain_x2_coeff/0xFFFFF; // Calculate 1 LSB resolution
 8002df8:	4b4d      	ldr	r3, [pc, #308]	; (8002f30 <cmd_SET_OUTPUT_VOLTAGE+0x210>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a4b      	ldr	r2, [pc, #300]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002dfe:	6812      	ldr	r2, [r2, #0]
 8002e00:	4611      	mov	r1, r2
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fed6 	bl	8000bb4 <__aeabi_fsub>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	4b4c      	ldr	r3, [pc, #304]	; (8002f40 <cmd_SET_OUTPUT_VOLTAGE+0x220>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4619      	mov	r1, r3
 8002e12:	4610      	mov	r0, r2
 8002e14:	f7fd ffd8 	bl	8000dc8 <__aeabi_fmul>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	4947      	ldr	r1, [pc, #284]	; (8002f38 <cmd_SET_OUTPUT_VOLTAGE+0x218>)
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fe f887 	bl	8000f30 <__aeabi_fdiv>
 8002e22:	4603      	mov	r3, r0
 8002e24:	60fb      	str	r3, [r7, #12]
		DAC_code=(uint32_t)((volt-cal_DAC_down_voltage*gain_x2_coeff)/dac_resolution);
 8002e26:	4b41      	ldr	r3, [pc, #260]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a45      	ldr	r2, [pc, #276]	; (8002f40 <cmd_SET_OUTPUT_VOLTAGE+0x220>)
 8002e2c:	6812      	ldr	r2, [r2, #0]
 8002e2e:	4611      	mov	r1, r2
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fd ffc9 	bl	8000dc8 <__aeabi_fmul>
 8002e36:	4603      	mov	r3, r0
 8002e38:	4619      	mov	r1, r3
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f7fd feba 	bl	8000bb4 <__aeabi_fsub>
 8002e40:	4603      	mov	r3, r0
 8002e42:	68f9      	ldr	r1, [r7, #12]
 8002e44:	4618      	mov	r0, r3
 8002e46:	f7fe f873 	bl	8000f30 <__aeabi_fdiv>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7fe f981 	bl	8001154 <__aeabi_f2uiz>
 8002e52:	4603      	mov	r3, r0
 8002e54:	4a39      	ldr	r2, [pc, #228]	; (8002f3c <cmd_SET_OUTPUT_VOLTAGE+0x21c>)
 8002e56:	6013      	str	r3, [r2, #0]
		cmd_DAC_SET(DAC_code);
 8002e58:	4b38      	ldr	r3, [pc, #224]	; (8002f3c <cmd_SET_OUTPUT_VOLTAGE+0x21c>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f7ff ff2f 	bl	8002cc0 <cmd_DAC_SET>
		return 1;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e05e      	b.n	8002f24 <cmd_SET_OUTPUT_VOLTAGE+0x204>
	}
	if(volt>=(cal_DAC_down_voltage*gain_x4_coeff) && volt<=(cal_DAC_up_voltage*gain_x4_coeff))
 8002e66:	4b31      	ldr	r3, [pc, #196]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a36      	ldr	r2, [pc, #216]	; (8002f44 <cmd_SET_OUTPUT_VOLTAGE+0x224>)
 8002e6c:	6812      	ldr	r2, [r2, #0]
 8002e6e:	4611      	mov	r1, r2
 8002e70:	4618      	mov	r0, r3
 8002e72:	f7fd ffa9 	bl	8000dc8 <__aeabi_fmul>
 8002e76:	4603      	mov	r3, r0
 8002e78:	4619      	mov	r1, r3
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7fe f956 	bl	800112c <__aeabi_fcmpge>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d04d      	beq.n	8002f22 <cmd_SET_OUTPUT_VOLTAGE+0x202>
 8002e86:	4b2a      	ldr	r3, [pc, #168]	; (8002f30 <cmd_SET_OUTPUT_VOLTAGE+0x210>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a2e      	ldr	r2, [pc, #184]	; (8002f44 <cmd_SET_OUTPUT_VOLTAGE+0x224>)
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	4611      	mov	r1, r2
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fd ff99 	bl	8000dc8 <__aeabi_fmul>
 8002e96:	4603      	mov	r3, r0
 8002e98:	4619      	mov	r1, r3
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7fe f93c 	bl	8001118 <__aeabi_fcmple>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d03d      	beq.n	8002f22 <cmd_SET_OUTPUT_VOLTAGE+0x202>
	{
		if(Current_output_status!=Output_x4_STATE)output_state(Output_x4_STATE);
 8002ea6:	4b23      	ldr	r3, [pc, #140]	; (8002f34 <cmd_SET_OUTPUT_VOLTAGE+0x214>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b03      	cmp	r3, #3
 8002eac:	d002      	beq.n	8002eb4 <cmd_SET_OUTPUT_VOLTAGE+0x194>
 8002eae:	2003      	movs	r0, #3
 8002eb0:	f7ff fc42 	bl	8002738 <output_state>
		dac_resolution=(cal_DAC_up_voltage-cal_DAC_down_voltage)*gain_x4_coeff/0xFFFFF; // Calculate 1 LSB resolution
 8002eb4:	4b1e      	ldr	r3, [pc, #120]	; (8002f30 <cmd_SET_OUTPUT_VOLTAGE+0x210>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a1c      	ldr	r2, [pc, #112]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002eba:	6812      	ldr	r2, [r2, #0]
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f7fd fe78 	bl	8000bb4 <__aeabi_fsub>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	4b1e      	ldr	r3, [pc, #120]	; (8002f44 <cmd_SET_OUTPUT_VOLTAGE+0x224>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4610      	mov	r0, r2
 8002ed0:	f7fd ff7a 	bl	8000dc8 <__aeabi_fmul>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	4918      	ldr	r1, [pc, #96]	; (8002f38 <cmd_SET_OUTPUT_VOLTAGE+0x218>)
 8002ed8:	4618      	mov	r0, r3
 8002eda:	f7fe f829 	bl	8000f30 <__aeabi_fdiv>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	60fb      	str	r3, [r7, #12]
		DAC_code=(uint32_t)((volt-cal_DAC_down_voltage*gain_x4_coeff)/dac_resolution);
 8002ee2:	4b12      	ldr	r3, [pc, #72]	; (8002f2c <cmd_SET_OUTPUT_VOLTAGE+0x20c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a17      	ldr	r2, [pc, #92]	; (8002f44 <cmd_SET_OUTPUT_VOLTAGE+0x224>)
 8002ee8:	6812      	ldr	r2, [r2, #0]
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7fd ff6b 	bl	8000dc8 <__aeabi_fmul>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f7fd fe5c 	bl	8000bb4 <__aeabi_fsub>
 8002efc:	4603      	mov	r3, r0
 8002efe:	68f9      	ldr	r1, [r7, #12]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe f815 	bl	8000f30 <__aeabi_fdiv>
 8002f06:	4603      	mov	r3, r0
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7fe f923 	bl	8001154 <__aeabi_f2uiz>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	4a0a      	ldr	r2, [pc, #40]	; (8002f3c <cmd_SET_OUTPUT_VOLTAGE+0x21c>)
 8002f12:	6013      	str	r3, [r2, #0]
		cmd_DAC_SET(DAC_code);
 8002f14:	4b09      	ldr	r3, [pc, #36]	; (8002f3c <cmd_SET_OUTPUT_VOLTAGE+0x21c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fed1 	bl	8002cc0 <cmd_DAC_SET>
		return 1;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e000      	b.n	8002f24 <cmd_SET_OUTPUT_VOLTAGE+0x204>
	}

	return 0;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	20000d18 	.word	0x20000d18
 8002f30:	20000d14 	.word	0x20000d14
 8002f34:	20000d1c 	.word	0x20000d1c
 8002f38:	497ffff0 	.word	0x497ffff0
 8002f3c:	20000d20 	.word	0x20000d20
 8002f40:	20000b30 	.word	0x20000b30
 8002f44:	20000b34 	.word	0x20000b34

08002f48 <cmd_SWEEP_RATE>:
//==============================================================================================


//==============================================================================================
FunctionalState cmd_SWEEP_RATE(float rate)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b082      	sub	sp, #8
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
		if(rate<0.0009 || rate>1.1) // V/s
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f7fd fa8b 	bl	800046c <__aeabi_f2d>
 8002f56:	a316      	add	r3, pc, #88	; (adr r3, 8002fb0 <cmd_SWEEP_RATE+0x68>)
 8002f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5c:	f7fd fd50 	bl	8000a00 <__aeabi_dcmplt>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10a      	bne.n	8002f7c <cmd_SWEEP_RATE+0x34>
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7fd fa80 	bl	800046c <__aeabi_f2d>
 8002f6c:	a312      	add	r3, pc, #72	; (adr r3, 8002fb8 <cmd_SWEEP_RATE+0x70>)
 8002f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f72:	f7fd fd63 	bl	8000a3c <__aeabi_dcmpgt>
 8002f76:	4603      	mov	r3, r0
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d001      	beq.n	8002f80 <cmd_SWEEP_RATE+0x38>
		{
			return 0;
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e010      	b.n	8002fa2 <cmd_SWEEP_RATE+0x5a>
		}
		else
		{
			DAC_target_speed=rate;
 8002f80:	4a0f      	ldr	r2, [pc, #60]	; (8002fc0 <cmd_SWEEP_RATE+0x78>)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6013      	str	r3, [r2, #0]
			if(cfg.LDACMODE==0)
 8002f86:	4b0f      	ldr	r3, [pc, #60]	; (8002fc4 <cmd_SWEEP_RATE+0x7c>)
 8002f88:	789b      	ldrb	r3, [r3, #2]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d103      	bne.n	8002f96 <cmd_SWEEP_RATE+0x4e>
			{
				CPLD_control(CPLD_OFF_STATE);
 8002f8e:	2000      	movs	r0, #0
 8002f90:	f7fe fc16 	bl	80017c0 <CPLD_control>
 8002f94:	e002      	b.n	8002f9c <cmd_SWEEP_RATE+0x54>
			}
			else
			{
				CPLD_control(CPLD_ON_STATE);
 8002f96:	2001      	movs	r0, #1
 8002f98:	f7fe fc12 	bl	80017c0 <CPLD_control>
			}

			DDS_Calculation();
 8002f9c:	f7fe fdf6 	bl	8001b8c <DDS_Calculation>
			return 1;
 8002fa0:	2301      	movs	r3, #1
		}
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	f3af 8000 	nop.w
 8002fb0:	487fcb92 	.word	0x487fcb92
 8002fb4:	3f4d7dbf 	.word	0x3f4d7dbf
 8002fb8:	9999999a 	.word	0x9999999a
 8002fbc:	3ff19999 	.word	0x3ff19999
 8002fc0:	20000d0c 	.word	0x20000d0c
 8002fc4:	20000cf8 	.word	0x20000cf8

08002fc8 <cmd_CAL>:
//==============================================================================================


//==============================================================================================
FunctionalState cmd_CAL(uint8_t cmd, float coeff)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	4603      	mov	r3, r0
 8002fd0:	6039      	str	r1, [r7, #0]
 8002fd2:	71fb      	strb	r3, [r7, #7]
	float tmpx;

	tmpx=coeff;
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	60fb      	str	r3, [r7, #12]

	switch(cmd)
 8002fd8:	79fb      	ldrb	r3, [r7, #7]
 8002fda:	3b06      	subs	r3, #6
 8002fdc:	2b07      	cmp	r3, #7
 8002fde:	f200 80e7 	bhi.w	80031b0 <cmd_CAL+0x1e8>
 8002fe2:	a201      	add	r2, pc, #4	; (adr r2, 8002fe8 <cmd_CAL+0x20>)
 8002fe4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fe8:	08003009 	.word	0x08003009
 8002fec:	0800301b 	.word	0x0800301b
 8002ff0:	0800302d 	.word	0x0800302d
 8002ff4:	0800303f 	.word	0x0800303f
 8002ff8:	080030d5 	.word	0x080030d5
 8002ffc:	08003143 	.word	0x08003143
 8003000:	08003051 	.word	0x08003051
 8003004:	08003093 	.word	0x08003093
	{
	case DAC_CAL_TEMP:
		DAC_Write(DAC_CODE_MIDDLE);
 8003008:	4885      	ldr	r0, [pc, #532]	; (8003220 <cmd_CAL+0x258>)
 800300a:	f7fe fc6d 	bl	80018e8 <DAC_Write>
		DAC_TEMP_CAL();
 800300e:	f7fe fd4d 	bl	8001aac <DAC_TEMP_CAL>
		DAC_Write(DAC_CODE_MIDDLE);
 8003012:	4883      	ldr	r0, [pc, #524]	; (8003220 <cmd_CAL+0x258>)
 8003014:	f7fe fc68 	bl	80018e8 <DAC_Write>
		break;
 8003018:	e0ca      	b.n	80031b0 <cmd_CAL+0x1e8>

	case DAC_CAL_POLY_A:
		EEPROM_write(corr_coeff_1_EEPROM_ADDRESS,float_to_binary(tmpx));
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 f97b 	bl	8003316 <float_to_binary>
 8003020:	4603      	mov	r3, r0
 8003022:	4619      	mov	r1, r3
 8003024:	2010      	movs	r0, #16
 8003026:	f000 f9b5 	bl	8003394 <EEPROM_write>
		break;
 800302a:	e0c1      	b.n	80031b0 <cmd_CAL+0x1e8>
	case DAC_CAL_POLY_B:
		EEPROM_write(corr_coeff_2_EEPROM_ADDRESS,float_to_binary(tmpx));
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 f972 	bl	8003316 <float_to_binary>
 8003032:	4603      	mov	r3, r0
 8003034:	4619      	mov	r1, r3
 8003036:	2018      	movs	r0, #24
 8003038:	f000 f9ac 	bl	8003394 <EEPROM_write>
		break;
 800303c:	e0b8      	b.n	80031b0 <cmd_CAL+0x1e8>
	case DAC_CAL_POLY_C:
		EEPROM_write(corr_coeff_3_EEPROM_ADDRESS,float_to_binary(tmpx));
 800303e:	68f8      	ldr	r0, [r7, #12]
 8003040:	f000 f969 	bl	8003316 <float_to_binary>
 8003044:	4603      	mov	r3, r0
 8003046:	4619      	mov	r1, r3
 8003048:	2020      	movs	r0, #32
 800304a:	f000 f9a3 	bl	8003394 <EEPROM_write>
		break;
 800304e:	e0af      	b.n	80031b0 <cmd_CAL+0x1e8>

	case GAIN_X2_CAL:
		if((tmpx<2.1 && tmpx>1.9))
 8003050:	68f8      	ldr	r0, [r7, #12]
 8003052:	f7fd fa0b 	bl	800046c <__aeabi_f2d>
 8003056:	a35a      	add	r3, pc, #360	; (adr r3, 80031c0 <cmd_CAL+0x1f8>)
 8003058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800305c:	f7fd fcd0 	bl	8000a00 <__aeabi_dcmplt>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d013      	beq.n	800308e <cmd_CAL+0xc6>
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f7fd fa00 	bl	800046c <__aeabi_f2d>
 800306c:	a356      	add	r3, pc, #344	; (adr r3, 80031c8 <cmd_CAL+0x200>)
 800306e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003072:	f7fd fce3 	bl	8000a3c <__aeabi_dcmpgt>
 8003076:	4603      	mov	r3, r0
 8003078:	2b00      	cmp	r3, #0
 800307a:	d008      	beq.n	800308e <cmd_CAL+0xc6>
		{
			EEPROM_write(gain_x2_EEPROM_ADDRESS,float_to_binary(tmpx));
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 f94a 	bl	8003316 <float_to_binary>
 8003082:	4603      	mov	r3, r0
 8003084:	4619      	mov	r1, r3
 8003086:	2028      	movs	r0, #40	; 0x28
 8003088:	f000 f984 	bl	8003394 <EEPROM_write>
		}
		else return 0;
		break;
 800308c:	e090      	b.n	80031b0 <cmd_CAL+0x1e8>
		else return 0;
 800308e:	2300      	movs	r3, #0
 8003090:	e091      	b.n	80031b6 <cmd_CAL+0x1ee>
	case GAIN_X4_CAL:
		if((tmpx<4.1 && tmpx>3.9))
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f7fd f9ea 	bl	800046c <__aeabi_f2d>
 8003098:	a34d      	add	r3, pc, #308	; (adr r3, 80031d0 <cmd_CAL+0x208>)
 800309a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800309e:	f7fd fcaf 	bl	8000a00 <__aeabi_dcmplt>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d013      	beq.n	80030d0 <cmd_CAL+0x108>
 80030a8:	68f8      	ldr	r0, [r7, #12]
 80030aa:	f7fd f9df 	bl	800046c <__aeabi_f2d>
 80030ae:	a34a      	add	r3, pc, #296	; (adr r3, 80031d8 <cmd_CAL+0x210>)
 80030b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030b4:	f7fd fcc2 	bl	8000a3c <__aeabi_dcmpgt>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d008      	beq.n	80030d0 <cmd_CAL+0x108>
		{
			EEPROM_write(gain_x4_EEPROM_ADDRESS,float_to_binary(tmpx));
 80030be:	68f8      	ldr	r0, [r7, #12]
 80030c0:	f000 f929 	bl	8003316 <float_to_binary>
 80030c4:	4603      	mov	r3, r0
 80030c6:	4619      	mov	r1, r3
 80030c8:	2030      	movs	r0, #48	; 0x30
 80030ca:	f000 f963 	bl	8003394 <EEPROM_write>
		}
		else return 0;
		break;
 80030ce:	e06f      	b.n	80031b0 <cmd_CAL+0x1e8>
		else return 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	e070      	b.n	80031b6 <cmd_CAL+0x1ee>
	case DAC_CAL_TOP:
		if((tmpx<10.1 && tmpx>9.9) || (tmpx>6.8 && tmpx<7.1))
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f7fd f9c9 	bl	800046c <__aeabi_f2d>
 80030da:	a341      	add	r3, pc, #260	; (adr r3, 80031e0 <cmd_CAL+0x218>)
 80030dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030e0:	f7fd fc8e 	bl	8000a00 <__aeabi_dcmplt>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d00a      	beq.n	8003100 <cmd_CAL+0x138>
 80030ea:	68f8      	ldr	r0, [r7, #12]
 80030ec:	f7fd f9be 	bl	800046c <__aeabi_f2d>
 80030f0:	a33d      	add	r3, pc, #244	; (adr r3, 80031e8 <cmd_CAL+0x220>)
 80030f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030f6:	f7fd fca1 	bl	8000a3c <__aeabi_dcmpgt>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d115      	bne.n	800312c <cmd_CAL+0x164>
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f7fd f9b3 	bl	800046c <__aeabi_f2d>
 8003106:	a33a      	add	r3, pc, #232	; (adr r3, 80031f0 <cmd_CAL+0x228>)
 8003108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800310c:	f7fd fc96 	bl	8000a3c <__aeabi_dcmpgt>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d013      	beq.n	800313e <cmd_CAL+0x176>
 8003116:	68f8      	ldr	r0, [r7, #12]
 8003118:	f7fd f9a8 	bl	800046c <__aeabi_f2d>
 800311c:	a336      	add	r3, pc, #216	; (adr r3, 80031f8 <cmd_CAL+0x230>)
 800311e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003122:	f7fd fc6d 	bl	8000a00 <__aeabi_dcmplt>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d008      	beq.n	800313e <cmd_CAL+0x176>
		{
			EEPROM_write(cal_DAC_up_voltage_EEPROM_ADDRESS,float_to_binary(tmpx)); // Write top voltage calibration to EEPROM in uV value
 800312c:	68f8      	ldr	r0, [r7, #12]
 800312e:	f000 f8f2 	bl	8003316 <float_to_binary>
 8003132:	4603      	mov	r3, r0
 8003134:	4619      	mov	r1, r3
 8003136:	2000      	movs	r0, #0
 8003138:	f000 f92c 	bl	8003394 <EEPROM_write>
		}
		else return 0;
		break;
 800313c:	e038      	b.n	80031b0 <cmd_CAL+0x1e8>
		else return 0;
 800313e:	2300      	movs	r3, #0
 8003140:	e039      	b.n	80031b6 <cmd_CAL+0x1ee>
	case DAC_CAL_DOWN:
		if((tmpx>-10.1 && tmpx<-9.9) || (tmpx<-6.8 && tmpx>-7.1))
 8003142:	68f8      	ldr	r0, [r7, #12]
 8003144:	f7fd f992 	bl	800046c <__aeabi_f2d>
 8003148:	a32d      	add	r3, pc, #180	; (adr r3, 8003200 <cmd_CAL+0x238>)
 800314a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800314e:	f7fd fc75 	bl	8000a3c <__aeabi_dcmpgt>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <cmd_CAL+0x1a6>
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f7fd f987 	bl	800046c <__aeabi_f2d>
 800315e:	a32a      	add	r3, pc, #168	; (adr r3, 8003208 <cmd_CAL+0x240>)
 8003160:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003164:	f7fd fc4c 	bl	8000a00 <__aeabi_dcmplt>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d115      	bne.n	800319a <cmd_CAL+0x1d2>
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f7fd f97c 	bl	800046c <__aeabi_f2d>
 8003174:	a326      	add	r3, pc, #152	; (adr r3, 8003210 <cmd_CAL+0x248>)
 8003176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317a:	f7fd fc41 	bl	8000a00 <__aeabi_dcmplt>
 800317e:	4603      	mov	r3, r0
 8003180:	2b00      	cmp	r3, #0
 8003182:	d013      	beq.n	80031ac <cmd_CAL+0x1e4>
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f7fd f971 	bl	800046c <__aeabi_f2d>
 800318a:	a323      	add	r3, pc, #140	; (adr r3, 8003218 <cmd_CAL+0x250>)
 800318c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003190:	f7fd fc54 	bl	8000a3c <__aeabi_dcmpgt>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d008      	beq.n	80031ac <cmd_CAL+0x1e4>
		{
			EEPROM_write(cal_DAC_down_voltage_EEPROM_ADDRESS,float_to_binary(tmpx)); // Write top voltage calibration to EEPROM in uV value
 800319a:	68f8      	ldr	r0, [r7, #12]
 800319c:	f000 f8bb 	bl	8003316 <float_to_binary>
 80031a0:	4603      	mov	r3, r0
 80031a2:	4619      	mov	r1, r3
 80031a4:	2008      	movs	r0, #8
 80031a6:	f000 f8f5 	bl	8003394 <EEPROM_write>
		}
		else return 0;
		break;
 80031aa:	e001      	b.n	80031b0 <cmd_CAL+0x1e8>
		else return 0;
 80031ac:	2300      	movs	r3, #0
 80031ae:	e002      	b.n	80031b6 <cmd_CAL+0x1ee>
	}

	load_data_from_EEPROM();
 80031b0:	f000 f838 	bl	8003224 <load_data_from_EEPROM>
	return 1;
 80031b4:	2301      	movs	r3, #1
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	bf00      	nop
 80031c0:	cccccccd 	.word	0xcccccccd
 80031c4:	4000cccc 	.word	0x4000cccc
 80031c8:	66666666 	.word	0x66666666
 80031cc:	3ffe6666 	.word	0x3ffe6666
 80031d0:	66666666 	.word	0x66666666
 80031d4:	40106666 	.word	0x40106666
 80031d8:	33333333 	.word	0x33333333
 80031dc:	400f3333 	.word	0x400f3333
 80031e0:	33333333 	.word	0x33333333
 80031e4:	40243333 	.word	0x40243333
 80031e8:	cccccccd 	.word	0xcccccccd
 80031ec:	4023cccc 	.word	0x4023cccc
 80031f0:	33333333 	.word	0x33333333
 80031f4:	401b3333 	.word	0x401b3333
 80031f8:	66666666 	.word	0x66666666
 80031fc:	401c6666 	.word	0x401c6666
 8003200:	33333333 	.word	0x33333333
 8003204:	c0243333 	.word	0xc0243333
 8003208:	cccccccd 	.word	0xcccccccd
 800320c:	c023cccc 	.word	0xc023cccc
 8003210:	33333333 	.word	0x33333333
 8003214:	c01b3333 	.word	0xc01b3333
 8003218:	66666666 	.word	0x66666666
 800321c:	c01c6666 	.word	0xc01c6666
 8003220:	0007ffff 	.word	0x0007ffff

08003224 <load_data_from_EEPROM>:
//==============================================================================================


//==============================================================================================
void load_data_from_EEPROM(void)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	af00      	add	r7, sp, #0
	cal_DAC_up_voltage=binary_to_float(EEPROM_read(cal_DAC_up_voltage_EEPROM_ADDRESS)); // Read top voltage calibration from EEPROM in uV value
 8003228:	2000      	movs	r0, #0
 800322a:	f000 f899 	bl	8003360 <EEPROM_read>
 800322e:	4603      	mov	r3, r0
 8003230:	4618      	mov	r0, r3
 8003232:	f000 f85d 	bl	80032f0 <binary_to_float>
 8003236:	4603      	mov	r3, r0
 8003238:	4a25      	ldr	r2, [pc, #148]	; (80032d0 <load_data_from_EEPROM+0xac>)
 800323a:	6013      	str	r3, [r2, #0]
	cal_DAC_down_voltage=binary_to_float(EEPROM_read(cal_DAC_down_voltage_EEPROM_ADDRESS)); // Read top voltage calibration from EEPROM in uV value
 800323c:	2008      	movs	r0, #8
 800323e:	f000 f88f 	bl	8003360 <EEPROM_read>
 8003242:	4603      	mov	r3, r0
 8003244:	4618      	mov	r0, r3
 8003246:	f000 f853 	bl	80032f0 <binary_to_float>
 800324a:	4603      	mov	r3, r0
 800324c:	4a21      	ldr	r2, [pc, #132]	; (80032d4 <load_data_from_EEPROM+0xb0>)
 800324e:	6013      	str	r3, [r2, #0]
	DAC_fullrange_voltage=cal_DAC_up_voltage-cal_DAC_down_voltage;
 8003250:	4b1f      	ldr	r3, [pc, #124]	; (80032d0 <load_data_from_EEPROM+0xac>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1f      	ldr	r2, [pc, #124]	; (80032d4 <load_data_from_EEPROM+0xb0>)
 8003256:	6812      	ldr	r2, [r2, #0]
 8003258:	4611      	mov	r1, r2
 800325a:	4618      	mov	r0, r3
 800325c:	f7fd fcaa 	bl	8000bb4 <__aeabi_fsub>
 8003260:	4603      	mov	r3, r0
 8003262:	461a      	mov	r2, r3
 8003264:	4b1c      	ldr	r3, [pc, #112]	; (80032d8 <load_data_from_EEPROM+0xb4>)
 8003266:	601a      	str	r2, [r3, #0]

	corr_coeff_1=binary_to_float(EEPROM_read(corr_coeff_1_EEPROM_ADDRESS));
 8003268:	2010      	movs	r0, #16
 800326a:	f000 f879 	bl	8003360 <EEPROM_read>
 800326e:	4603      	mov	r3, r0
 8003270:	4618      	mov	r0, r3
 8003272:	f000 f83d 	bl	80032f0 <binary_to_float>
 8003276:	4603      	mov	r3, r0
 8003278:	4a18      	ldr	r2, [pc, #96]	; (80032dc <load_data_from_EEPROM+0xb8>)
 800327a:	6013      	str	r3, [r2, #0]
	corr_coeff_2=binary_to_float(EEPROM_read(corr_coeff_2_EEPROM_ADDRESS));
 800327c:	2018      	movs	r0, #24
 800327e:	f000 f86f 	bl	8003360 <EEPROM_read>
 8003282:	4603      	mov	r3, r0
 8003284:	4618      	mov	r0, r3
 8003286:	f000 f833 	bl	80032f0 <binary_to_float>
 800328a:	4603      	mov	r3, r0
 800328c:	4a14      	ldr	r2, [pc, #80]	; (80032e0 <load_data_from_EEPROM+0xbc>)
 800328e:	6013      	str	r3, [r2, #0]
	corr_coeff_3=binary_to_float(EEPROM_read(corr_coeff_3_EEPROM_ADDRESS));
 8003290:	2020      	movs	r0, #32
 8003292:	f000 f865 	bl	8003360 <EEPROM_read>
 8003296:	4603      	mov	r3, r0
 8003298:	4618      	mov	r0, r3
 800329a:	f000 f829 	bl	80032f0 <binary_to_float>
 800329e:	4603      	mov	r3, r0
 80032a0:	4a10      	ldr	r2, [pc, #64]	; (80032e4 <load_data_from_EEPROM+0xc0>)
 80032a2:	6013      	str	r3, [r2, #0]
	gain_x2_coeff=binary_to_float(EEPROM_read(gain_x2_EEPROM_ADDRESS));
 80032a4:	2028      	movs	r0, #40	; 0x28
 80032a6:	f000 f85b 	bl	8003360 <EEPROM_read>
 80032aa:	4603      	mov	r3, r0
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 f81f 	bl	80032f0 <binary_to_float>
 80032b2:	4603      	mov	r3, r0
 80032b4:	4a0c      	ldr	r2, [pc, #48]	; (80032e8 <load_data_from_EEPROM+0xc4>)
 80032b6:	6013      	str	r3, [r2, #0]
	gain_x4_coeff=binary_to_float(EEPROM_read(gain_x4_EEPROM_ADDRESS));
 80032b8:	2030      	movs	r0, #48	; 0x30
 80032ba:	f000 f851 	bl	8003360 <EEPROM_read>
 80032be:	4603      	mov	r3, r0
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 f815 	bl	80032f0 <binary_to_float>
 80032c6:	4603      	mov	r3, r0
 80032c8:	4a08      	ldr	r2, [pc, #32]	; (80032ec <load_data_from_EEPROM+0xc8>)
 80032ca:	6013      	str	r3, [r2, #0]
}
 80032cc:	bf00      	nop
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	20000d14 	.word	0x20000d14
 80032d4:	20000d18 	.word	0x20000d18
 80032d8:	20000d10 	.word	0x20000d10
 80032dc:	20000b24 	.word	0x20000b24
 80032e0:	20000b28 	.word	0x20000b28
 80032e4:	20000b2c 	.word	0x20000b2c
 80032e8:	20000b30 	.word	0x20000b30
 80032ec:	20000b34 	.word	0x20000b34

080032f0 <binary_to_float>:
#pragma GCC diagnostic ignored "-Wincompatible-pointer-types"
#pragma GCC push_options
#pragma GCC optimize ("O0")

float binary_to_float(uint32_t a)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
	    int * p;
	    float out=0;
 80032f8:	f04f 0300 	mov.w	r3, #0
 80032fc:	60bb      	str	r3, [r7, #8]

	    p = &out;
 80032fe:	f107 0308 	add.w	r3, r7, #8
 8003302:	60fb      	str	r3, [r7, #12]
	    (*p)=a;
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	601a      	str	r2, [r3, #0]
	    return out;
 800330a:	68bb      	ldr	r3, [r7, #8]
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	bc80      	pop	{r7}
 8003314:	4770      	bx	lr

08003316 <float_to_binary>:


uint32_t float_to_binary(float a)
{
 8003316:	b480      	push	{r7}
 8003318:	b087      	sub	sp, #28
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
	    int i;
	    int * p;
	    uint32_t out=0;
 800331e:	2300      	movs	r3, #0
 8003320:	613b      	str	r3, [r7, #16]

	    p = &a;
 8003322:	1d3b      	adds	r3, r7, #4
 8003324:	60fb      	str	r3, [r7, #12]
	    for (i = sizeof(int) * 8 - 1; i >= 0; i--)
 8003326:	231f      	movs	r3, #31
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	e010      	b.n	800334e <float_to_binary+0x38>
	    {
	    	out+=((*p) >> i & 1)<<i;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	fa42 f303 	asr.w	r3, r2, r3
 8003336:	f003 0201 	and.w	r2, r3, #1
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	461a      	mov	r2, r3
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	4413      	add	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
	    for (i = sizeof(int) * 8 - 1; i >= 0; i--)
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	3b01      	subs	r3, #1
 800334c:	617b      	str	r3, [r7, #20]
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	2b00      	cmp	r3, #0
 8003352:	daeb      	bge.n	800332c <float_to_binary+0x16>
	    }

	    return out;
 8003354:	693b      	ldr	r3, [r7, #16]
}
 8003356:	4618      	mov	r0, r3
 8003358:	371c      	adds	r7, #28
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr

08003360 <EEPROM_read>:
//==============================================================================================


//==============================================================================================
uint32_t EEPROM_read(uint32_t address_of_read)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
	uint32_t Address;

	/*  Data EEPROM Fast Word program of FAST_DATA_32 at addresses defined by
     DATA_EEPROM_START_ADDR and DATA_EEPROM_END_ADDR */
	Address = DATA_EEPROM_START_ADDR + address_of_read;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800336e:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 8003372:	60fb      	str	r3, [r7, #12]
	if(Address > DATA_EEPROM_END_ADDR)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4a06      	ldr	r2, [pc, #24]	; (8003390 <EEPROM_read+0x30>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d301      	bcc.n	8003380 <EEPROM_read+0x20>
	{
		return 0x00;
 800337c:	2300      	movs	r3, #0
 800337e:	e001      	b.n	8003384 <EEPROM_read+0x24>
	}
	return *(__IO uint32_t *) Address;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	bc80      	pop	{r7}
 800338c:	4770      	bx	lr
 800338e:	bf00      	nop
 8003390:	08082800 	.word	0x08082800

08003394 <EEPROM_write>:
//==============================================================================================


//==============================================================================================
void EEPROM_write(uint32_t address_of_read, uint32_t data)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
 800339c:	6039      	str	r1, [r7, #0]
	/* Clear all pending flags */
	//FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_OPTVERR | FLASH_FLAG_OPTVERRUSR);

	/*  Data EEPROM Fast Word program of FAST_DATA_32 at addresses defined by
	     DATA_EEPROM_START_ADDR and DATA_EEPROM_END_ADDR */
	Address = DATA_EEPROM_START_ADDR + address_of_read;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80033a4:	f503 2300 	add.w	r3, r3, #524288	; 0x80000
 80033a8:	60fb      	str	r3, [r7, #12]
	if(Address > DATA_EEPROM_END_ADDR)
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4a0d      	ldr	r2, [pc, #52]	; (80033e4 <EEPROM_write+0x50>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d212      	bcs.n	80033d8 <EEPROM_write+0x44>
	{
		return;
	}

	HAL_FLASHEx_DATAEEPROM_Unlock();
 80033b2:	f001 ff91 	bl	80052d8 <HAL_FLASHEx_DATAEEPROM_Unlock>
	FLASHStatus = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_WORD, Address, data);
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	68f9      	ldr	r1, [r7, #12]
 80033ba:	2002      	movs	r0, #2
 80033bc:	f001 ffea 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
 80033c0:	4603      	mov	r3, r0
 80033c2:	72fb      	strb	r3, [r7, #11]
	HAL_FLASHEx_DATAEEPROM_Lock();
 80033c4:	f001 ffa4 	bl	8005310 <HAL_FLASHEx_DATAEEPROM_Lock>

	if(FLASHStatus != HAL_OK)
 80033c8:	7afb      	ldrb	r3, [r7, #11]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d106      	bne.n	80033dc <EEPROM_write+0x48>
	{
		return;
	}
	//FLASH_ClearFlag(FLASH_FLAG_EOP | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_OPTVERR);

	if(*(__IO uint32_t *) Address != data)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	429a      	cmp	r2, r3
 80033d6:	e002      	b.n	80033de <EEPROM_write+0x4a>
		return;
 80033d8:	bf00      	nop
 80033da:	e000      	b.n	80033de <EEPROM_write+0x4a>
		return;
 80033dc:	bf00      	nop
	{
		return;
	}

}
 80033de:	3710      	adds	r7, #16
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bd80      	pop	{r7, pc}
 80033e4:	08082800 	.word	0x08082800

080033e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b08a      	sub	sp, #40	; 0x28
 80033ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ee:	f107 0314 	add.w	r3, r7, #20
 80033f2:	2200      	movs	r2, #0
 80033f4:	601a      	str	r2, [r3, #0]
 80033f6:	605a      	str	r2, [r3, #4]
 80033f8:	609a      	str	r2, [r3, #8]
 80033fa:	60da      	str	r2, [r3, #12]
 80033fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80033fe:	4b7c      	ldr	r3, [pc, #496]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	4a7b      	ldr	r2, [pc, #492]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003404:	f043 0304 	orr.w	r3, r3, #4
 8003408:	61d3      	str	r3, [r2, #28]
 800340a:	4b79      	ldr	r3, [pc, #484]	; (80035f0 <MX_GPIO_Init+0x208>)
 800340c:	69db      	ldr	r3, [r3, #28]
 800340e:	f003 0304 	and.w	r3, r3, #4
 8003412:	613b      	str	r3, [r7, #16]
 8003414:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003416:	4b76      	ldr	r3, [pc, #472]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	4a75      	ldr	r2, [pc, #468]	; (80035f0 <MX_GPIO_Init+0x208>)
 800341c:	f043 0320 	orr.w	r3, r3, #32
 8003420:	61d3      	str	r3, [r2, #28]
 8003422:	4b73      	ldr	r3, [pc, #460]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	f003 0320 	and.w	r3, r3, #32
 800342a:	60fb      	str	r3, [r7, #12]
 800342c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800342e:	4b70      	ldr	r3, [pc, #448]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003430:	69db      	ldr	r3, [r3, #28]
 8003432:	4a6f      	ldr	r2, [pc, #444]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003434:	f043 0301 	orr.w	r3, r3, #1
 8003438:	61d3      	str	r3, [r2, #28]
 800343a:	4b6d      	ldr	r3, [pc, #436]	; (80035f0 <MX_GPIO_Init+0x208>)
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	60bb      	str	r3, [r7, #8]
 8003444:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003446:	4b6a      	ldr	r3, [pc, #424]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	4a69      	ldr	r2, [pc, #420]	; (80035f0 <MX_GPIO_Init+0x208>)
 800344c:	f043 0302 	orr.w	r3, r3, #2
 8003450:	61d3      	str	r3, [r2, #28]
 8003452:	4b67      	ldr	r3, [pc, #412]	; (80035f0 <MX_GPIO_Init+0x208>)
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	f003 0302 	and.w	r3, r3, #2
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Count_EN_GPIO_Port, Count_EN_Pin, GPIO_PIN_RESET);
 800345e:	2200      	movs	r2, #0
 8003460:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003464:	4863      	ldr	r0, [pc, #396]	; (80035f4 <MX_GPIO_Init+0x20c>)
 8003466:	f002 fb86 	bl	8005b76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_cs_GPIO_Port, Relay_cs_Pin, GPIO_PIN_SET);
 800346a:	2201      	movs	r2, #1
 800346c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003470:	4860      	ldr	r0, [pc, #384]	; (80035f4 <MX_GPIO_Init+0x20c>)
 8003472:	f002 fb80 	bl	8005b76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Control_bus_0_Pin|Control_bus_1_Pin|Control_bus_2_Pin|Control_bus_3_Pin
 8003476:	2201      	movs	r2, #1
 8003478:	f248 011f 	movw	r1, #32799	; 0x801f
 800347c:	485e      	ldr	r0, [pc, #376]	; (80035f8 <MX_GPIO_Init+0x210>)
 800347e:	f002 fb7a 	bl	8005b76 <HAL_GPIO_WritePin>
                          |DAC_SYNC_Pin|DAC_CLR_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RS_Pin|Display_Power_Pin, GPIO_PIN_RESET);
 8003482:	2200      	movs	r2, #0
 8003484:	f640 0101 	movw	r1, #2049	; 0x801
 8003488:	485c      	ldr	r0, [pc, #368]	; (80035fc <MX_GPIO_Init+0x214>)
 800348a:	f002 fb74 	bl	8005b76 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Display_RW_Pin|Display_DB4_Pin|Display_EN_Pin|SPI2_NSS_Pin
 800348e:	2201      	movs	r2, #1
 8003490:	f241 413e 	movw	r1, #5182	; 0x143e
 8003494:	4859      	ldr	r0, [pc, #356]	; (80035fc <MX_GPIO_Init+0x214>)
 8003496:	f002 fb6e 	bl	8005b76 <HAL_GPIO_WritePin>
                          |Display_DB5_Pin|Display_DB6_Pin|Display_DB7_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Start_button_Pin;
 800349a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800349e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80034a0:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80034a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80034a6:	2301      	movs	r3, #1
 80034a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Start_button_GPIO_Port, &GPIO_InitStruct);
 80034aa:	f107 0314 	add.w	r3, r7, #20
 80034ae:	4619      	mov	r1, r3
 80034b0:	4850      	ldr	r0, [pc, #320]	; (80035f4 <MX_GPIO_Init+0x20c>)
 80034b2:	f002 f9c9 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Count_EN_Pin;
 80034b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034bc:	2301      	movs	r3, #1
 80034be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034c4:	2302      	movs	r3, #2
 80034c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Count_EN_GPIO_Port, &GPIO_InitStruct);
 80034c8:	f107 0314 	add.w	r3, r7, #20
 80034cc:	4619      	mov	r1, r3
 80034ce:	4849      	ldr	r0, [pc, #292]	; (80035f4 <MX_GPIO_Init+0x20c>)
 80034d0:	f002 f9ba 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Relay_cs_Pin;
 80034d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034da:	2301      	movs	r3, #1
 80034dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034de:	2300      	movs	r3, #0
 80034e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034e2:	2303      	movs	r3, #3
 80034e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Relay_cs_GPIO_Port, &GPIO_InitStruct);
 80034e6:	f107 0314 	add.w	r3, r7, #20
 80034ea:	4619      	mov	r1, r3
 80034ec:	4841      	ldr	r0, [pc, #260]	; (80035f4 <MX_GPIO_Init+0x20c>)
 80034ee:	f002 f9ab 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = Control_bus_0_Pin|Control_bus_1_Pin|Control_bus_2_Pin|Control_bus_3_Pin
 80034f2:	f248 030f 	movw	r3, #32783	; 0x800f
 80034f6:	617b      	str	r3, [r7, #20]
                          |DAC_CLR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034f8:	2301      	movs	r3, #1
 80034fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034fc:	2300      	movs	r3, #0
 80034fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003500:	2303      	movs	r3, #3
 8003502:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003504:	f107 0314 	add.w	r3, r7, #20
 8003508:	4619      	mov	r1, r3
 800350a:	483b      	ldr	r0, [pc, #236]	; (80035f8 <MX_GPIO_Init+0x210>)
 800350c:	f002 f99c 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_SYNC_Pin;
 8003510:	2310      	movs	r3, #16
 8003512:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003514:	2301      	movs	r3, #1
 8003516:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003518:	2301      	movs	r3, #1
 800351a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800351c:	2303      	movs	r3, #3
 800351e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DAC_SYNC_GPIO_Port, &GPIO_InitStruct);
 8003520:	f107 0314 	add.w	r3, r7, #20
 8003524:	4619      	mov	r1, r3
 8003526:	4834      	ldr	r0, [pc, #208]	; (80035f8 <MX_GPIO_Init+0x210>)
 8003528:	f002 f98e 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Display_RS_Pin;
 800352c:	2301      	movs	r3, #1
 800352e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003530:	2301      	movs	r3, #1
 8003532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003534:	2300      	movs	r3, #0
 8003536:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003538:	2302      	movs	r3, #2
 800353a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Display_RS_GPIO_Port, &GPIO_InitStruct);
 800353c:	f107 0314 	add.w	r3, r7, #20
 8003540:	4619      	mov	r1, r3
 8003542:	482e      	ldr	r0, [pc, #184]	; (80035fc <MX_GPIO_Init+0x214>)
 8003544:	f002 f980 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Display_RW_Pin|Display_DB4_Pin|Display_EN_Pin|Display_Power_Pin
 8003548:	f640 433e 	movw	r3, #3134	; 0xc3e
 800354c:	617b      	str	r3, [r7, #20]
                          |Display_DB5_Pin|Display_DB6_Pin|Display_DB7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800354e:	2311      	movs	r3, #17
 8003550:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003552:	2300      	movs	r3, #0
 8003554:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003556:	2302      	movs	r3, #2
 8003558:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800355a:	f107 0314 	add.w	r3, r7, #20
 800355e:	4619      	mov	r1, r3
 8003560:	4826      	ldr	r0, [pc, #152]	; (80035fc <MX_GPIO_Init+0x214>)
 8003562:	f002 f971 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 8003566:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800356a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800356c:	2301      	movs	r3, #1
 800356e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003570:	2300      	movs	r3, #0
 8003572:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003574:	2303      	movs	r3, #3
 8003576:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8003578:	f107 0314 	add.w	r3, r7, #20
 800357c:	4619      	mov	r1, r3
 800357e:	481f      	ldr	r0, [pc, #124]	; (80035fc <MX_GPIO_Init+0x214>)
 8003580:	f002 f962 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Encode_Push_Pin;
 8003584:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003588:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800358a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800358e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003590:	2301      	movs	r3, #1
 8003592:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Encode_Push_GPIO_Port, &GPIO_InitStruct);
 8003594:	f107 0314 	add.w	r3, r7, #20
 8003598:	4619      	mov	r1, r3
 800359a:	4817      	ldr	r0, [pc, #92]	; (80035f8 <MX_GPIO_Init+0x210>)
 800359c:	f002 f954 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80035a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80035a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80035a6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80035aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035ac:	2300      	movs	r3, #0
 80035ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035b0:	f107 0314 	add.w	r3, r7, #20
 80035b4:	4619      	mov	r1, r3
 80035b6:	4810      	ldr	r0, [pc, #64]	; (80035f8 <MX_GPIO_Init+0x210>)
 80035b8:	f002 f946 	bl	8005848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DAC_ALARM_Pin;
 80035bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80035c2:	2300      	movs	r3, #0
 80035c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80035c6:	2301      	movs	r3, #1
 80035c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAC_ALARM_GPIO_Port, &GPIO_InitStruct);
 80035ca:	f107 0314 	add.w	r3, r7, #20
 80035ce:	4619      	mov	r1, r3
 80035d0:	4809      	ldr	r0, [pc, #36]	; (80035f8 <MX_GPIO_Init+0x210>)
 80035d2:	f002 f939 	bl	8005848 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 80035d6:	2200      	movs	r2, #0
 80035d8:	2101      	movs	r1, #1
 80035da:	2028      	movs	r0, #40	; 0x28
 80035dc:	f001 fd5f 	bl	800509e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80035e0:	2028      	movs	r0, #40	; 0x28
 80035e2:	f001 fd78 	bl	80050d6 <HAL_NVIC_EnableIRQ>

}
 80035e6:	bf00      	nop
 80035e8:	3728      	adds	r7, #40	; 0x28
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800
 80035f4:	40020800 	.word	0x40020800
 80035f8:	40020000 	.word	0x40020000
 80035fc:	40020400 	.word	0x40020400

08003600 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003604:	4b12      	ldr	r3, [pc, #72]	; (8003650 <MX_I2C1_Init+0x50>)
 8003606:	4a13      	ldr	r2, [pc, #76]	; (8003654 <MX_I2C1_Init+0x54>)
 8003608:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800360a:	4b11      	ldr	r3, [pc, #68]	; (8003650 <MX_I2C1_Init+0x50>)
 800360c:	4a12      	ldr	r2, [pc, #72]	; (8003658 <MX_I2C1_Init+0x58>)
 800360e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003610:	4b0f      	ldr	r3, [pc, #60]	; (8003650 <MX_I2C1_Init+0x50>)
 8003612:	2200      	movs	r2, #0
 8003614:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003616:	4b0e      	ldr	r3, [pc, #56]	; (8003650 <MX_I2C1_Init+0x50>)
 8003618:	2200      	movs	r2, #0
 800361a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <MX_I2C1_Init+0x50>)
 800361e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003622:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003624:	4b0a      	ldr	r3, [pc, #40]	; (8003650 <MX_I2C1_Init+0x50>)
 8003626:	2200      	movs	r2, #0
 8003628:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800362a:	4b09      	ldr	r3, [pc, #36]	; (8003650 <MX_I2C1_Init+0x50>)
 800362c:	2200      	movs	r2, #0
 800362e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003630:	4b07      	ldr	r3, [pc, #28]	; (8003650 <MX_I2C1_Init+0x50>)
 8003632:	2200      	movs	r2, #0
 8003634:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003636:	4b06      	ldr	r3, [pc, #24]	; (8003650 <MX_I2C1_Init+0x50>)
 8003638:	2200      	movs	r2, #0
 800363a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800363c:	4804      	ldr	r0, [pc, #16]	; (8003650 <MX_I2C1_Init+0x50>)
 800363e:	f002 facb 	bl	8005bd8 <HAL_I2C_Init>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003648:	f000 ff24 	bl	8004494 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800364c:	bf00      	nop
 800364e:	bd80      	pop	{r7, pc}
 8003650:	20000c3c 	.word	0x20000c3c
 8003654:	40005400 	.word	0x40005400
 8003658:	000186a0 	.word	0x000186a0

0800365c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b08a      	sub	sp, #40	; 0x28
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003664:	f107 0314 	add.w	r3, r7, #20
 8003668:	2200      	movs	r2, #0
 800366a:	601a      	str	r2, [r3, #0]
 800366c:	605a      	str	r2, [r3, #4]
 800366e:	609a      	str	r2, [r3, #8]
 8003670:	60da      	str	r2, [r3, #12]
 8003672:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a17      	ldr	r2, [pc, #92]	; (80036d8 <HAL_I2C_MspInit+0x7c>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d128      	bne.n	80036d0 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800367e:	4b17      	ldr	r3, [pc, #92]	; (80036dc <HAL_I2C_MspInit+0x80>)
 8003680:	69db      	ldr	r3, [r3, #28]
 8003682:	4a16      	ldr	r2, [pc, #88]	; (80036dc <HAL_I2C_MspInit+0x80>)
 8003684:	f043 0302 	orr.w	r3, r3, #2
 8003688:	61d3      	str	r3, [r2, #28]
 800368a:	4b14      	ldr	r3, [pc, #80]	; (80036dc <HAL_I2C_MspInit+0x80>)
 800368c:	69db      	ldr	r3, [r3, #28]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	613b      	str	r3, [r7, #16]
 8003694:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = TMP117_SCL_Pin|TMP117_SDA_Pin;
 8003696:	f44f 7340 	mov.w	r3, #768	; 0x300
 800369a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800369c:	2312      	movs	r3, #18
 800369e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80036a0:	2301      	movs	r3, #1
 80036a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036a4:	2303      	movs	r3, #3
 80036a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80036a8:	2304      	movs	r3, #4
 80036aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036ac:	f107 0314 	add.w	r3, r7, #20
 80036b0:	4619      	mov	r1, r3
 80036b2:	480b      	ldr	r0, [pc, #44]	; (80036e0 <HAL_I2C_MspInit+0x84>)
 80036b4:	f002 f8c8 	bl	8005848 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80036b8:	4b08      	ldr	r3, [pc, #32]	; (80036dc <HAL_I2C_MspInit+0x80>)
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	4a07      	ldr	r2, [pc, #28]	; (80036dc <HAL_I2C_MspInit+0x80>)
 80036be:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80036c2:	6253      	str	r3, [r2, #36]	; 0x24
 80036c4:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_I2C_MspInit+0x80>)
 80036c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036cc:	60fb      	str	r3, [r7, #12]
 80036ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80036d0:	bf00      	nop
 80036d2:	3728      	adds	r7, #40	; 0x28
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40005400 	.word	0x40005400
 80036dc:	40023800 	.word	0x40023800
 80036e0:	40020400 	.word	0x40020400

080036e4 <USB_rx_command_buffer_push_refd>:

uint8_t eta_hours,eta_minute,eta_second;

int16_t Enc_Counter = 0;

CIRC_GBUF_DEF(uint8_t, USB_rx_command_buffer, 30);
 80036e4:	b580      	push	{r7, lr}
 80036e6:	b082      	sub	sp, #8
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6879      	ldr	r1, [r7, #4]
 80036ee:	4804      	ldr	r0, [pc, #16]	; (8003700 <USB_rx_command_buffer_push_refd+0x1c>)
 80036f0:	f7fd ff5e 	bl	80015b0 <__circ_gbuf_push>
 80036f4:	4603      	mov	r3, r0
 80036f6:	4618      	mov	r0, r3
 80036f8:	3708      	adds	r7, #8
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bd80      	pop	{r7, pc}
 80036fe:	bf00      	nop
 8003700:	200007a0 	.word	0x200007a0

08003704 <USB_rx_command_buffer_pop_refd>:
 8003704:	b580      	push	{r7, lr}
 8003706:	b082      	sub	sp, #8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4803      	ldr	r0, [pc, #12]	; (8003720 <USB_rx_command_buffer_pop_refd+0x1c>)
 8003712:	f7fd fefb 	bl	800150c <__circ_gbuf_pop>
 8003716:	4603      	mov	r3, r0
 8003718:	4618      	mov	r0, r3
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	200007a0 	.word	0x200007a0

08003724 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003724:	b590      	push	{r4, r7, lr}
 8003726:	b095      	sub	sp, #84	; 0x54
 8003728:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN 1 */
	cfg.PDN=0; // DAC power up
 800372a:	4b57      	ldr	r3, [pc, #348]	; (8003888 <main+0x164>)
 800372c:	2200      	movs	r2, #0
 800372e:	721a      	strb	r2, [r3, #8]
	cfg.VREFVAL=0x08; // 20 V  1.25 V
 8003730:	4b55      	ldr	r3, [pc, #340]	; (8003888 <main+0x164>)
 8003732:	2208      	movs	r2, #8
 8003734:	71da      	strb	r2, [r3, #7]
	cfg.FSET=1; // Enhanced THD
 8003736:	4b54      	ldr	r3, [pc, #336]	; (8003888 <main+0x164>)
 8003738:	2201      	movs	r2, #1
 800373a:	719a      	strb	r2, [r3, #6]
	cfg.DSDO=1; // SDO enabled
 800373c:	4b52      	ldr	r3, [pc, #328]	; (8003888 <main+0x164>)
 800373e:	2201      	movs	r2, #1
 8003740:	715a      	strb	r2, [r3, #5]
	cfg.ENALMP=0; // Indicates end of temperature calibration cycle. ALARM pin pulled low
 8003742:	4b51      	ldr	r3, [pc, #324]	; (8003888 <main+0x164>)
 8003744:	2200      	movs	r2, #0
 8003746:	711a      	strb	r2, [r3, #4]
	cfg.FSDO=0; // Fast SDO disabled
 8003748:	4b4f      	ldr	r3, [pc, #316]	; (8003888 <main+0x164>)
 800374a:	2200      	movs	r2, #0
 800374c:	70da      	strb	r2, [r3, #3]
	cfg.LDACMODE=0; // DAC *NOT* updated on LDAC !!!!falling edge!!!!
 800374e:	4b4e      	ldr	r3, [pc, #312]	; (8003888 <main+0x164>)
 8003750:	2200      	movs	r2, #0
 8003752:	709a      	strb	r2, [r3, #2]
	cfg.TNH_MASK=0x00; // This bit is writable only when FSET = 0
 8003754:	4b4c      	ldr	r3, [pc, #304]	; (8003888 <main+0x164>)
 8003756:	2200      	movs	r2, #0
 8003758:	705a      	strb	r2, [r3, #1]
	cfg.EN_TMP_CAL=0; // Temperature calibration feature enabled
 800375a:	4b4b      	ldr	r3, [pc, #300]	; (8003888 <main+0x164>)
 800375c:	2200      	movs	r2, #0
 800375e:	701a      	strb	r2, [r3, #0]

	DAC_target_speed=0.01; //  V/s
 8003760:	4b4a      	ldr	r3, [pc, #296]	; (800388c <main+0x168>)
 8003762:	4a4b      	ldr	r2, [pc, #300]	; (8003890 <main+0x16c>)
 8003764:	601a      	str	r2, [r3, #0]
	DAC_code=DAC_CODE_MIDDLE;
 8003766:	4b4b      	ldr	r3, [pc, #300]	; (8003894 <main+0x170>)
 8003768:	4a4b      	ldr	r2, [pc, #300]	; (8003898 <main+0x174>)
 800376a:	601a      	str	r2, [r3, #0]
	DAC_code_direction=DIRECTION_BOTH_STATE;
 800376c:	4b4b      	ldr	r3, [pc, #300]	; (800389c <main+0x178>)
 800376e:	2202      	movs	r2, #2
 8003770:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003772:	f001 fb2c 	bl	8004dce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003776:	f000 f8a5 	bl	80038c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800377a:	f7ff fe35 	bl	80033e8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800377e:	f000 fe8f 	bl	80044a0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003782:	f000 fec1 	bl	8004508 <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8003786:	f00a ffd7 	bl	800e738 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 800378a:	f001 f937 	bl	80049fc <MX_TIM3_Init>
  MX_TIM4_Init();
 800378e:	f001 f983 	bl	8004a98 <MX_TIM4_Init>
  MX_I2C1_Init();
 8003792:	f7ff ff35 	bl	8003600 <MX_I2C1_Init>
  MX_TIM2_Init();
 8003796:	f001 f8e5 	bl	8004964 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800379a:	f000 f8df 	bl	800395c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  init_LCD();
 800379e:	f7fe fe91 	bl	80024c4 <init_LCD>
  LcdUpdate();
  LcdClear_massive();
  HAL_Delay(3000); //WarmUP
*/

  load_data_from_EEPROM();
 80037a2:	f7ff fd3f 	bl	8003224 <load_data_from_EEPROM>
  TMP117_Initialization(hi2c1);
 80037a6:	4c3e      	ldr	r4, [pc, #248]	; (80038a0 <main+0x17c>)
 80037a8:	4668      	mov	r0, sp
 80037aa:	f104 0310 	add.w	r3, r4, #16
 80037ae:	2244      	movs	r2, #68	; 0x44
 80037b0:	4619      	mov	r1, r3
 80037b2:	f00b fd67 	bl	800f284 <memcpy>
 80037b6:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80037ba:	f001 fab1 	bl	8004d20 <TMP117_Initialization>
  DDS_Init();
 80037be:	f7fe fb05 	bl	8001dcc <DDS_Init>
  DAC_SendInit();
 80037c2:	f7fe f8eb 	bl	800199c <DAC_SendInit>
  DAC_Write(DAC_code);
 80037c6:	4b33      	ldr	r3, [pc, #204]	; (8003894 <main+0x170>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fe f88c 	bl	80018e8 <DAC_Write>

  HAL_TIM_Base_Start_IT(&htim3);
 80037d0:	4834      	ldr	r0, [pc, #208]	; (80038a4 <main+0x180>)
 80037d2:	f006 fa83 	bl	8009cdc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80037d6:	4834      	ldr	r0, [pc, #208]	; (80038a8 <main+0x184>)
 80037d8:	f006 fa80 	bl	8009cdc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80037dc:	213c      	movs	r1, #60	; 0x3c
 80037de:	4833      	ldr	r0, [pc, #204]	; (80038ac <main+0x188>)
 80037e0:	f006 fb6c 	bl	8009ebc <HAL_TIM_Encoder_Start>


  output_state(Output_off_STATE);
 80037e4:	2000      	movs	r0, #0
 80037e6:	f7fe ffa7 	bl	8002738 <output_state>
  CPLD_control(CPLD_OFF_STATE);
 80037ea:	2000      	movs	r0, #0
 80037ec:	f7fd ffe8 	bl	80017c0 <CPLD_control>

  send_answer_to_CDC(CLEAR_TYPE_1);
 80037f0:	2004      	movs	r0, #4
 80037f2:	f7ff f979 	bl	8002ae8 <send_answer_to_CDC>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		if(USB_CDC_End_Line_Received)
 80037f6:	4b2e      	ldr	r3, [pc, #184]	; (80038b0 <main+0x18c>)
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d021      	beq.n	8003844 <main+0x120>
		{
			uint8_t i=0;
 8003800:	2300      	movs	r3, #0
 8003802:	71fb      	strb	r3, [r7, #7]
			USB_CDC_End_Line_Received=0;
 8003804:	4b2a      	ldr	r3, [pc, #168]	; (80038b0 <main+0x18c>)
 8003806:	2200      	movs	r2, #0
 8003808:	701a      	strb	r2, [r3, #0]
			while (1) {
				if (CIRC_GBUF_POP(USB_rx_command_buffer,&command_buffer[i])) command_buffer[i]='\n';
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	4a29      	ldr	r2, [pc, #164]	; (80038b4 <main+0x190>)
 800380e:	4413      	add	r3, r2
 8003810:	4618      	mov	r0, r3
 8003812:	f7ff ff77 	bl	8003704 <USB_rx_command_buffer_pop_refd>
 8003816:	4603      	mov	r3, r0
 8003818:	2b00      	cmp	r3, #0
 800381a:	d003      	beq.n	8003824 <main+0x100>
 800381c:	79fb      	ldrb	r3, [r7, #7]
 800381e:	4a25      	ldr	r2, [pc, #148]	; (80038b4 <main+0x190>)
 8003820:	210a      	movs	r1, #10
 8003822:	54d1      	strb	r1, [r2, r3]
				if (command_buffer[i]=='\n' || command_buffer[i]=='\r') break;
 8003824:	79fb      	ldrb	r3, [r7, #7]
 8003826:	4a23      	ldr	r2, [pc, #140]	; (80038b4 <main+0x190>)
 8003828:	5cd3      	ldrb	r3, [r2, r3]
 800382a:	2b0a      	cmp	r3, #10
 800382c:	d008      	beq.n	8003840 <main+0x11c>
 800382e:	79fb      	ldrb	r3, [r7, #7]
 8003830:	4a20      	ldr	r2, [pc, #128]	; (80038b4 <main+0x190>)
 8003832:	5cd3      	ldrb	r3, [r2, r3]
 8003834:	2b0d      	cmp	r3, #13
 8003836:	d003      	beq.n	8003840 <main+0x11c>
				i++;
 8003838:	79fb      	ldrb	r3, [r7, #7]
 800383a:	3301      	adds	r3, #1
 800383c:	71fb      	strb	r3, [r7, #7]
				if (CIRC_GBUF_POP(USB_rx_command_buffer,&command_buffer[i])) command_buffer[i]='\n';
 800383e:	e7e4      	b.n	800380a <main+0xe6>
			}
			Parsing_USB_command();
 8003840:	f000 f994 	bl	8003b6c <Parsing_USB_command>
		}

		if(Need_update_DDS)
 8003844:	4b1c      	ldr	r3, [pc, #112]	; (80038b8 <main+0x194>)
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d00d      	beq.n	8003868 <main+0x144>
		{
			if(Ramp_dac_step_complete)
 800384c:	4b1b      	ldr	r3, [pc, #108]	; (80038bc <main+0x198>)
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d007      	beq.n	8003864 <main+0x140>
			{
				DDS_Update();
 8003854:	f7fe fb96 	bl	8001f84 <DDS_Update>
				Need_update_DDS=0;
 8003858:	4b17      	ldr	r3, [pc, #92]	; (80038b8 <main+0x194>)
 800385a:	2200      	movs	r2, #0
 800385c:	701a      	strb	r2, [r3, #0]
				Ramp_dac_step_complete=0;
 800385e:	4b17      	ldr	r3, [pc, #92]	; (80038bc <main+0x198>)
 8003860:	2200      	movs	r2, #0
 8003862:	701a      	strb	r2, [r3, #0]
			}
			DDS_Calculation();
 8003864:	f7fe f992 	bl	8001b8c <DDS_Calculation>

		}
		if(Need_update_Display)
 8003868:	4b15      	ldr	r3, [pc, #84]	; (80038c0 <main+0x19c>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d0c2      	beq.n	80037f6 <main+0xd2>
		{
			display_screen(dU_dt_SCREEN);
 8003870:	2000      	movs	r0, #0
 8003872:	f7ff f873 	bl	800295c <display_screen>
			LcdUpdate();
 8003876:	f7fe fc4d 	bl	8002114 <LcdUpdate>
			LcdClear_massive();
 800387a:	f7fe fc7f 	bl	800217c <LcdClear_massive>
			Need_update_Display=0;
 800387e:	4b10      	ldr	r3, [pc, #64]	; (80038c0 <main+0x19c>)
 8003880:	2200      	movs	r2, #0
 8003882:	701a      	strb	r2, [r3, #0]
		if(USB_CDC_End_Line_Received)
 8003884:	e7b7      	b.n	80037f6 <main+0xd2>
 8003886:	bf00      	nop
 8003888:	20000cf8 	.word	0x20000cf8
 800388c:	20000d0c 	.word	0x20000d0c
 8003890:	3c23d70a 	.word	0x3c23d70a
 8003894:	20000d20 	.word	0x20000d20
 8003898:	0007ffff 	.word	0x0007ffff
 800389c:	20000d24 	.word	0x20000d24
 80038a0:	20000c3c 	.word	0x20000c3c
 80038a4:	20000e20 	.word	0x20000e20
 80038a8:	20000de0 	.word	0x20000de0
 80038ac:	20000e60 	.word	0x20000e60
 80038b0:	20000c18 	.word	0x20000c18
 80038b4:	20000c1c 	.word	0x20000c1c
 80038b8:	20000d27 	.word	0x20000d27
 80038bc:	20000d28 	.word	0x20000d28
 80038c0:	20000d26 	.word	0x20000d26

080038c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b092      	sub	sp, #72	; 0x48
 80038c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80038ca:	f107 0314 	add.w	r3, r7, #20
 80038ce:	2234      	movs	r2, #52	; 0x34
 80038d0:	2100      	movs	r1, #0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f00b fce4 	bl	800f2a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80038d8:	463b      	mov	r3, r7
 80038da:	2200      	movs	r2, #0
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	605a      	str	r2, [r3, #4]
 80038e0:	609a      	str	r2, [r3, #8]
 80038e2:	60da      	str	r2, [r3, #12]
 80038e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80038e6:	4b1c      	ldr	r3, [pc, #112]	; (8003958 <SystemClock_Config+0x94>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 80038ee:	4a1a      	ldr	r2, [pc, #104]	; (8003958 <SystemClock_Config+0x94>)
 80038f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80038f4:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80038f6:	2301      	movs	r3, #1
 80038f8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80038fa:	2301      	movs	r3, #1
 80038fc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80038fe:	2302      	movs	r3, #2
 8003900:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003902:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003906:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8003908:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800390c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 800390e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003912:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003914:	f107 0314 	add.w	r3, r7, #20
 8003918:	4618      	mov	r0, r3
 800391a:	f004 fd1d 	bl	8008358 <HAL_RCC_OscConfig>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d001      	beq.n	8003928 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8003924:	f000 fdb6 	bl	8004494 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003928:	230f      	movs	r3, #15
 800392a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800392c:	2303      	movs	r3, #3
 800392e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003930:	2300      	movs	r3, #0
 8003932:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003938:	2300      	movs	r3, #0
 800393a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800393c:	463b      	mov	r3, r7
 800393e:	2101      	movs	r1, #1
 8003940:	4618      	mov	r0, r3
 8003942:	f005 f839 	bl	80089b8 <HAL_RCC_ClockConfig>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d001      	beq.n	8003950 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 800394c:	f000 fda2 	bl	8004494 <Error_Handler>
  }
}
 8003950:	bf00      	nop
 8003952:	3748      	adds	r7, #72	; 0x48
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40007000 	.word	0x40007000

0800395c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003960:	2200      	movs	r2, #0
 8003962:	2100      	movs	r1, #0
 8003964:	2017      	movs	r0, #23
 8003966:	f001 fb9a 	bl	800509e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800396a:	2017      	movs	r0, #23
 800396c:	f001 fbb3 	bl	80050d6 <HAL_NVIC_EnableIRQ>
}
 8003970:	bf00      	nop
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_TIM_PeriodElapsedCallback>:
//==============================================================================================


// Callback: timer has rolled over
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
	if (htim == &htim3 )// INL correction, each 500ms
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a0b      	ldr	r2, [pc, #44]	; (80039ac <HAL_TIM_PeriodElapsedCallback+0x38>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d106      	bne.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		if(cfg.LDACMODE==1)Need_update_DDS=1;
 8003984:	4b0a      	ldr	r3, [pc, #40]	; (80039b0 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8003986:	789b      	ldrb	r3, [r3, #2]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d102      	bne.n	8003992 <HAL_TIM_PeriodElapsedCallback+0x1e>
 800398c:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <HAL_TIM_PeriodElapsedCallback+0x40>)
 800398e:	2201      	movs	r2, #1
 8003990:	701a      	strb	r2, [r3, #0]
	}

	if (htim == &htim2 )//User interface workload, each 10ms
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a08      	ldr	r2, [pc, #32]	; (80039b8 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d102      	bne.n	80039a0 <HAL_TIM_PeriodElapsedCallback+0x2c>
	{
		Need_update_Display=1;
 800399a:	4b08      	ldr	r3, [pc, #32]	; (80039bc <HAL_TIM_PeriodElapsedCallback+0x48>)
 800399c:	2201      	movs	r2, #1
 800399e:	701a      	strb	r2, [r3, #0]
	}

}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bc80      	pop	{r7}
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	20000e20 	.word	0x20000e20
 80039b0:	20000cf8 	.word	0x20000cf8
 80039b4:	20000d27 	.word	0x20000d27
 80039b8:	20000de0 	.word	0x20000de0
 80039bc:	20000d26 	.word	0x20000d26

080039c0 <HAL_GPIO_EXTI_Callback>:
 * @param GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
//==============================================================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	4603      	mov	r3, r0
 80039c8:	80fb      	strh	r3, [r7, #6]
	DAC_Write_FAST();
 80039ca:	f7fd ffcd 	bl	8001968 <DAC_Write_FAST>
	Ramp_dac_step_complete=1;
 80039ce:	4b60      	ldr	r3, [pc, #384]	; (8003b50 <HAL_GPIO_EXTI_Callback+0x190>)
 80039d0:	2201      	movs	r2, #1
 80039d2:	701a      	strb	r2, [r3, #0]

	if(GPIO_Pin == GPIO_PIN_9)
 80039d4:	88fb      	ldrh	r3, [r7, #6]
 80039d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039da:	f040 80b5 	bne.w	8003b48 <HAL_GPIO_EXTI_Callback+0x188>
	{
		switch(DAC_code_direction)
 80039de:	4b5d      	ldr	r3, [pc, #372]	; (8003b54 <HAL_GPIO_EXTI_Callback+0x194>)
 80039e0:	781b      	ldrb	r3, [r3, #0]
 80039e2:	2b02      	cmp	r3, #2
 80039e4:	d059      	beq.n	8003a9a <HAL_GPIO_EXTI_Callback+0xda>
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	f300 80a3 	bgt.w	8003b32 <HAL_GPIO_EXTI_Callback+0x172>
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d02d      	beq.n	8003a4c <HAL_GPIO_EXTI_Callback+0x8c>
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	f040 809e 	bne.w	8003b32 <HAL_GPIO_EXTI_Callback+0x172>
		{
		//----------------------------------------------------------//
		case DIRECTION_UP_STATE:
			if(DAC_code<=(0xFFFFF-DDS_target_multipiller))
 80039f6:	4b58      	ldr	r3, [pc, #352]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f5c3 237f 	rsb	r3, r3, #1044480	; 0xff000
 80039fe:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8003a02:	4a56      	ldr	r2, [pc, #344]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a04:	6812      	ldr	r2, [r2, #0]
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d317      	bcc.n	8003a3a <HAL_GPIO_EXTI_Callback+0x7a>
			{
				DAC_code+=DDS_target_multipiller;
 8003a0a:	4b54      	ldr	r3, [pc, #336]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a0c:	681a      	ldr	r2, [r3, #0]
 8003a0e:	4b52      	ldr	r3, [pc, #328]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4413      	add	r3, r2
 8003a14:	4a51      	ldr	r2, [pc, #324]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a16:	6013      	str	r3, [r2, #0]
				DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8003a18:	4b51      	ldr	r3, [pc, #324]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003a1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a1e:	601a      	str	r2, [r3, #0]
				DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8003a20:	4b4e      	ldr	r3, [pc, #312]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	011b      	lsls	r3, r3, #4
 8003a26:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a2a:	f023 030f 	bic.w	r3, r3, #15
 8003a2e:	4a4c      	ldr	r2, [pc, #304]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003a30:	6812      	ldr	r2, [r2, #0]
 8003a32:	4413      	add	r3, r2
 8003a34:	4a4a      	ldr	r2, [pc, #296]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003a36:	6013      	str	r3, [r2, #0]
				CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal
				DAC_SendInit();
				send_answer_to_CDC(DONE_TYPE_1);
				return;
			}
		break;
 8003a38:	e07b      	b.n	8003b32 <HAL_GPIO_EXTI_Callback+0x172>
				CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	f7fd fec0 	bl	80017c0 <CPLD_control>
				DAC_SendInit();
 8003a40:	f7fd ffac 	bl	800199c <DAC_SendInit>
				send_answer_to_CDC(DONE_TYPE_1);
 8003a44:	2005      	movs	r0, #5
 8003a46:	f7ff f84f 	bl	8002ae8 <send_answer_to_CDC>
				return;
 8003a4a:	e07d      	b.n	8003b48 <HAL_GPIO_EXTI_Callback+0x188>

		case DIRECTION_DOWN_STATE:
			if(DAC_code>=DDS_target_multipiller)
 8003a4c:	4b43      	ldr	r3, [pc, #268]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b41      	ldr	r3, [pc, #260]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d317      	bcc.n	8003a88 <HAL_GPIO_EXTI_Callback+0xc8>
			{
				DAC_code-=DDS_target_multipiller;
 8003a58:	4b40      	ldr	r3, [pc, #256]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a5a:	681a      	ldr	r2, [r3, #0]
 8003a5c:	4b3e      	ldr	r3, [pc, #248]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	4a3e      	ldr	r2, [pc, #248]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a64:	6013      	str	r3, [r2, #0]
				DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8003a66:	4b3e      	ldr	r3, [pc, #248]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003a68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003a6c:	601a      	str	r2, [r3, #0]
				DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8003a6e:	4b3b      	ldr	r3, [pc, #236]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	011b      	lsls	r3, r3, #4
 8003a74:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003a78:	f023 030f 	bic.w	r3, r3, #15
 8003a7c:	4a38      	ldr	r2, [pc, #224]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	4413      	add	r3, r2
 8003a82:	4a37      	ldr	r2, [pc, #220]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003a84:	6013      	str	r3, [r2, #0]
				CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal
				DAC_SendInit();
				send_answer_to_CDC(DONE_TYPE_1);
				return;
			}
		break;
 8003a86:	e054      	b.n	8003b32 <HAL_GPIO_EXTI_Callback+0x172>
				CPLD_control(CPLD_OFF_STATE); // Disable LDAC signal
 8003a88:	2000      	movs	r0, #0
 8003a8a:	f7fd fe99 	bl	80017c0 <CPLD_control>
				DAC_SendInit();
 8003a8e:	f7fd ff85 	bl	800199c <DAC_SendInit>
				send_answer_to_CDC(DONE_TYPE_1);
 8003a92:	2005      	movs	r0, #5
 8003a94:	f7ff f828 	bl	8002ae8 <send_answer_to_CDC>
				return;
 8003a98:	e056      	b.n	8003b48 <HAL_GPIO_EXTI_Callback+0x188>

		case DIRECTION_BOTH_STATE:
			if(DAC_code_direction_for_both_mode == 1)
 8003a9a:	4b32      	ldr	r3, [pc, #200]	; (8003b64 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d125      	bne.n	8003aee <HAL_GPIO_EXTI_Callback+0x12e>
			{
				if(DAC_code<=(0xFFFFF-DDS_target_multipiller))
 8003aa2:	4b2d      	ldr	r3, [pc, #180]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f5c3 237f 	rsb	r3, r3, #1044480	; 0xff000
 8003aaa:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8003aae:	4a2b      	ldr	r2, [pc, #172]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003ab0:	6812      	ldr	r2, [r2, #0]
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d317      	bcc.n	8003ae6 <HAL_GPIO_EXTI_Callback+0x126>
				{
					DAC_code+=DDS_target_multipiller;
 8003ab6:	4b29      	ldr	r3, [pc, #164]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	4b27      	ldr	r3, [pc, #156]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4413      	add	r3, r2
 8003ac0:	4a26      	ldr	r2, [pc, #152]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003ac2:	6013      	str	r3, [r2, #0]
					DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8003ac4:	4b26      	ldr	r3, [pc, #152]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003ac6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003aca:	601a      	str	r2, [r3, #0]
					DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8003acc:	4b23      	ldr	r3, [pc, #140]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	011b      	lsls	r3, r3, #4
 8003ad2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003ad6:	f023 030f 	bic.w	r3, r3, #15
 8003ada:	4a21      	ldr	r2, [pc, #132]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003adc:	6812      	ldr	r2, [r2, #0]
 8003ade:	4413      	add	r3, r2
 8003ae0:	4a1f      	ldr	r2, [pc, #124]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003ae2:	6013      	str	r3, [r2, #0]
					DAC_code-=DDS_target_multipiller;
					DAC_tx_buffer=0x01000000; // Write DAC-DATA
					DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
				} else DAC_code_direction_for_both_mode=1;
			}
		break;
 8003ae4:	e024      	b.n	8003b30 <HAL_GPIO_EXTI_Callback+0x170>
				} else  DAC_code_direction_for_both_mode=0;
 8003ae6:	4b1f      	ldr	r3, [pc, #124]	; (8003b64 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8003ae8:	2200      	movs	r2, #0
 8003aea:	701a      	strb	r2, [r3, #0]
		break;
 8003aec:	e020      	b.n	8003b30 <HAL_GPIO_EXTI_Callback+0x170>
				if(DAC_code>=DDS_target_multipiller)
 8003aee:	4b1b      	ldr	r3, [pc, #108]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	4b19      	ldr	r3, [pc, #100]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d317      	bcc.n	8003b2a <HAL_GPIO_EXTI_Callback+0x16a>
					DAC_code-=DDS_target_multipiller;
 8003afa:	4b18      	ldr	r3, [pc, #96]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	4b16      	ldr	r3, [pc, #88]	; (8003b58 <HAL_GPIO_EXTI_Callback+0x198>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	4a15      	ldr	r2, [pc, #84]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003b06:	6013      	str	r3, [r2, #0]
					DAC_tx_buffer=0x01000000; // Write DAC-DATA
 8003b08:	4b15      	ldr	r3, [pc, #84]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003b0a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b0e:	601a      	str	r2, [r3, #0]
					DAC_tx_buffer+=(DAC_code & 0xFFFFF)<<4;
 8003b10:	4b12      	ldr	r3, [pc, #72]	; (8003b5c <HAL_GPIO_EXTI_Callback+0x19c>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	011b      	lsls	r3, r3, #4
 8003b16:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003b1a:	f023 030f 	bic.w	r3, r3, #15
 8003b1e:	4a10      	ldr	r2, [pc, #64]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003b20:	6812      	ldr	r2, [r2, #0]
 8003b22:	4413      	add	r3, r2
 8003b24:	4a0e      	ldr	r2, [pc, #56]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003b26:	6013      	str	r3, [r2, #0]
		break;
 8003b28:	e002      	b.n	8003b30 <HAL_GPIO_EXTI_Callback+0x170>
				} else DAC_code_direction_for_both_mode=1;
 8003b2a:	4b0e      	ldr	r3, [pc, #56]	; (8003b64 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	701a      	strb	r2, [r3, #0]
		break;
 8003b30:	bf00      	nop
		}
		DAC_tx_tmp_buffer[0]=(DAC_tx_buffer & 0xFFFF0000)>>16;
 8003b32:	4b0b      	ldr	r3, [pc, #44]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	0c1b      	lsrs	r3, r3, #16
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	4b0b      	ldr	r3, [pc, #44]	; (8003b68 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8003b3c:	801a      	strh	r2, [r3, #0]
		DAC_tx_tmp_buffer[1]=(DAC_tx_buffer & 0x0000FFFF);
 8003b3e:	4b08      	ldr	r3, [pc, #32]	; (8003b60 <HAL_GPIO_EXTI_Callback+0x1a0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	b29a      	uxth	r2, r3
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8003b46:	805a      	strh	r2, [r3, #2]
	}
}
 8003b48:	3708      	adds	r7, #8
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000d28 	.word	0x20000d28
 8003b54:	20000d24 	.word	0x20000d24
 8003b58:	200007ac 	.word	0x200007ac
 8003b5c:	20000d20 	.word	0x20000d20
 8003b60:	20000cf0 	.word	0x20000cf0
 8003b64:	20000d25 	.word	0x20000d25
 8003b68:	20000cf4 	.word	0x20000cf4

08003b6c <Parsing_USB_command>:

void Parsing_USB_command(void)
{
 8003b6c:	b590      	push	{r4, r7, lr}
 8003b6e:	b0a7      	sub	sp, #156	; 0x9c
 8003b70:	af12      	add	r7, sp, #72	; 0x48
	char *found;
	char decoded_string_1[31];
	char decoded_string_2[31];
	uint8_t cdc_counter=0;
 8003b72:	2300      	movs	r3, #0
 8003b74:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	found = strtok((char *)command_buffer," ");
 8003b78:	49c4      	ldr	r1, [pc, #784]	; (8003e8c <Parsing_USB_command+0x320>)
 8003b7a:	48c5      	ldr	r0, [pc, #788]	; (8003e90 <Parsing_USB_command+0x324>)
 8003b7c:	f00c fe38 	bl	80107f0 <strtok>
 8003b80:	6478      	str	r0, [r7, #68]	; 0x44
	if(found!=NULL)
 8003b82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00e      	beq.n	8003ba6 <Parsing_USB_command+0x3a>
	{
		strcpy(decoded_string_1,found);
 8003b88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f00c f80e 	bl	800fbb0 <strcpy>
	{
		send_answer_to_CDC(ERROR_TYPE_1);
		return;
	}

	found = strtok(NULL,"\r");
 8003b94:	49bf      	ldr	r1, [pc, #764]	; (8003e94 <Parsing_USB_command+0x328>)
 8003b96:	2000      	movs	r0, #0
 8003b98:	f00c fe2a 	bl	80107f0 <strtok>
 8003b9c:	6478      	str	r0, [r7, #68]	; 0x44
	if(found!=NULL)
 8003b9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d024      	beq.n	8003bee <Parsing_USB_command+0x82>
 8003ba4:	e004      	b.n	8003bb0 <Parsing_USB_command+0x44>
		send_answer_to_CDC(ERROR_TYPE_1);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f7fe ff9e 	bl	8002ae8 <send_answer_to_CDC>
		return;
 8003bac:	f000 bc37 	b.w	800441e <Parsing_USB_command+0x8b2>
	{
		strcpy(decoded_string_2,found);
 8003bb0:	1d3b      	adds	r3, r7, #4
 8003bb2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f00b fffb 	bl	800fbb0 <strcpy>
		for(int i=0;i<strlen(decoded_string_2);i++)if(decoded_string_2[i]==' ')decoded_string_2[i]='\0';
 8003bba:	2300      	movs	r3, #0
 8003bbc:	64bb      	str	r3, [r7, #72]	; 0x48
 8003bbe:	e00d      	b.n	8003bdc <Parsing_USB_command+0x70>
 8003bc0:	1d3a      	adds	r2, r7, #4
 8003bc2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bc4:	4413      	add	r3, r2
 8003bc6:	781b      	ldrb	r3, [r3, #0]
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	d104      	bne.n	8003bd6 <Parsing_USB_command+0x6a>
 8003bcc:	1d3a      	adds	r2, r7, #4
 8003bce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bd0:	4413      	add	r3, r2
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	701a      	strb	r2, [r3, #0]
 8003bd6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bd8:	3301      	adds	r3, #1
 8003bda:	64bb      	str	r3, [r7, #72]	; 0x48
 8003bdc:	1d3b      	adds	r3, r7, #4
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fc fad8 	bl	8000194 <strlen>
 8003be4:	4602      	mov	r2, r0
 8003be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d8e9      	bhi.n	8003bc0 <Parsing_USB_command+0x54>
 8003bec:	e004      	b.n	8003bf8 <Parsing_USB_command+0x8c>
	}
	else
	{
		send_answer_to_CDC(ERROR_TYPE_1);
 8003bee:	2000      	movs	r0, #0
 8003bf0:	f7fe ff7a 	bl	8002ae8 <send_answer_to_CDC>
		return;
 8003bf4:	f000 bc13 	b.w	800441e <Parsing_USB_command+0x8b2>
	}
	// ==== SWEEP command ====
	if(!(strcmp(decoded_string_1,"SWEEP")))
 8003bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003bfc:	49a6      	ldr	r1, [pc, #664]	; (8003e98 <Parsing_USB_command+0x32c>)
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fc fabe 	bl	8000180 <strcmp>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d11f      	bne.n	8003c4a <Parsing_USB_command+0xde>
	{
		if(!(strcmp(decoded_string_2,"START")))
 8003c0a:	1d3b      	adds	r3, r7, #4
 8003c0c:	49a3      	ldr	r1, [pc, #652]	; (8003e9c <Parsing_USB_command+0x330>)
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f7fc fab6 	bl	8000180 <strcmp>
 8003c14:	4603      	mov	r3, r0
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d105      	bne.n	8003c26 <Parsing_USB_command+0xba>
		{
			cmd_SWEEP_START();
 8003c1a:	f7ff f837 	bl	8002c8c <cmd_SWEEP_START>
			send_answer_to_CDC(OK_TYPE_2);
 8003c1e:	2003      	movs	r0, #3
 8003c20:	f7fe ff62 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003c24:	e3fb      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"STOP")))
 8003c26:	1d3b      	adds	r3, r7, #4
 8003c28:	499d      	ldr	r1, [pc, #628]	; (8003ea0 <Parsing_USB_command+0x334>)
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7fc faa8 	bl	8000180 <strcmp>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d105      	bne.n	8003c42 <Parsing_USB_command+0xd6>
			{
				cmd_SWEEP_STOP();
 8003c36:	f7ff f839 	bl	8002cac <cmd_SWEEP_STOP>
				send_answer_to_CDC(OK_TYPE_2);
 8003c3a:	2003      	movs	r0, #3
 8003c3c:	f7fe ff54 	bl	8002ae8 <send_answer_to_CDC>
				return;
 8003c40:	e3ed      	b.n	800441e <Parsing_USB_command+0x8b2>
			}
			else
			{
				send_answer_to_CDC(ERROR_TYPE_1);
 8003c42:	2000      	movs	r0, #0
 8003c44:	f7fe ff50 	bl	8002ae8 <send_answer_to_CDC>
				return;
 8003c48:	e3e9      	b.n	800441e <Parsing_USB_command+0x8b2>
			}

		}
	}
	// ==== DAC_SET command ====
	if(!(strcmp(decoded_string_1,"DAC_SET")))
 8003c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c4e:	4995      	ldr	r1, [pc, #596]	; (8003ea4 <Parsing_USB_command+0x338>)
 8003c50:	4618      	mov	r0, r3
 8003c52:	f7fc fa95 	bl	8000180 <strcmp>
 8003c56:	4603      	mov	r3, r0
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d136      	bne.n	8003cca <Parsing_USB_command+0x15e>
	{
		if(!(strcmp(decoded_string_2,"TOP"))){
 8003c5c:	1d3b      	adds	r3, r7, #4
 8003c5e:	4992      	ldr	r1, [pc, #584]	; (8003ea8 <Parsing_USB_command+0x33c>)
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7fc fa8d 	bl	8000180 <strcmp>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d106      	bne.n	8003c7a <Parsing_USB_command+0x10e>
			cmd_DAC_SET(DAC_CODE_TOP);
 8003c6c:	488f      	ldr	r0, [pc, #572]	; (8003eac <Parsing_USB_command+0x340>)
 8003c6e:	f7ff f827 	bl	8002cc0 <cmd_DAC_SET>
			send_answer_to_CDC(OK_TYPE_2);
 8003c72:	2003      	movs	r0, #3
 8003c74:	f7fe ff38 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003c78:	e3d1      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"DOWN"))){
 8003c7a:	1d3b      	adds	r3, r7, #4
 8003c7c:	498c      	ldr	r1, [pc, #560]	; (8003eb0 <Parsing_USB_command+0x344>)
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f7fc fa7e 	bl	8000180 <strcmp>
 8003c84:	4603      	mov	r3, r0
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d106      	bne.n	8003c98 <Parsing_USB_command+0x12c>
				cmd_DAC_SET(DAC_CODE_DOWN);
 8003c8a:	2000      	movs	r0, #0
 8003c8c:	f7ff f818 	bl	8002cc0 <cmd_DAC_SET>
				send_answer_to_CDC(OK_TYPE_2);
 8003c90:	2003      	movs	r0, #3
 8003c92:	f7fe ff29 	bl	8002ae8 <send_answer_to_CDC>
				return;
 8003c96:	e3c2      	b.n	800441e <Parsing_USB_command+0x8b2>
			}
			else
			{
				if(cmd_SET_OUTPUT_VOLTAGE(atof(decoded_string_2)))
 8003c98:	1d3b      	adds	r3, r7, #4
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f00b fac4 	bl	800f228 <atof>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	460b      	mov	r3, r1
 8003ca4:	4610      	mov	r0, r2
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	f7fc ff30 	bl	8000b0c <__aeabi_d2f>
 8003cac:	4603      	mov	r3, r0
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f7ff f836 	bl	8002d20 <cmd_SET_OUTPUT_VOLTAGE>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d003      	beq.n	8003cc2 <Parsing_USB_command+0x156>
				{
					send_answer_to_CDC(OK_TYPE_2);
 8003cba:	2003      	movs	r0, #3
 8003cbc:	f7fe ff14 	bl	8002ae8 <send_answer_to_CDC>
					return;
 8003cc0:	e3ad      	b.n	800441e <Parsing_USB_command+0x8b2>
				}
				else
				{
					send_answer_to_CDC(ERROR_TYPE_2);
 8003cc2:	2001      	movs	r0, #1
 8003cc4:	f7fe ff10 	bl	8002ae8 <send_answer_to_CDC>
					return;
 8003cc8:	e3a9      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
	}


	// ==== OUTPUT command ====
	if(!(strcmp(decoded_string_1,"OUTPUT")))
 8003cca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003cce:	4979      	ldr	r1, [pc, #484]	; (8003eb4 <Parsing_USB_command+0x348>)
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7fc fa55 	bl	8000180 <strcmp>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d13f      	bne.n	8003d5c <Parsing_USB_command+0x1f0>
	{
		if(!(strcmp(decoded_string_2,"OFF"))){
 8003cdc:	1d3b      	adds	r3, r7, #4
 8003cde:	4976      	ldr	r1, [pc, #472]	; (8003eb8 <Parsing_USB_command+0x34c>)
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fc fa4d 	bl	8000180 <strcmp>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d106      	bne.n	8003cfa <Parsing_USB_command+0x18e>
			output_state(Output_off_STATE);
 8003cec:	2000      	movs	r0, #0
 8003cee:	f7fe fd23 	bl	8002738 <output_state>
			send_answer_to_CDC(OK_TYPE_2);
 8003cf2:	2003      	movs	r0, #3
 8003cf4:	f7fe fef8 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003cf8:	e391      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"X1"))){
 8003cfa:	1d3b      	adds	r3, r7, #4
 8003cfc:	496f      	ldr	r1, [pc, #444]	; (8003ebc <Parsing_USB_command+0x350>)
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7fc fa3e 	bl	8000180 <strcmp>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d106      	bne.n	8003d18 <Parsing_USB_command+0x1ac>
				output_state(Output_x1_STATE);
 8003d0a:	2001      	movs	r0, #1
 8003d0c:	f7fe fd14 	bl	8002738 <output_state>
				send_answer_to_CDC(OK_TYPE_2);
 8003d10:	2003      	movs	r0, #3
 8003d12:	f7fe fee9 	bl	8002ae8 <send_answer_to_CDC>
				return;
 8003d16:	e382      	b.n	800441e <Parsing_USB_command+0x8b2>
			}
			else
			{
				if(!(strcmp(decoded_string_2,"X2"))){
 8003d18:	1d3b      	adds	r3, r7, #4
 8003d1a:	4969      	ldr	r1, [pc, #420]	; (8003ec0 <Parsing_USB_command+0x354>)
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7fc fa2f 	bl	8000180 <strcmp>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d106      	bne.n	8003d36 <Parsing_USB_command+0x1ca>
					output_state(Output_x2_STATE);
 8003d28:	2002      	movs	r0, #2
 8003d2a:	f7fe fd05 	bl	8002738 <output_state>
					send_answer_to_CDC(OK_TYPE_2);
 8003d2e:	2003      	movs	r0, #3
 8003d30:	f7fe feda 	bl	8002ae8 <send_answer_to_CDC>
					return;
 8003d34:	e373      	b.n	800441e <Parsing_USB_command+0x8b2>
				}
				else
				{
					if(!(strcmp(decoded_string_2,"X4"))){
 8003d36:	1d3b      	adds	r3, r7, #4
 8003d38:	4962      	ldr	r1, [pc, #392]	; (8003ec4 <Parsing_USB_command+0x358>)
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f7fc fa20 	bl	8000180 <strcmp>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d106      	bne.n	8003d54 <Parsing_USB_command+0x1e8>
						output_state(Output_x4_STATE);
 8003d46:	2003      	movs	r0, #3
 8003d48:	f7fe fcf6 	bl	8002738 <output_state>
						send_answer_to_CDC(OK_TYPE_2);
 8003d4c:	2003      	movs	r0, #3
 8003d4e:	f7fe fecb 	bl	8002ae8 <send_answer_to_CDC>
						return;
 8003d52:	e364      	b.n	800441e <Parsing_USB_command+0x8b2>
					}
					else
					{
						send_answer_to_CDC(ERROR_TYPE_2);
 8003d54:	2001      	movs	r0, #1
 8003d56:	f7fe fec7 	bl	8002ae8 <send_answer_to_CDC>
						return;
 8003d5a:	e360      	b.n	800441e <Parsing_USB_command+0x8b2>
			}
		}
	}

	// ==== DAC_CAL_TEMP command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_TEMP")))
 8003d5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d60:	4959      	ldr	r1, [pc, #356]	; (8003ec8 <Parsing_USB_command+0x35c>)
 8003d62:	4618      	mov	r0, r3
 8003d64:	f7fc fa0c 	bl	8000180 <strcmp>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d116      	bne.n	8003d9c <Parsing_USB_command+0x230>
	{
		if(!(strcmp(decoded_string_2,"START"))){
 8003d6e:	1d3b      	adds	r3, r7, #4
 8003d70:	494a      	ldr	r1, [pc, #296]	; (8003e9c <Parsing_USB_command+0x330>)
 8003d72:	4618      	mov	r0, r3
 8003d74:	f7fc fa04 	bl	8000180 <strcmp>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d10a      	bne.n	8003d94 <Parsing_USB_command+0x228>
			send_answer_to_CDC(RUN_CAL_TYPE_TEMP);
 8003d7e:	200f      	movs	r0, #15
 8003d80:	f7fe feb2 	bl	8002ae8 <send_answer_to_CDC>
			cmd_CAL(DAC_CAL_TEMP,NONE);
 8003d84:	4951      	ldr	r1, [pc, #324]	; (8003ecc <Parsing_USB_command+0x360>)
 8003d86:	2006      	movs	r0, #6
 8003d88:	f7ff f91e 	bl	8002fc8 <cmd_CAL>
			send_answer_to_CDC(OK_TYPE_1);
 8003d8c:	2002      	movs	r0, #2
 8003d8e:	f7fe feab 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003d92:	e344      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_1);
 8003d94:	2000      	movs	r0, #0
 8003d96:	f7fe fea7 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003d9a:	e340      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
	}

	// ==== DAC_CAL_POLY_A command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_A")))
 8003d9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003da0:	494b      	ldr	r1, [pc, #300]	; (8003ed0 <Parsing_USB_command+0x364>)
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fc f9ec 	bl	8000180 <strcmp>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d112      	bne.n	8003dd4 <Parsing_USB_command+0x268>
	{
		cmd_CAL(DAC_CAL_POLY_A,atof(decoded_string_2));
 8003dae:	1d3b      	adds	r3, r7, #4
 8003db0:	4618      	mov	r0, r3
 8003db2:	f00b fa39 	bl	800f228 <atof>
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	4610      	mov	r0, r2
 8003dbc:	4619      	mov	r1, r3
 8003dbe:	f7fc fea5 	bl	8000b0c <__aeabi_d2f>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	2007      	movs	r0, #7
 8003dc8:	f7ff f8fe 	bl	8002fc8 <cmd_CAL>
		send_answer_to_CDC(OK_TYPE_2);
 8003dcc:	2003      	movs	r0, #3
 8003dce:	f7fe fe8b 	bl	8002ae8 <send_answer_to_CDC>
		return;
 8003dd2:	e324      	b.n	800441e <Parsing_USB_command+0x8b2>
	}

	// ==== DAC_CAL_POLY_B command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_B")))
 8003dd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dd8:	493e      	ldr	r1, [pc, #248]	; (8003ed4 <Parsing_USB_command+0x368>)
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fc f9d0 	bl	8000180 <strcmp>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d112      	bne.n	8003e0c <Parsing_USB_command+0x2a0>
	{
		cmd_CAL(DAC_CAL_POLY_B,atof(decoded_string_2));
 8003de6:	1d3b      	adds	r3, r7, #4
 8003de8:	4618      	mov	r0, r3
 8003dea:	f00b fa1d 	bl	800f228 <atof>
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	4610      	mov	r0, r2
 8003df4:	4619      	mov	r1, r3
 8003df6:	f7fc fe89 	bl	8000b0c <__aeabi_d2f>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	2008      	movs	r0, #8
 8003e00:	f7ff f8e2 	bl	8002fc8 <cmd_CAL>
		send_answer_to_CDC(OK_TYPE_2);
 8003e04:	2003      	movs	r0, #3
 8003e06:	f7fe fe6f 	bl	8002ae8 <send_answer_to_CDC>
		return;
 8003e0a:	e308      	b.n	800441e <Parsing_USB_command+0x8b2>
	}

	// ==== DAC_CAL_POLY_C command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_POLY_C")))
 8003e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e10:	4931      	ldr	r1, [pc, #196]	; (8003ed8 <Parsing_USB_command+0x36c>)
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fc f9b4 	bl	8000180 <strcmp>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d112      	bne.n	8003e44 <Parsing_USB_command+0x2d8>
	{
		cmd_CAL(DAC_CAL_POLY_C,atof(decoded_string_2));
 8003e1e:	1d3b      	adds	r3, r7, #4
 8003e20:	4618      	mov	r0, r3
 8003e22:	f00b fa01 	bl	800f228 <atof>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	f7fc fe6d 	bl	8000b0c <__aeabi_d2f>
 8003e32:	4603      	mov	r3, r0
 8003e34:	4619      	mov	r1, r3
 8003e36:	2009      	movs	r0, #9
 8003e38:	f7ff f8c6 	bl	8002fc8 <cmd_CAL>
		send_answer_to_CDC(OK_TYPE_2);
 8003e3c:	2003      	movs	r0, #3
 8003e3e:	f7fe fe53 	bl	8002ae8 <send_answer_to_CDC>
		return;
 8003e42:	e2ec      	b.n	800441e <Parsing_USB_command+0x8b2>
	}

	// ==== GAIN_X2_CAL command ====
	if(!(strcmp(decoded_string_1,"GAIN_X2_CAL")))
 8003e44:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e48:	4924      	ldr	r1, [pc, #144]	; (8003edc <Parsing_USB_command+0x370>)
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fc f998 	bl	8000180 <strcmp>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d144      	bne.n	8003ee0 <Parsing_USB_command+0x374>
	{
		if(cmd_CAL(GAIN_X2_CAL,atof(decoded_string_2)))
 8003e56:	1d3b      	adds	r3, r7, #4
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f00b f9e5 	bl	800f228 <atof>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	4610      	mov	r0, r2
 8003e64:	4619      	mov	r1, r3
 8003e66:	f7fc fe51 	bl	8000b0c <__aeabi_d2f>
 8003e6a:	4603      	mov	r3, r0
 8003e6c:	4619      	mov	r1, r3
 8003e6e:	200c      	movs	r0, #12
 8003e70:	f7ff f8aa 	bl	8002fc8 <cmd_CAL>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d003      	beq.n	8003e82 <Parsing_USB_command+0x316>
		{
			send_answer_to_CDC(OK_TYPE_2);
 8003e7a:	2003      	movs	r0, #3
 8003e7c:	f7fe fe34 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003e80:	e2cd      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_2);
 8003e82:	2001      	movs	r0, #1
 8003e84:	f7fe fe30 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003e88:	e2c9      	b.n	800441e <Parsing_USB_command+0x8b2>
 8003e8a:	bf00      	nop
 8003e8c:	08013770 	.word	0x08013770
 8003e90:	20000c1c 	.word	0x20000c1c
 8003e94:	08013774 	.word	0x08013774
 8003e98:	08013778 	.word	0x08013778
 8003e9c:	08013780 	.word	0x08013780
 8003ea0:	08013788 	.word	0x08013788
 8003ea4:	08013790 	.word	0x08013790
 8003ea8:	08013798 	.word	0x08013798
 8003eac:	000fffff 	.word	0x000fffff
 8003eb0:	0801379c 	.word	0x0801379c
 8003eb4:	080137a4 	.word	0x080137a4
 8003eb8:	080137ac 	.word	0x080137ac
 8003ebc:	080137b0 	.word	0x080137b0
 8003ec0:	080137b4 	.word	0x080137b4
 8003ec4:	080137b8 	.word	0x080137b8
 8003ec8:	080137bc 	.word	0x080137bc
 8003ecc:	41600000 	.word	0x41600000
 8003ed0:	080137cc 	.word	0x080137cc
 8003ed4:	080137dc 	.word	0x080137dc
 8003ed8:	080137ec 	.word	0x080137ec
 8003edc:	080137fc 	.word	0x080137fc
		}
	}

	// ==== GAIN_X4_CAL command ====
	if(!(strcmp(decoded_string_1,"GAIN_X4_CAL")))
 8003ee0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ee4:	49b6      	ldr	r1, [pc, #728]	; (80041c0 <Parsing_USB_command+0x654>)
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	f7fc f94a 	bl	8000180 <strcmp>
 8003eec:	4603      	mov	r3, r0
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d119      	bne.n	8003f26 <Parsing_USB_command+0x3ba>
	{
		if(cmd_CAL(GAIN_X4_CAL,atof(decoded_string_2)))
 8003ef2:	1d3b      	adds	r3, r7, #4
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f00b f997 	bl	800f228 <atof>
 8003efa:	4602      	mov	r2, r0
 8003efc:	460b      	mov	r3, r1
 8003efe:	4610      	mov	r0, r2
 8003f00:	4619      	mov	r1, r3
 8003f02:	f7fc fe03 	bl	8000b0c <__aeabi_d2f>
 8003f06:	4603      	mov	r3, r0
 8003f08:	4619      	mov	r1, r3
 8003f0a:	200d      	movs	r0, #13
 8003f0c:	f7ff f85c 	bl	8002fc8 <cmd_CAL>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <Parsing_USB_command+0x3b2>
		{
			send_answer_to_CDC(OK_TYPE_2);
 8003f16:	2003      	movs	r0, #3
 8003f18:	f7fe fde6 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003f1c:	e27f      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_2);
 8003f1e:	2001      	movs	r0, #1
 8003f20:	f7fe fde2 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003f24:	e27b      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
	}


	// ==== DAC_CAL_TOP command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_TOP")))
 8003f26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f2a:	49a6      	ldr	r1, [pc, #664]	; (80041c4 <Parsing_USB_command+0x658>)
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	f7fc f927 	bl	8000180 <strcmp>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d119      	bne.n	8003f6c <Parsing_USB_command+0x400>
	{
		if(cmd_CAL(DAC_CAL_TOP,atof(decoded_string_2)))
 8003f38:	1d3b      	adds	r3, r7, #4
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f00b f974 	bl	800f228 <atof>
 8003f40:	4602      	mov	r2, r0
 8003f42:	460b      	mov	r3, r1
 8003f44:	4610      	mov	r0, r2
 8003f46:	4619      	mov	r1, r3
 8003f48:	f7fc fde0 	bl	8000b0c <__aeabi_d2f>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	4619      	mov	r1, r3
 8003f50:	200a      	movs	r0, #10
 8003f52:	f7ff f839 	bl	8002fc8 <cmd_CAL>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d003      	beq.n	8003f64 <Parsing_USB_command+0x3f8>
		{
			send_answer_to_CDC(OK_TYPE_2);
 8003f5c:	2003      	movs	r0, #3
 8003f5e:	f7fe fdc3 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003f62:	e25c      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_2);
 8003f64:	2001      	movs	r0, #1
 8003f66:	f7fe fdbf 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003f6a:	e258      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
	}


	// ==== DAC_CAL_DOWN command ====
	if(!(strcmp(decoded_string_1,"DAC_CAL_DOWN")))
 8003f6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003f70:	4995      	ldr	r1, [pc, #596]	; (80041c8 <Parsing_USB_command+0x65c>)
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fc f904 	bl	8000180 <strcmp>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d119      	bne.n	8003fb2 <Parsing_USB_command+0x446>
	{
		if(cmd_CAL(DAC_CAL_DOWN,atof(decoded_string_2)))
 8003f7e:	1d3b      	adds	r3, r7, #4
 8003f80:	4618      	mov	r0, r3
 8003f82:	f00b f951 	bl	800f228 <atof>
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4610      	mov	r0, r2
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f7fc fdbd 	bl	8000b0c <__aeabi_d2f>
 8003f92:	4603      	mov	r3, r0
 8003f94:	4619      	mov	r1, r3
 8003f96:	200b      	movs	r0, #11
 8003f98:	f7ff f816 	bl	8002fc8 <cmd_CAL>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d003      	beq.n	8003faa <Parsing_USB_command+0x43e>
		{
			send_answer_to_CDC(OK_TYPE_2);
 8003fa2:	2003      	movs	r0, #3
 8003fa4:	f7fe fda0 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003fa8:	e239      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_2);
 8003faa:	2001      	movs	r0, #1
 8003fac:	f7fe fd9c 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003fb0:	e235      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
	}


	// ==== SWEEP_RATE command ====
	if(!(strcmp(decoded_string_1,"SWEEP_RATE")))
 8003fb2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003fb6:	4985      	ldr	r1, [pc, #532]	; (80041cc <Parsing_USB_command+0x660>)
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fc f8e1 	bl	8000180 <strcmp>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d118      	bne.n	8003ff6 <Parsing_USB_command+0x48a>
	{
		if(cmd_SWEEP_RATE(atof(decoded_string_2)))
 8003fc4:	1d3b      	adds	r3, r7, #4
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f00b f92e 	bl	800f228 <atof>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	f7fc fd9a 	bl	8000b0c <__aeabi_d2f>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe ffb4 	bl	8002f48 <cmd_SWEEP_RATE>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d003      	beq.n	8003fee <Parsing_USB_command+0x482>
		{
			send_answer_to_CDC(OK_TYPE_2);
 8003fe6:	2003      	movs	r0, #3
 8003fe8:	f7fe fd7e 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003fec:	e217      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_1);
 8003fee:	2000      	movs	r0, #0
 8003ff0:	f7fe fd7a 	bl	8002ae8 <send_answer_to_CDC>
			return;
 8003ff4:	e213      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
	}

	// ==== SHOW command ====
	if(!(strcmp(decoded_string_1,"SHOW")))
 8003ff6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ffa:	4975      	ldr	r1, [pc, #468]	; (80041d0 <Parsing_USB_command+0x664>)
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7fc f8bf 	bl	8000180 <strcmp>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	f040 81cc 	bne.w	80043a2 <Parsing_USB_command+0x836>
	{
	if(!(strcmp(decoded_string_2,"INFO"))){
 800400a:	1d3b      	adds	r3, r7, #4
 800400c:	4971      	ldr	r1, [pc, #452]	; (80041d4 <Parsing_USB_command+0x668>)
 800400e:	4618      	mov	r0, r3
 8004010:	f7fc f8b6 	bl	8000180 <strcmp>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	f040 81bf 	bne.w	800439a <Parsing_USB_command+0x82e>
		sprintf((char *)large_string_buffer,"\n\rDAC 0xFFFFF voltage calibration constant: %1.6E\n\r",cal_DAC_up_voltage);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 800401c:	4b6e      	ldr	r3, [pc, #440]	; (80041d8 <Parsing_USB_command+0x66c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4618      	mov	r0, r3
 8004022:	f7fc fa23 	bl	800046c <__aeabi_f2d>
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	496c      	ldr	r1, [pc, #432]	; (80041dc <Parsing_USB_command+0x670>)
 800402c:	486c      	ldr	r0, [pc, #432]	; (80041e0 <Parsing_USB_command+0x674>)
 800402e:	f00b fd9f 	bl	800fb70 <siprintf>
 8004032:	e004      	b.n	800403e <Parsing_USB_command+0x4d2>
 8004034:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004038:	3301      	adds	r3, #1
 800403a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800403e:	4868      	ldr	r0, [pc, #416]	; (80041e0 <Parsing_USB_command+0x674>)
 8004040:	f7fc f8a8 	bl	8000194 <strlen>
 8004044:	4603      	mov	r3, r0
 8004046:	b29b      	uxth	r3, r3
 8004048:	4619      	mov	r1, r3
 800404a:	4865      	ldr	r0, [pc, #404]	; (80041e0 <Parsing_USB_command+0x674>)
 800404c:	f00a fc78 	bl	800e940 <CDC_Transmit_FS>
 8004050:	4603      	mov	r3, r0
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <Parsing_USB_command+0x4f2>
 8004056:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800405a:	2bff      	cmp	r3, #255	; 0xff
 800405c:	d1ea      	bne.n	8004034 <Parsing_USB_command+0x4c8>
		sprintf((char *)large_string_buffer,"DAC 0x00000 voltage calibration constant: %1.6E\n\r",cal_DAC_down_voltage);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 800405e:	4b61      	ldr	r3, [pc, #388]	; (80041e4 <Parsing_USB_command+0x678>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4618      	mov	r0, r3
 8004064:	f7fc fa02 	bl	800046c <__aeabi_f2d>
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	495e      	ldr	r1, [pc, #376]	; (80041e8 <Parsing_USB_command+0x67c>)
 800406e:	485c      	ldr	r0, [pc, #368]	; (80041e0 <Parsing_USB_command+0x674>)
 8004070:	f00b fd7e 	bl	800fb70 <siprintf>
 8004074:	e004      	b.n	8004080 <Parsing_USB_command+0x514>
 8004076:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800407a:	3301      	adds	r3, #1
 800407c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004080:	4857      	ldr	r0, [pc, #348]	; (80041e0 <Parsing_USB_command+0x674>)
 8004082:	f7fc f887 	bl	8000194 <strlen>
 8004086:	4603      	mov	r3, r0
 8004088:	b29b      	uxth	r3, r3
 800408a:	4619      	mov	r1, r3
 800408c:	4854      	ldr	r0, [pc, #336]	; (80041e0 <Parsing_USB_command+0x674>)
 800408e:	f00a fc57 	bl	800e940 <CDC_Transmit_FS>
 8004092:	4603      	mov	r3, r0
 8004094:	2b00      	cmp	r3, #0
 8004096:	d003      	beq.n	80040a0 <Parsing_USB_command+0x534>
 8004098:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800409c:	2bff      	cmp	r3, #255	; 0xff
 800409e:	d1ea      	bne.n	8004076 <Parsing_USB_command+0x50a>
		sprintf((char *)large_string_buffer,"Linearity correction A: %1.6E\n\r",corr_coeff_1);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 80040a0:	4b52      	ldr	r3, [pc, #328]	; (80041ec <Parsing_USB_command+0x680>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7fc f9e1 	bl	800046c <__aeabi_f2d>
 80040aa:	4602      	mov	r2, r0
 80040ac:	460b      	mov	r3, r1
 80040ae:	4950      	ldr	r1, [pc, #320]	; (80041f0 <Parsing_USB_command+0x684>)
 80040b0:	484b      	ldr	r0, [pc, #300]	; (80041e0 <Parsing_USB_command+0x674>)
 80040b2:	f00b fd5d 	bl	800fb70 <siprintf>
 80040b6:	e004      	b.n	80040c2 <Parsing_USB_command+0x556>
 80040b8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80040bc:	3301      	adds	r3, #1
 80040be:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80040c2:	4847      	ldr	r0, [pc, #284]	; (80041e0 <Parsing_USB_command+0x674>)
 80040c4:	f7fc f866 	bl	8000194 <strlen>
 80040c8:	4603      	mov	r3, r0
 80040ca:	b29b      	uxth	r3, r3
 80040cc:	4619      	mov	r1, r3
 80040ce:	4844      	ldr	r0, [pc, #272]	; (80041e0 <Parsing_USB_command+0x674>)
 80040d0:	f00a fc36 	bl	800e940 <CDC_Transmit_FS>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <Parsing_USB_command+0x576>
 80040da:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80040de:	2bff      	cmp	r3, #255	; 0xff
 80040e0:	d1ea      	bne.n	80040b8 <Parsing_USB_command+0x54c>
		sprintf((char *)large_string_buffer,"Linearity correction B: %1.6E\n\r",corr_coeff_2);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 80040e2:	4b44      	ldr	r3, [pc, #272]	; (80041f4 <Parsing_USB_command+0x688>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc f9c0 	bl	800046c <__aeabi_f2d>
 80040ec:	4602      	mov	r2, r0
 80040ee:	460b      	mov	r3, r1
 80040f0:	4941      	ldr	r1, [pc, #260]	; (80041f8 <Parsing_USB_command+0x68c>)
 80040f2:	483b      	ldr	r0, [pc, #236]	; (80041e0 <Parsing_USB_command+0x674>)
 80040f4:	f00b fd3c 	bl	800fb70 <siprintf>
 80040f8:	e004      	b.n	8004104 <Parsing_USB_command+0x598>
 80040fa:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80040fe:	3301      	adds	r3, #1
 8004100:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004104:	4836      	ldr	r0, [pc, #216]	; (80041e0 <Parsing_USB_command+0x674>)
 8004106:	f7fc f845 	bl	8000194 <strlen>
 800410a:	4603      	mov	r3, r0
 800410c:	b29b      	uxth	r3, r3
 800410e:	4619      	mov	r1, r3
 8004110:	4833      	ldr	r0, [pc, #204]	; (80041e0 <Parsing_USB_command+0x674>)
 8004112:	f00a fc15 	bl	800e940 <CDC_Transmit_FS>
 8004116:	4603      	mov	r3, r0
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <Parsing_USB_command+0x5b8>
 800411c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004120:	2bff      	cmp	r3, #255	; 0xff
 8004122:	d1ea      	bne.n	80040fa <Parsing_USB_command+0x58e>
		sprintf((char *)large_string_buffer,"Linearity correction C: %1.6E\n\r",corr_coeff_3);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8004124:	4b35      	ldr	r3, [pc, #212]	; (80041fc <Parsing_USB_command+0x690>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4618      	mov	r0, r3
 800412a:	f7fc f99f 	bl	800046c <__aeabi_f2d>
 800412e:	4602      	mov	r2, r0
 8004130:	460b      	mov	r3, r1
 8004132:	4933      	ldr	r1, [pc, #204]	; (8004200 <Parsing_USB_command+0x694>)
 8004134:	482a      	ldr	r0, [pc, #168]	; (80041e0 <Parsing_USB_command+0x674>)
 8004136:	f00b fd1b 	bl	800fb70 <siprintf>
 800413a:	e004      	b.n	8004146 <Parsing_USB_command+0x5da>
 800413c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004140:	3301      	adds	r3, #1
 8004142:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004146:	4826      	ldr	r0, [pc, #152]	; (80041e0 <Parsing_USB_command+0x674>)
 8004148:	f7fc f824 	bl	8000194 <strlen>
 800414c:	4603      	mov	r3, r0
 800414e:	b29b      	uxth	r3, r3
 8004150:	4619      	mov	r1, r3
 8004152:	4823      	ldr	r0, [pc, #140]	; (80041e0 <Parsing_USB_command+0x674>)
 8004154:	f00a fbf4 	bl	800e940 <CDC_Transmit_FS>
 8004158:	4603      	mov	r3, r0
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <Parsing_USB_command+0x5fa>
 800415e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004162:	2bff      	cmp	r3, #255	; 0xff
 8004164:	d1ea      	bne.n	800413c <Parsing_USB_command+0x5d0>
		sprintf((char *)large_string_buffer,"LT5400 gain X2 correction: %1.6E\n\r",gain_x2_coeff);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8004166:	4b27      	ldr	r3, [pc, #156]	; (8004204 <Parsing_USB_command+0x698>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4618      	mov	r0, r3
 800416c:	f7fc f97e 	bl	800046c <__aeabi_f2d>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4924      	ldr	r1, [pc, #144]	; (8004208 <Parsing_USB_command+0x69c>)
 8004176:	481a      	ldr	r0, [pc, #104]	; (80041e0 <Parsing_USB_command+0x674>)
 8004178:	f00b fcfa 	bl	800fb70 <siprintf>
 800417c:	e004      	b.n	8004188 <Parsing_USB_command+0x61c>
 800417e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004182:	3301      	adds	r3, #1
 8004184:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004188:	4815      	ldr	r0, [pc, #84]	; (80041e0 <Parsing_USB_command+0x674>)
 800418a:	f7fc f803 	bl	8000194 <strlen>
 800418e:	4603      	mov	r3, r0
 8004190:	b29b      	uxth	r3, r3
 8004192:	4619      	mov	r1, r3
 8004194:	4812      	ldr	r0, [pc, #72]	; (80041e0 <Parsing_USB_command+0x674>)
 8004196:	f00a fbd3 	bl	800e940 <CDC_Transmit_FS>
 800419a:	4603      	mov	r3, r0
 800419c:	2b00      	cmp	r3, #0
 800419e:	d003      	beq.n	80041a8 <Parsing_USB_command+0x63c>
 80041a0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80041a4:	2bff      	cmp	r3, #255	; 0xff
 80041a6:	d1ea      	bne.n	800417e <Parsing_USB_command+0x612>
		sprintf((char *)large_string_buffer,"LT5400 gain X4 correction: %1.6E\n\r\n\r",gain_x4_coeff);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 80041a8:	4b18      	ldr	r3, [pc, #96]	; (800420c <Parsing_USB_command+0x6a0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fc f95d 	bl	800046c <__aeabi_f2d>
 80041b2:	4602      	mov	r2, r0
 80041b4:	460b      	mov	r3, r1
 80041b6:	4916      	ldr	r1, [pc, #88]	; (8004210 <Parsing_USB_command+0x6a4>)
 80041b8:	4809      	ldr	r0, [pc, #36]	; (80041e0 <Parsing_USB_command+0x674>)
 80041ba:	f00b fcd9 	bl	800fb70 <siprintf>
 80041be:	e02e      	b.n	800421e <Parsing_USB_command+0x6b2>
 80041c0:	08013808 	.word	0x08013808
 80041c4:	08013814 	.word	0x08013814
 80041c8:	08013820 	.word	0x08013820
 80041cc:	08013830 	.word	0x08013830
 80041d0:	0801383c 	.word	0x0801383c
 80041d4:	08013844 	.word	0x08013844
 80041d8:	20000d14 	.word	0x20000d14
 80041dc:	0801384c 	.word	0x0801384c
 80041e0:	20000c90 	.word	0x20000c90
 80041e4:	20000d18 	.word	0x20000d18
 80041e8:	08013880 	.word	0x08013880
 80041ec:	20000b24 	.word	0x20000b24
 80041f0:	080138b4 	.word	0x080138b4
 80041f4:	20000b28 	.word	0x20000b28
 80041f8:	080138d4 	.word	0x080138d4
 80041fc:	20000b2c 	.word	0x20000b2c
 8004200:	080138f4 	.word	0x080138f4
 8004204:	20000b30 	.word	0x20000b30
 8004208:	08013914 	.word	0x08013914
 800420c:	20000b34 	.word	0x20000b34
 8004210:	08013938 	.word	0x08013938
 8004214:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004218:	3301      	adds	r3, #1
 800421a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800421e:	4881      	ldr	r0, [pc, #516]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004220:	f7fb ffb8 	bl	8000194 <strlen>
 8004224:	4603      	mov	r3, r0
 8004226:	b29b      	uxth	r3, r3
 8004228:	4619      	mov	r1, r3
 800422a:	487e      	ldr	r0, [pc, #504]	; (8004424 <Parsing_USB_command+0x8b8>)
 800422c:	f00a fb88 	bl	800e940 <CDC_Transmit_FS>
 8004230:	4603      	mov	r3, r0
 8004232:	2b00      	cmp	r3, #0
 8004234:	d003      	beq.n	800423e <Parsing_USB_command+0x6d2>
 8004236:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800423a:	2bff      	cmp	r3, #255	; 0xff
 800423c:	d1ea      	bne.n	8004214 <Parsing_USB_command+0x6a8>
		sprintf((char *)large_string_buffer,"DAC code: 0x%x\n\r",(unsigned int)DAC_code);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 800423e:	4b7a      	ldr	r3, [pc, #488]	; (8004428 <Parsing_USB_command+0x8bc>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	461a      	mov	r2, r3
 8004244:	4979      	ldr	r1, [pc, #484]	; (800442c <Parsing_USB_command+0x8c0>)
 8004246:	4877      	ldr	r0, [pc, #476]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004248:	f00b fc92 	bl	800fb70 <siprintf>
 800424c:	e004      	b.n	8004258 <Parsing_USB_command+0x6ec>
 800424e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004252:	3301      	adds	r3, #1
 8004254:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004258:	4872      	ldr	r0, [pc, #456]	; (8004424 <Parsing_USB_command+0x8b8>)
 800425a:	f7fb ff9b 	bl	8000194 <strlen>
 800425e:	4603      	mov	r3, r0
 8004260:	b29b      	uxth	r3, r3
 8004262:	4619      	mov	r1, r3
 8004264:	486f      	ldr	r0, [pc, #444]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004266:	f00a fb6b 	bl	800e940 <CDC_Transmit_FS>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d003      	beq.n	8004278 <Parsing_USB_command+0x70c>
 8004270:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004274:	2bff      	cmp	r3, #255	; 0xff
 8004276:	d1ea      	bne.n	800424e <Parsing_USB_command+0x6e2>
		sprintf((char *)large_string_buffer,"DDS FTW: 0x%x\n\r",(unsigned int)DDS_FTW);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 8004278:	4b6d      	ldr	r3, [pc, #436]	; (8004430 <Parsing_USB_command+0x8c4>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4618      	mov	r0, r3
 800427e:	f7fc ff69 	bl	8001154 <__aeabi_f2uiz>
 8004282:	4603      	mov	r3, r0
 8004284:	461a      	mov	r2, r3
 8004286:	496b      	ldr	r1, [pc, #428]	; (8004434 <Parsing_USB_command+0x8c8>)
 8004288:	4866      	ldr	r0, [pc, #408]	; (8004424 <Parsing_USB_command+0x8b8>)
 800428a:	f00b fc71 	bl	800fb70 <siprintf>
 800428e:	e004      	b.n	800429a <Parsing_USB_command+0x72e>
 8004290:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004294:	3301      	adds	r3, #1
 8004296:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800429a:	4862      	ldr	r0, [pc, #392]	; (8004424 <Parsing_USB_command+0x8b8>)
 800429c:	f7fb ff7a 	bl	8000194 <strlen>
 80042a0:	4603      	mov	r3, r0
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	4619      	mov	r1, r3
 80042a6:	485f      	ldr	r0, [pc, #380]	; (8004424 <Parsing_USB_command+0x8b8>)
 80042a8:	f00a fb4a 	bl	800e940 <CDC_Transmit_FS>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d003      	beq.n	80042ba <Parsing_USB_command+0x74e>
 80042b2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80042b6:	2bff      	cmp	r3, #255	; 0xff
 80042b8:	d1ea      	bne.n	8004290 <Parsing_USB_command+0x724>
		sprintf((char *)large_string_buffer,"CPLD control word: 0x%x\n\r",CPLD_WORD);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 80042ba:	4b5f      	ldr	r3, [pc, #380]	; (8004438 <Parsing_USB_command+0x8cc>)
 80042bc:	781b      	ldrb	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	495e      	ldr	r1, [pc, #376]	; (800443c <Parsing_USB_command+0x8d0>)
 80042c2:	4858      	ldr	r0, [pc, #352]	; (8004424 <Parsing_USB_command+0x8b8>)
 80042c4:	f00b fc54 	bl	800fb70 <siprintf>
 80042c8:	e004      	b.n	80042d4 <Parsing_USB_command+0x768>
 80042ca:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80042ce:	3301      	adds	r3, #1
 80042d0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 80042d4:	4853      	ldr	r0, [pc, #332]	; (8004424 <Parsing_USB_command+0x8b8>)
 80042d6:	f7fb ff5d 	bl	8000194 <strlen>
 80042da:	4603      	mov	r3, r0
 80042dc:	b29b      	uxth	r3, r3
 80042de:	4619      	mov	r1, r3
 80042e0:	4850      	ldr	r0, [pc, #320]	; (8004424 <Parsing_USB_command+0x8b8>)
 80042e2:	f00a fb2d 	bl	800e940 <CDC_Transmit_FS>
 80042e6:	4603      	mov	r3, r0
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <Parsing_USB_command+0x788>
 80042ec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80042f0:	2bff      	cmp	r3, #255	; 0xff
 80042f2:	d1ea      	bne.n	80042ca <Parsing_USB_command+0x75e>
		sprintf((char *)large_string_buffer,"Output mode: 0x%x\n\r",Current_output_status);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 80042f4:	4b52      	ldr	r3, [pc, #328]	; (8004440 <Parsing_USB_command+0x8d4>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	461a      	mov	r2, r3
 80042fa:	4952      	ldr	r1, [pc, #328]	; (8004444 <Parsing_USB_command+0x8d8>)
 80042fc:	4849      	ldr	r0, [pc, #292]	; (8004424 <Parsing_USB_command+0x8b8>)
 80042fe:	f00b fc37 	bl	800fb70 <siprintf>
 8004302:	e004      	b.n	800430e <Parsing_USB_command+0x7a2>
 8004304:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8004308:	3301      	adds	r3, #1
 800430a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800430e:	4845      	ldr	r0, [pc, #276]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004310:	f7fb ff40 	bl	8000194 <strlen>
 8004314:	4603      	mov	r3, r0
 8004316:	b29b      	uxth	r3, r3
 8004318:	4619      	mov	r1, r3
 800431a:	4842      	ldr	r0, [pc, #264]	; (8004424 <Parsing_USB_command+0x8b8>)
 800431c:	f00a fb10 	bl	800e940 <CDC_Transmit_FS>
 8004320:	4603      	mov	r3, r0
 8004322:	2b00      	cmp	r3, #0
 8004324:	d003      	beq.n	800432e <Parsing_USB_command+0x7c2>
 8004326:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800432a:	2bff      	cmp	r3, #255	; 0xff
 800432c:	d1ea      	bne.n	8004304 <Parsing_USB_command+0x798>
		sprintf((char *)large_string_buffer,"Temperature: %2.3fC\n\r",TMP117_get_Temperature(hi2c1)*0.0078125);while((CDC_Transmit_FS((uint8_t *)large_string_buffer, strlen((const char *)large_string_buffer))!=USBD_OK)&&cdc_counter<0xFF)cdc_counter++;
 800432e:	4c46      	ldr	r4, [pc, #280]	; (8004448 <Parsing_USB_command+0x8dc>)
 8004330:	4668      	mov	r0, sp
 8004332:	f104 0310 	add.w	r3, r4, #16
 8004336:	2244      	movs	r2, #68	; 0x44
 8004338:	4619      	mov	r1, r3
 800433a:	f00a ffa3 	bl	800f284 <memcpy>
 800433e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8004342:	f000 fc81 	bl	8004c48 <TMP117_get_Temperature>
 8004346:	4603      	mov	r3, r0
 8004348:	4618      	mov	r0, r3
 800434a:	f7fc f87d 	bl	8000448 <__aeabi_i2d>
 800434e:	f04f 0200 	mov.w	r2, #0
 8004352:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004356:	f7fc f8e1 	bl	800051c <__aeabi_dmul>
 800435a:	4602      	mov	r2, r0
 800435c:	460b      	mov	r3, r1
 800435e:	493b      	ldr	r1, [pc, #236]	; (800444c <Parsing_USB_command+0x8e0>)
 8004360:	4830      	ldr	r0, [pc, #192]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004362:	f00b fc05 	bl	800fb70 <siprintf>
 8004366:	e004      	b.n	8004372 <Parsing_USB_command+0x806>
 8004368:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800436c:	3301      	adds	r3, #1
 800436e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8004372:	482c      	ldr	r0, [pc, #176]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004374:	f7fb ff0e 	bl	8000194 <strlen>
 8004378:	4603      	mov	r3, r0
 800437a:	b29b      	uxth	r3, r3
 800437c:	4619      	mov	r1, r3
 800437e:	4829      	ldr	r0, [pc, #164]	; (8004424 <Parsing_USB_command+0x8b8>)
 8004380:	f00a fade 	bl	800e940 <CDC_Transmit_FS>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d003      	beq.n	8004392 <Parsing_USB_command+0x826>
 800438a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800438e:	2bff      	cmp	r3, #255	; 0xff
 8004390:	d1ea      	bne.n	8004368 <Parsing_USB_command+0x7fc>
		send_answer_to_CDC(OK_TYPE_2);
 8004392:	2003      	movs	r0, #3
 8004394:	f7fe fba8 	bl	8002ae8 <send_answer_to_CDC>
		return;
 8004398:	e041      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			send_answer_to_CDC(ERROR_TYPE_1);
 800439a:	2000      	movs	r0, #0
 800439c:	f7fe fba4 	bl	8002ae8 <send_answer_to_CDC>
			return;
 80043a0:	e03d      	b.n	800441e <Parsing_USB_command+0x8b2>




	// ==== SWEEP_DIRECTION command ====
	if(!(strcmp(decoded_string_1,"SWEEP_DIRECTION")))
 80043a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043a6:	492a      	ldr	r1, [pc, #168]	; (8004450 <Parsing_USB_command+0x8e4>)
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fb fee9 	bl	8000180 <strcmp>
 80043ae:	4603      	mov	r3, r0
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d130      	bne.n	8004416 <Parsing_USB_command+0x8aa>
	{
		if(!(strcmp(decoded_string_2,"UP"))){
 80043b4:	1d3b      	adds	r3, r7, #4
 80043b6:	4927      	ldr	r1, [pc, #156]	; (8004454 <Parsing_USB_command+0x8e8>)
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7fb fee1 	bl	8000180 <strcmp>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d106      	bne.n	80043d2 <Parsing_USB_command+0x866>
			DAC_code_direction=DIRECTION_UP_STATE;
 80043c4:	4b24      	ldr	r3, [pc, #144]	; (8004458 <Parsing_USB_command+0x8ec>)
 80043c6:	2201      	movs	r2, #1
 80043c8:	701a      	strb	r2, [r3, #0]
			send_answer_to_CDC(OK_TYPE_2);
 80043ca:	2003      	movs	r0, #3
 80043cc:	f7fe fb8c 	bl	8002ae8 <send_answer_to_CDC>
			return;
 80043d0:	e025      	b.n	800441e <Parsing_USB_command+0x8b2>
		}
		else
		{
			if(!(strcmp(decoded_string_2,"DOWN"))){
 80043d2:	1d3b      	adds	r3, r7, #4
 80043d4:	4921      	ldr	r1, [pc, #132]	; (800445c <Parsing_USB_command+0x8f0>)
 80043d6:	4618      	mov	r0, r3
 80043d8:	f7fb fed2 	bl	8000180 <strcmp>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d106      	bne.n	80043f0 <Parsing_USB_command+0x884>
				DAC_code_direction=DIRECTION_DOWN_STATE;
 80043e2:	4b1d      	ldr	r3, [pc, #116]	; (8004458 <Parsing_USB_command+0x8ec>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	701a      	strb	r2, [r3, #0]
				send_answer_to_CDC(OK_TYPE_2);
 80043e8:	2003      	movs	r0, #3
 80043ea:	f7fe fb7d 	bl	8002ae8 <send_answer_to_CDC>
				return;
 80043ee:	e016      	b.n	800441e <Parsing_USB_command+0x8b2>
			}
			else
			{
				if(!(strcmp(decoded_string_2,"BOTH"))){
 80043f0:	1d3b      	adds	r3, r7, #4
 80043f2:	491b      	ldr	r1, [pc, #108]	; (8004460 <Parsing_USB_command+0x8f4>)
 80043f4:	4618      	mov	r0, r3
 80043f6:	f7fb fec3 	bl	8000180 <strcmp>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d106      	bne.n	800440e <Parsing_USB_command+0x8a2>
					DAC_code_direction=DIRECTION_BOTH_STATE;
 8004400:	4b15      	ldr	r3, [pc, #84]	; (8004458 <Parsing_USB_command+0x8ec>)
 8004402:	2202      	movs	r2, #2
 8004404:	701a      	strb	r2, [r3, #0]
					send_answer_to_CDC(OK_TYPE_2);
 8004406:	2003      	movs	r0, #3
 8004408:	f7fe fb6e 	bl	8002ae8 <send_answer_to_CDC>
					return;
 800440c:	e007      	b.n	800441e <Parsing_USB_command+0x8b2>
				}
				else
				{
					send_answer_to_CDC(ERROR_TYPE_1);
 800440e:	2000      	movs	r0, #0
 8004410:	f7fe fb6a 	bl	8002ae8 <send_answer_to_CDC>
					return;
 8004414:	e003      	b.n	800441e <Parsing_USB_command+0x8b2>
				}
			}
		}
	}

	send_answer_to_CDC(ERROR_TYPE_1);
 8004416:	2000      	movs	r0, #0
 8004418:	f7fe fb66 	bl	8002ae8 <send_answer_to_CDC>
	return;
 800441c:	bf00      	nop
}
 800441e:	3754      	adds	r7, #84	; 0x54
 8004420:	46bd      	mov	sp, r7
 8004422:	bd90      	pop	{r4, r7, pc}
 8004424:	20000c90 	.word	0x20000c90
 8004428:	20000d20 	.word	0x20000d20
 800442c:	08013960 	.word	0x08013960
 8004430:	20000d04 	.word	0x20000d04
 8004434:	08013974 	.word	0x08013974
 8004438:	20000d02 	.word	0x20000d02
 800443c:	08013984 	.word	0x08013984
 8004440:	20000d1c 	.word	0x20000d1c
 8004444:	080139a0 	.word	0x080139a0
 8004448:	20000c3c 	.word	0x20000c3c
 800444c:	080139b4 	.word	0x080139b4
 8004450:	080139cc 	.word	0x080139cc
 8004454:	080139dc 	.word	0x080139dc
 8004458:	20000d24 	.word	0x20000d24
 800445c:	0801379c 	.word	0x0801379c
 8004460:	080139e0 	.word	0x080139e0

08004464 <Write_to_circ_buffer>:

void Write_to_circ_buffer(uint8_t Buf)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
 800446a:	4603      	mov	r3, r0
 800446c:	71fb      	strb	r3, [r7, #7]
	if(CIRC_GBUF_PUSH(USB_rx_command_buffer, &Buf))	CIRC_GBUF_FLUSH(USB_rx_command_buffer); // If out of space, something wrong, clean all !!!
 800446e:	1dfb      	adds	r3, r7, #7
 8004470:	4618      	mov	r0, r3
 8004472:	f7ff f937 	bl	80036e4 <USB_rx_command_buffer_push_refd>
 8004476:	4603      	mov	r3, r0
 8004478:	2b00      	cmp	r3, #0
 800447a:	d005      	beq.n	8004488 <Write_to_circ_buffer+0x24>
 800447c:	4b04      	ldr	r3, [pc, #16]	; (8004490 <Write_to_circ_buffer+0x2c>)
 800447e:	2200      	movs	r2, #0
 8004480:	809a      	strh	r2, [r3, #4]
 8004482:	4b03      	ldr	r3, [pc, #12]	; (8004490 <Write_to_circ_buffer+0x2c>)
 8004484:	2200      	movs	r2, #0
 8004486:	80da      	strh	r2, [r3, #6]
}
 8004488:	bf00      	nop
 800448a:	3708      	adds	r7, #8
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	200007a0 	.word	0x200007a0

08004494 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004494:	b480      	push	{r7}
 8004496:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004498:	b672      	cpsid	i
}
 800449a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800449c:	e7fe      	b.n	800449c <Error_Handler+0x8>
	...

080044a0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80044a4:	4b16      	ldr	r3, [pc, #88]	; (8004500 <MX_SPI1_Init+0x60>)
 80044a6:	4a17      	ldr	r2, [pc, #92]	; (8004504 <MX_SPI1_Init+0x64>)
 80044a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80044aa:	4b15      	ldr	r3, [pc, #84]	; (8004500 <MX_SPI1_Init+0x60>)
 80044ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80044b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80044b2:	4b13      	ldr	r3, [pc, #76]	; (8004500 <MX_SPI1_Init+0x60>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80044b8:	4b11      	ldr	r3, [pc, #68]	; (8004500 <MX_SPI1_Init+0x60>)
 80044ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044be:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044c0:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <MX_SPI1_Init+0x60>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80044c6:	4b0e      	ldr	r3, [pc, #56]	; (8004500 <MX_SPI1_Init+0x60>)
 80044c8:	2201      	movs	r2, #1
 80044ca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80044cc:	4b0c      	ldr	r3, [pc, #48]	; (8004500 <MX_SPI1_Init+0x60>)
 80044ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044d2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80044d4:	4b0a      	ldr	r3, [pc, #40]	; (8004500 <MX_SPI1_Init+0x60>)
 80044d6:	2218      	movs	r2, #24
 80044d8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80044da:	4b09      	ldr	r3, [pc, #36]	; (8004500 <MX_SPI1_Init+0x60>)
 80044dc:	2200      	movs	r2, #0
 80044de:	621a      	str	r2, [r3, #32]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044e0:	4b07      	ldr	r3, [pc, #28]	; (8004500 <MX_SPI1_Init+0x60>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <MX_SPI1_Init+0x60>)
 80044e8:	220a      	movs	r2, #10
 80044ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80044ec:	4804      	ldr	r0, [pc, #16]	; (8004500 <MX_SPI1_Init+0x60>)
 80044ee:	f004 fd15 	bl	8008f1c <HAL_SPI_Init>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d001      	beq.n	80044fc <MX_SPI1_Init+0x5c>
  {
    Error_Handler();
 80044f8:	f7ff ffcc 	bl	8004494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80044fc:	bf00      	nop
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	20000d2c 	.word	0x20000d2c
 8004504:	40013000 	.word	0x40013000

08004508 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800450c:	4b16      	ldr	r3, [pc, #88]	; (8004568 <MX_SPI2_Init+0x60>)
 800450e:	4a17      	ldr	r2, [pc, #92]	; (800456c <MX_SPI2_Init+0x64>)
 8004510:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004512:	4b15      	ldr	r3, [pc, #84]	; (8004568 <MX_SPI2_Init+0x60>)
 8004514:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004518:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800451a:	4b13      	ldr	r3, [pc, #76]	; (8004568 <MX_SPI2_Init+0x60>)
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8004520:	4b11      	ldr	r3, [pc, #68]	; (8004568 <MX_SPI2_Init+0x60>)
 8004522:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004526:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004528:	4b0f      	ldr	r3, [pc, #60]	; (8004568 <MX_SPI2_Init+0x60>)
 800452a:	2200      	movs	r2, #0
 800452c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800452e:	4b0e      	ldr	r3, [pc, #56]	; (8004568 <MX_SPI2_Init+0x60>)
 8004530:	2201      	movs	r2, #1
 8004532:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004534:	4b0c      	ldr	r3, [pc, #48]	; (8004568 <MX_SPI2_Init+0x60>)
 8004536:	f44f 7200 	mov.w	r2, #512	; 0x200
 800453a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800453c:	4b0a      	ldr	r3, [pc, #40]	; (8004568 <MX_SPI2_Init+0x60>)
 800453e:	2218      	movs	r2, #24
 8004540:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004542:	4b09      	ldr	r3, [pc, #36]	; (8004568 <MX_SPI2_Init+0x60>)
 8004544:	2200      	movs	r2, #0
 8004546:	621a      	str	r2, [r3, #32]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004548:	4b07      	ldr	r3, [pc, #28]	; (8004568 <MX_SPI2_Init+0x60>)
 800454a:	2200      	movs	r2, #0
 800454c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800454e:	4b06      	ldr	r3, [pc, #24]	; (8004568 <MX_SPI2_Init+0x60>)
 8004550:	220a      	movs	r2, #10
 8004552:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004554:	4804      	ldr	r0, [pc, #16]	; (8004568 <MX_SPI2_Init+0x60>)
 8004556:	f004 fce1 	bl	8008f1c <HAL_SPI_Init>
 800455a:	4603      	mov	r3, r0
 800455c:	2b00      	cmp	r3, #0
 800455e:	d001      	beq.n	8004564 <MX_SPI2_Init+0x5c>
  {
    Error_Handler();
 8004560:	f7ff ff98 	bl	8004494 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8004564:	bf00      	nop
 8004566:	bd80      	pop	{r7, pc}
 8004568:	20000d84 	.word	0x20000d84
 800456c:	40003800 	.word	0x40003800

08004570 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b08c      	sub	sp, #48	; 0x30
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004578:	f107 031c 	add.w	r3, r7, #28
 800457c:	2200      	movs	r2, #0
 800457e:	601a      	str	r2, [r3, #0]
 8004580:	605a      	str	r2, [r3, #4]
 8004582:	609a      	str	r2, [r3, #8]
 8004584:	60da      	str	r2, [r3, #12]
 8004586:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a32      	ldr	r2, [pc, #200]	; (8004658 <HAL_SPI_MspInit+0xe8>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d130      	bne.n	80045f4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004592:	4b32      	ldr	r3, [pc, #200]	; (800465c <HAL_SPI_MspInit+0xec>)
 8004594:	6a1b      	ldr	r3, [r3, #32]
 8004596:	4a31      	ldr	r2, [pc, #196]	; (800465c <HAL_SPI_MspInit+0xec>)
 8004598:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800459c:	6213      	str	r3, [r2, #32]
 800459e:	4b2f      	ldr	r3, [pc, #188]	; (800465c <HAL_SPI_MspInit+0xec>)
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045a6:	61bb      	str	r3, [r7, #24]
 80045a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045aa:	4b2c      	ldr	r3, [pc, #176]	; (800465c <HAL_SPI_MspInit+0xec>)
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	4a2b      	ldr	r2, [pc, #172]	; (800465c <HAL_SPI_MspInit+0xec>)
 80045b0:	f043 0301 	orr.w	r3, r3, #1
 80045b4:	61d3      	str	r3, [r2, #28]
 80045b6:	4b29      	ldr	r3, [pc, #164]	; (800465c <HAL_SPI_MspInit+0xec>)
 80045b8:	69db      	ldr	r3, [r3, #28]
 80045ba:	f003 0301 	and.w	r3, r3, #1
 80045be:	617b      	str	r3, [r7, #20]
 80045c0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80045c2:	23e0      	movs	r3, #224	; 0xe0
 80045c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045c6:	2302      	movs	r3, #2
 80045c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ca:	2300      	movs	r3, #0
 80045cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045ce:	2303      	movs	r3, #3
 80045d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80045d2:	2305      	movs	r3, #5
 80045d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045d6:	f107 031c 	add.w	r3, r7, #28
 80045da:	4619      	mov	r1, r3
 80045dc:	4820      	ldr	r0, [pc, #128]	; (8004660 <HAL_SPI_MspInit+0xf0>)
 80045de:	f001 f933 	bl	8005848 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 80045e2:	2200      	movs	r2, #0
 80045e4:	2101      	movs	r1, #1
 80045e6:	2023      	movs	r0, #35	; 0x23
 80045e8:	f000 fd59 	bl	800509e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80045ec:	2023      	movs	r0, #35	; 0x23
 80045ee:	f000 fd72 	bl	80050d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80045f2:	e02d      	b.n	8004650 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a1a      	ldr	r2, [pc, #104]	; (8004664 <HAL_SPI_MspInit+0xf4>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d128      	bne.n	8004650 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80045fe:	4b17      	ldr	r3, [pc, #92]	; (800465c <HAL_SPI_MspInit+0xec>)
 8004600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004602:	4a16      	ldr	r2, [pc, #88]	; (800465c <HAL_SPI_MspInit+0xec>)
 8004604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004608:	6253      	str	r3, [r2, #36]	; 0x24
 800460a:	4b14      	ldr	r3, [pc, #80]	; (800465c <HAL_SPI_MspInit+0xec>)
 800460c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800460e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004616:	4b11      	ldr	r3, [pc, #68]	; (800465c <HAL_SPI_MspInit+0xec>)
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	4a10      	ldr	r2, [pc, #64]	; (800465c <HAL_SPI_MspInit+0xec>)
 800461c:	f043 0302 	orr.w	r3, r3, #2
 8004620:	61d3      	str	r3, [r2, #28]
 8004622:	4b0e      	ldr	r3, [pc, #56]	; (800465c <HAL_SPI_MspInit+0xec>)
 8004624:	69db      	ldr	r3, [r3, #28]
 8004626:	f003 0302 	and.w	r3, r3, #2
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800462e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004634:	2302      	movs	r3, #2
 8004636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004638:	2300      	movs	r3, #0
 800463a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800463c:	2303      	movs	r3, #3
 800463e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004640:	2305      	movs	r3, #5
 8004642:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004644:	f107 031c 	add.w	r3, r7, #28
 8004648:	4619      	mov	r1, r3
 800464a:	4807      	ldr	r0, [pc, #28]	; (8004668 <HAL_SPI_MspInit+0xf8>)
 800464c:	f001 f8fc 	bl	8005848 <HAL_GPIO_Init>
}
 8004650:	bf00      	nop
 8004652:	3730      	adds	r7, #48	; 0x30
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}
 8004658:	40013000 	.word	0x40013000
 800465c:	40023800 	.word	0x40023800
 8004660:	40020000 	.word	0x40020000
 8004664:	40003800 	.word	0x40003800
 8004668:	40020400 	.word	0x40020400

0800466c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b084      	sub	sp, #16
 8004670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8004672:	4b26      	ldr	r3, [pc, #152]	; (800470c <HAL_MspInit+0xa0>)
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	4a25      	ldr	r2, [pc, #148]	; (800470c <HAL_MspInit+0xa0>)
 8004678:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800467c:	6253      	str	r3, [r2, #36]	; 0x24
 800467e:	4b23      	ldr	r3, [pc, #140]	; (800470c <HAL_MspInit+0xa0>)
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004686:	60fb      	str	r3, [r7, #12]
 8004688:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468a:	4b20      	ldr	r3, [pc, #128]	; (800470c <HAL_MspInit+0xa0>)
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	4a1f      	ldr	r2, [pc, #124]	; (800470c <HAL_MspInit+0xa0>)
 8004690:	f043 0301 	orr.w	r3, r3, #1
 8004694:	6213      	str	r3, [r2, #32]
 8004696:	4b1d      	ldr	r3, [pc, #116]	; (800470c <HAL_MspInit+0xa0>)
 8004698:	6a1b      	ldr	r3, [r3, #32]
 800469a:	f003 0301 	and.w	r3, r3, #1
 800469e:	60bb      	str	r3, [r7, #8]
 80046a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80046a2:	4b1a      	ldr	r3, [pc, #104]	; (800470c <HAL_MspInit+0xa0>)
 80046a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a6:	4a19      	ldr	r2, [pc, #100]	; (800470c <HAL_MspInit+0xa0>)
 80046a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ac:	6253      	str	r3, [r2, #36]	; 0x24
 80046ae:	4b17      	ldr	r3, [pc, #92]	; (800470c <HAL_MspInit+0xa0>)
 80046b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046b6:	607b      	str	r3, [r7, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 80046ba:	2200      	movs	r2, #0
 80046bc:	2101      	movs	r1, #1
 80046be:	f06f 000b 	mvn.w	r0, #11
 80046c2:	f000 fcec 	bl	800509e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 80046c6:	2200      	movs	r2, #0
 80046c8:	2101      	movs	r1, #1
 80046ca:	f06f 000a 	mvn.w	r0, #10
 80046ce:	f000 fce6 	bl	800509e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 80046d2:	2200      	movs	r2, #0
 80046d4:	2101      	movs	r1, #1
 80046d6:	f06f 0009 	mvn.w	r0, #9
 80046da:	f000 fce0 	bl	800509e <HAL_NVIC_SetPriority>
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 1, 0);
 80046de:	2200      	movs	r2, #0
 80046e0:	2101      	movs	r1, #1
 80046e2:	f06f 0004 	mvn.w	r0, #4
 80046e6:	f000 fcda 	bl	800509e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 80046ea:	2200      	movs	r2, #0
 80046ec:	2101      	movs	r1, #1
 80046ee:	f06f 0003 	mvn.w	r0, #3
 80046f2:	f000 fcd4 	bl	800509e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 80046f6:	2200      	movs	r2, #0
 80046f8:	2101      	movs	r1, #1
 80046fa:	f06f 0001 	mvn.w	r0, #1
 80046fe:	f000 fcce 	bl	800509e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004702:	bf00      	nop
 8004704:	3710      	adds	r7, #16
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	40023800 	.word	0x40023800

08004710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004710:	b480      	push	{r7}
 8004712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004714:	e7fe      	b.n	8004714 <NMI_Handler+0x4>

08004716 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004716:	b480      	push	{r7}
 8004718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800471a:	e7fe      	b.n	800471a <HardFault_Handler+0x4>

0800471c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004720:	e7fe      	b.n	8004720 <MemManage_Handler+0x4>

08004722 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004722:	b480      	push	{r7}
 8004724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004726:	e7fe      	b.n	8004726 <BusFault_Handler+0x4>

08004728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004728:	b480      	push	{r7}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800472c:	e7fe      	b.n	800472c <UsageFault_Handler+0x4>

0800472e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800472e:	b480      	push	{r7}
 8004730:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004732:	bf00      	nop
 8004734:	46bd      	mov	sp, r7
 8004736:	bc80      	pop	{r7}
 8004738:	4770      	bx	lr

0800473a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800473a:	b480      	push	{r7}
 800473c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800473e:	bf00      	nop
 8004740:	46bd      	mov	sp, r7
 8004742:	bc80      	pop	{r7}
 8004744:	4770      	bx	lr

08004746 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004746:	b480      	push	{r7}
 8004748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800474a:	bf00      	nop
 800474c:	46bd      	mov	sp, r7
 800474e:	bc80      	pop	{r7}
 8004750:	4770      	bx	lr

08004752 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004756:	f000 fb8d 	bl	8004e74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800475a:	bf00      	nop
 800475c:	bd80      	pop	{r7, pc}
	...

08004760 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt.
  */
void USB_LP_IRQHandler(void)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004764:	4802      	ldr	r0, [pc, #8]	; (8004770 <USB_LP_IRQHandler+0x10>)
 8004766:	f002 facf 	bl	8006d08 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 800476a:	bf00      	nop
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	200014e4 	.word	0x200014e4

08004774 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encode_Push_Pin);
 8004778:	f44f 7080 	mov.w	r0, #256	; 0x100
 800477c:	f001 fa14 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8004780:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004784:	f001 fa10 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004788:	bf00      	nop
 800478a:	bd80      	pop	{r7, pc}

0800478c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004790:	4802      	ldr	r0, [pc, #8]	; (800479c <TIM2_IRQHandler+0x10>)
 8004792:	f005 fbfd 	bl	8009f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004796:	bf00      	nop
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20000de0 	.word	0x20000de0

080047a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80047a4:	4802      	ldr	r0, [pc, #8]	; (80047b0 <TIM3_IRQHandler+0x10>)
 80047a6:	f005 fbf3 	bl	8009f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80047aa:	bf00      	nop
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	20000e20 	.word	0x20000e20

080047b4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80047b8:	4802      	ldr	r0, [pc, #8]	; (80047c4 <SPI1_IRQHandler+0x10>)
 80047ba:	f005 f81b 	bl	80097f4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80047be:	bf00      	nop
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20000d2c 	.word	0x20000d2c

080047c8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Start_button_Pin);
 80047cc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80047d0:	f001 f9ea 	bl	8005ba8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80047d4:	bf00      	nop
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80047d8:	b480      	push	{r7}
 80047da:	af00      	add	r7, sp, #0
	return 1;
 80047dc:	2301      	movs	r3, #1
}
 80047de:	4618      	mov	r0, r3
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bc80      	pop	{r7}
 80047e4:	4770      	bx	lr

080047e6 <_kill>:

int _kill(int pid, int sig)
{
 80047e6:	b580      	push	{r7, lr}
 80047e8:	b082      	sub	sp, #8
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
 80047ee:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80047f0:	f00a fd1e 	bl	800f230 <__errno>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2216      	movs	r2, #22
 80047f8:	601a      	str	r2, [r3, #0]
	return -1;
 80047fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}

08004806 <_exit>:

void _exit (int status)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b082      	sub	sp, #8
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800480e:	f04f 31ff 	mov.w	r1, #4294967295
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff ffe7 	bl	80047e6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004818:	e7fe      	b.n	8004818 <_exit+0x12>

0800481a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800481a:	b580      	push	{r7, lr}
 800481c:	b086      	sub	sp, #24
 800481e:	af00      	add	r7, sp, #0
 8004820:	60f8      	str	r0, [r7, #12]
 8004822:	60b9      	str	r1, [r7, #8]
 8004824:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004826:	2300      	movs	r3, #0
 8004828:	617b      	str	r3, [r7, #20]
 800482a:	e00a      	b.n	8004842 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800482c:	f3af 8000 	nop.w
 8004830:	4601      	mov	r1, r0
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	1c5a      	adds	r2, r3, #1
 8004836:	60ba      	str	r2, [r7, #8]
 8004838:	b2ca      	uxtb	r2, r1
 800483a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	3301      	adds	r3, #1
 8004840:	617b      	str	r3, [r7, #20]
 8004842:	697a      	ldr	r2, [r7, #20]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	429a      	cmp	r2, r3
 8004848:	dbf0      	blt.n	800482c <_read+0x12>
	}

return len;
 800484a:	687b      	ldr	r3, [r7, #4]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3718      	adds	r7, #24
 8004850:	46bd      	mov	sp, r7
 8004852:	bd80      	pop	{r7, pc}

08004854 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	60f8      	str	r0, [r7, #12]
 800485c:	60b9      	str	r1, [r7, #8]
 800485e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004860:	2300      	movs	r3, #0
 8004862:	617b      	str	r3, [r7, #20]
 8004864:	e009      	b.n	800487a <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	60ba      	str	r2, [r7, #8]
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	4618      	mov	r0, r3
 8004870:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	3301      	adds	r3, #1
 8004878:	617b      	str	r3, [r7, #20]
 800487a:	697a      	ldr	r2, [r7, #20]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	429a      	cmp	r2, r3
 8004880:	dbf1      	blt.n	8004866 <_write+0x12>
	}
	return len;
 8004882:	687b      	ldr	r3, [r7, #4]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3718      	adds	r7, #24
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <_close>:

int _close(int file)
{
 800488c:	b480      	push	{r7}
 800488e:	b083      	sub	sp, #12
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
	return -1;
 8004894:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004898:	4618      	mov	r0, r3
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	bc80      	pop	{r7}
 80048a0:	4770      	bx	lr

080048a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80048a2:	b480      	push	{r7}
 80048a4:	b083      	sub	sp, #12
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	6078      	str	r0, [r7, #4]
 80048aa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80048b2:	605a      	str	r2, [r3, #4]
	return 0;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bc80      	pop	{r7}
 80048be:	4770      	bx	lr

080048c0 <_isatty>:

int _isatty(int file)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
	return 1;
 80048c8:	2301      	movs	r3, #1
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	370c      	adds	r7, #12
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bc80      	pop	{r7}
 80048d2:	4770      	bx	lr

080048d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
	return 0;
 80048e0:	2300      	movs	r3, #0
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3714      	adds	r7, #20
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr

080048ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b086      	sub	sp, #24
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80048f4:	4a14      	ldr	r2, [pc, #80]	; (8004948 <_sbrk+0x5c>)
 80048f6:	4b15      	ldr	r3, [pc, #84]	; (800494c <_sbrk+0x60>)
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004900:	4b13      	ldr	r3, [pc, #76]	; (8004950 <_sbrk+0x64>)
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d102      	bne.n	800490e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004908:	4b11      	ldr	r3, [pc, #68]	; (8004950 <_sbrk+0x64>)
 800490a:	4a12      	ldr	r2, [pc, #72]	; (8004954 <_sbrk+0x68>)
 800490c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800490e:	4b10      	ldr	r3, [pc, #64]	; (8004950 <_sbrk+0x64>)
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	4413      	add	r3, r2
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	429a      	cmp	r2, r3
 800491a:	d207      	bcs.n	800492c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800491c:	f00a fc88 	bl	800f230 <__errno>
 8004920:	4603      	mov	r3, r0
 8004922:	220c      	movs	r2, #12
 8004924:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004926:	f04f 33ff 	mov.w	r3, #4294967295
 800492a:	e009      	b.n	8004940 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800492c:	4b08      	ldr	r3, [pc, #32]	; (8004950 <_sbrk+0x64>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004932:	4b07      	ldr	r3, [pc, #28]	; (8004950 <_sbrk+0x64>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4413      	add	r3, r2
 800493a:	4a05      	ldr	r2, [pc, #20]	; (8004950 <_sbrk+0x64>)
 800493c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800493e:	68fb      	ldr	r3, [r7, #12]
}
 8004940:	4618      	mov	r0, r3
 8004942:	3718      	adds	r7, #24
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}
 8004948:	20004000 	.word	0x20004000
 800494c:	00000c00 	.word	0x00000c00
 8004950:	20000ddc 	.word	0x20000ddc
 8004954:	20001a00 	.word	0x20001a00

08004958 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800495c:	bf00      	nop
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800496a:	f107 0308 	add.w	r3, r7, #8
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	605a      	str	r2, [r3, #4]
 8004974:	609a      	str	r2, [r3, #8]
 8004976:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004978:	463b      	mov	r3, r7
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]
 800497e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004980:	4b1d      	ldr	r3, [pc, #116]	; (80049f8 <MX_TIM2_Init+0x94>)
 8004982:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004986:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000 -1;
 8004988:	4b1b      	ldr	r3, [pc, #108]	; (80049f8 <MX_TIM2_Init+0x94>)
 800498a:	f647 42ff 	movw	r2, #31999	; 0x7cff
 800498e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004990:	4b19      	ldr	r3, [pc, #100]	; (80049f8 <MX_TIM2_Init+0x94>)
 8004992:	2200      	movs	r2, #0
 8004994:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50 - 1;
 8004996:	4b18      	ldr	r3, [pc, #96]	; (80049f8 <MX_TIM2_Init+0x94>)
 8004998:	2231      	movs	r2, #49	; 0x31
 800499a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800499c:	4b16      	ldr	r3, [pc, #88]	; (80049f8 <MX_TIM2_Init+0x94>)
 800499e:	2200      	movs	r2, #0
 80049a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049a2:	4b15      	ldr	r3, [pc, #84]	; (80049f8 <MX_TIM2_Init+0x94>)
 80049a4:	2200      	movs	r2, #0
 80049a6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80049a8:	4813      	ldr	r0, [pc, #76]	; (80049f8 <MX_TIM2_Init+0x94>)
 80049aa:	f005 f957 	bl	8009c5c <HAL_TIM_Base_Init>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80049b4:	f7ff fd6e 	bl	8004494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80049b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80049bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80049be:	f107 0308 	add.w	r3, r7, #8
 80049c2:	4619      	mov	r1, r3
 80049c4:	480c      	ldr	r0, [pc, #48]	; (80049f8 <MX_TIM2_Init+0x94>)
 80049c6:	f005 fbbf 	bl	800a148 <HAL_TIM_ConfigClockSource>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80049d0:	f7ff fd60 	bl	8004494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80049d4:	2300      	movs	r3, #0
 80049d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049d8:	2300      	movs	r3, #0
 80049da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80049dc:	463b      	mov	r3, r7
 80049de:	4619      	mov	r1, r3
 80049e0:	4805      	ldr	r0, [pc, #20]	; (80049f8 <MX_TIM2_Init+0x94>)
 80049e2:	f005 fdb5 	bl	800a550 <HAL_TIMEx_MasterConfigSynchronization>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d001      	beq.n	80049f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80049ec:	f7ff fd52 	bl	8004494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80049f0:	bf00      	nop
 80049f2:	3718      	adds	r7, #24
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	20000de0 	.word	0x20000de0

080049fc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a02:	f107 0308 	add.w	r3, r7, #8
 8004a06:	2200      	movs	r2, #0
 8004a08:	601a      	str	r2, [r3, #0]
 8004a0a:	605a      	str	r2, [r3, #4]
 8004a0c:	609a      	str	r2, [r3, #8]
 8004a0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a10:	463b      	mov	r3, r7
 8004a12:	2200      	movs	r2, #0
 8004a14:	601a      	str	r2, [r3, #0]
 8004a16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004a18:	4b1d      	ldr	r3, [pc, #116]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a1a:	4a1e      	ldr	r2, [pc, #120]	; (8004a94 <MX_TIM3_Init+0x98>)
 8004a1c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32000 -1;
 8004a1e:	4b1c      	ldr	r3, [pc, #112]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a20:	f647 42ff 	movw	r2, #31999	; 0x7cff
 8004a24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a26:	4b1a      	ldr	r3, [pc, #104]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a28:	2200      	movs	r2, #0
 8004a2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 500 -1;
 8004a2c:	4b18      	ldr	r3, [pc, #96]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a2e:	f240 12f3 	movw	r2, #499	; 0x1f3
 8004a32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a34:	4b16      	ldr	r3, [pc, #88]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a36:	2200      	movs	r2, #0
 8004a38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a3a:	4b15      	ldr	r3, [pc, #84]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004a40:	4813      	ldr	r0, [pc, #76]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a42:	f005 f90b 	bl	8009c5c <HAL_TIM_Base_Init>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004a4c:	f7ff fd22 	bl	8004494 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004a56:	f107 0308 	add.w	r3, r7, #8
 8004a5a:	4619      	mov	r1, r3
 8004a5c:	480c      	ldr	r0, [pc, #48]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a5e:	f005 fb73 	bl	800a148 <HAL_TIM_ConfigClockSource>
 8004a62:	4603      	mov	r3, r0
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d001      	beq.n	8004a6c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004a68:	f7ff fd14 	bl	8004494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a70:	2300      	movs	r3, #0
 8004a72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004a74:	463b      	mov	r3, r7
 8004a76:	4619      	mov	r1, r3
 8004a78:	4805      	ldr	r0, [pc, #20]	; (8004a90 <MX_TIM3_Init+0x94>)
 8004a7a:	f005 fd69 	bl	800a550 <HAL_TIMEx_MasterConfigSynchronization>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d001      	beq.n	8004a88 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004a84:	f7ff fd06 	bl	8004494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004a88:	bf00      	nop
 8004a8a:	3718      	adds	r7, #24
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}
 8004a90:	20000e20 	.word	0x20000e20
 8004a94:	40000400 	.word	0x40000400

08004a98 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b08c      	sub	sp, #48	; 0x30
 8004a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004a9e:	f107 030c 	add.w	r3, r7, #12
 8004aa2:	2224      	movs	r2, #36	; 0x24
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f00a fbfa 	bl	800f2a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004aac:	1d3b      	adds	r3, r7, #4
 8004aae:	2200      	movs	r2, #0
 8004ab0:	601a      	str	r2, [r3, #0]
 8004ab2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004ab4:	4b20      	ldr	r3, [pc, #128]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004ab6:	4a21      	ldr	r2, [pc, #132]	; (8004b3c <MX_TIM4_Init+0xa4>)
 8004ab8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004aba:	4b1f      	ldr	r3, [pc, #124]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ac0:	4b1d      	ldr	r3, [pc, #116]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004ac6:	4b1c      	ldr	r3, [pc, #112]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004ac8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004acc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ace:	4b1a      	ldr	r3, [pc, #104]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ad4:	4b18      	ldr	r3, [pc, #96]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	615a      	str	r2, [r3, #20]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004ada:	2301      	movs	r3, #1
 8004adc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004aea:	2300      	movs	r3, #0
 8004aec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8004aee:	2302      	movs	r3, #2
 8004af0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004af2:	2301      	movs	r3, #1
 8004af4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004af6:	2300      	movs	r3, #0
 8004af8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004afa:	2300      	movs	r3, #0
 8004afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004afe:	f107 030c 	add.w	r3, r7, #12
 8004b02:	4619      	mov	r1, r3
 8004b04:	480c      	ldr	r0, [pc, #48]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004b06:	f005 f93b 	bl	8009d80 <HAL_TIM_Encoder_Init>
 8004b0a:	4603      	mov	r3, r0
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d001      	beq.n	8004b14 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004b10:	f7ff fcc0 	bl	8004494 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b14:	2300      	movs	r3, #0
 8004b16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004b1c:	1d3b      	adds	r3, r7, #4
 8004b1e:	4619      	mov	r1, r3
 8004b20:	4805      	ldr	r0, [pc, #20]	; (8004b38 <MX_TIM4_Init+0xa0>)
 8004b22:	f005 fd15 	bl	800a550 <HAL_TIMEx_MasterConfigSynchronization>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8004b2c:	f7ff fcb2 	bl	8004494 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004b30:	bf00      	nop
 8004b32:	3730      	adds	r7, #48	; 0x30
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	20000e60 	.word	0x20000e60
 8004b3c:	40000800 	.word	0x40000800

08004b40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b50:	d114      	bne.n	8004b7c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b52:	4b19      	ldr	r3, [pc, #100]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b56:	4a18      	ldr	r2, [pc, #96]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b58:	f043 0301 	orr.w	r3, r3, #1
 8004b5c:	6253      	str	r3, [r2, #36]	; 0x24
 8004b5e:	4b16      	ldr	r3, [pc, #88]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	f003 0301 	and.w	r3, r3, #1
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	201c      	movs	r0, #28
 8004b70:	f000 fa95 	bl	800509e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004b74:	201c      	movs	r0, #28
 8004b76:	f000 faae 	bl	80050d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004b7a:	e018      	b.n	8004bae <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a0e      	ldr	r2, [pc, #56]	; (8004bbc <HAL_TIM_Base_MspInit+0x7c>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d113      	bne.n	8004bae <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b86:	4b0c      	ldr	r3, [pc, #48]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8a:	4a0b      	ldr	r2, [pc, #44]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b8c:	f043 0302 	orr.w	r3, r3, #2
 8004b90:	6253      	str	r3, [r2, #36]	; 0x24
 8004b92:	4b09      	ldr	r3, [pc, #36]	; (8004bb8 <HAL_TIM_Base_MspInit+0x78>)
 8004b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	60bb      	str	r3, [r7, #8]
 8004b9c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	201d      	movs	r0, #29
 8004ba4:	f000 fa7b 	bl	800509e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004ba8:	201d      	movs	r0, #29
 8004baa:	f000 fa94 	bl	80050d6 <HAL_NVIC_EnableIRQ>
}
 8004bae:	bf00      	nop
 8004bb0:	3710      	adds	r7, #16
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	40023800 	.word	0x40023800
 8004bbc:	40000400 	.word	0x40000400

08004bc0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08a      	sub	sp, #40	; 0x28
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bc8:	f107 0314 	add.w	r3, r7, #20
 8004bcc:	2200      	movs	r2, #0
 8004bce:	601a      	str	r2, [r3, #0]
 8004bd0:	605a      	str	r2, [r3, #4]
 8004bd2:	609a      	str	r2, [r3, #8]
 8004bd4:	60da      	str	r2, [r3, #12]
 8004bd6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a17      	ldr	r2, [pc, #92]	; (8004c3c <HAL_TIM_Encoder_MspInit+0x7c>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d127      	bne.n	8004c32 <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004be2:	4b17      	ldr	r3, [pc, #92]	; (8004c40 <HAL_TIM_Encoder_MspInit+0x80>)
 8004be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be6:	4a16      	ldr	r2, [pc, #88]	; (8004c40 <HAL_TIM_Encoder_MspInit+0x80>)
 8004be8:	f043 0304 	orr.w	r3, r3, #4
 8004bec:	6253      	str	r3, [r2, #36]	; 0x24
 8004bee:	4b14      	ldr	r3, [pc, #80]	; (8004c40 <HAL_TIM_Encoder_MspInit+0x80>)
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf2:	f003 0304 	and.w	r3, r3, #4
 8004bf6:	613b      	str	r3, [r7, #16]
 8004bf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004bfa:	4b11      	ldr	r3, [pc, #68]	; (8004c40 <HAL_TIM_Encoder_MspInit+0x80>)
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	4a10      	ldr	r2, [pc, #64]	; (8004c40 <HAL_TIM_Encoder_MspInit+0x80>)
 8004c00:	f043 0302 	orr.w	r3, r3, #2
 8004c04:	61d3      	str	r3, [r2, #28]
 8004c06:	4b0e      	ldr	r3, [pc, #56]	; (8004c40 <HAL_TIM_Encoder_MspInit+0x80>)
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	f003 0302 	and.w	r3, r3, #2
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004c12:	23c0      	movs	r3, #192	; 0xc0
 8004c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c16:	2302      	movs	r3, #2
 8004c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004c22:	2302      	movs	r3, #2
 8004c24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c26:	f107 0314 	add.w	r3, r7, #20
 8004c2a:	4619      	mov	r1, r3
 8004c2c:	4805      	ldr	r0, [pc, #20]	; (8004c44 <HAL_TIM_Encoder_MspInit+0x84>)
 8004c2e:	f000 fe0b 	bl	8005848 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004c32:	bf00      	nop
 8004c34:	3728      	adds	r7, #40	; 0x28
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	40000800 	.word	0x40000800
 8004c40:	40023800 	.word	0x40023800
 8004c44:	40020400 	.word	0x40020400

08004c48 <TMP117_get_Temperature>:
   @Description   Function gives to us ambient temperature
   @Parameter     I2C_HandleTypeDef ->  HAL_I2C Handle
   @Return value  Float
 */
uint16_t TMP117_get_Temperature             (I2C_HandleTypeDef i2c)
{
 8004c48:	b084      	sub	sp, #16
 8004c4a:	b580      	push	{r7, lr}
 8004c4c:	b084      	sub	sp, #16
 8004c4e:	af02      	add	r7, sp, #8
 8004c50:	f107 0c10 	add.w	ip, r7, #16
 8004c54:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      static uint8_t buf[3];
      int16_t tmpx=0;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	80fb      	strh	r3, [r7, #6]
      buf[0]=TMP117_TemperatureRegister;
 8004c5c:	4b18      	ldr	r3, [pc, #96]	; (8004cc0 <TMP117_get_Temperature+0x78>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	701a      	strb	r2, [r3, #0]

//      buf[0]=TMP117_ConfigurationRegister;

      HAL_I2C_Master_Transmit(&i2c,TMP117_DeviceID,buf,1,100);
 8004c62:	4b18      	ldr	r3, [pc, #96]	; (8004cc4 <TMP117_get_Temperature+0x7c>)
 8004c64:	781b      	ldrb	r3, [r3, #0]
 8004c66:	b299      	uxth	r1, r3
 8004c68:	2364      	movs	r3, #100	; 0x64
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	4a14      	ldr	r2, [pc, #80]	; (8004cc0 <TMP117_get_Temperature+0x78>)
 8004c70:	f107 0010 	add.w	r0, r7, #16
 8004c74:	f001 f8f4 	bl	8005e60 <HAL_I2C_Master_Transmit>
      HAL_Delay(1);
 8004c78:	2001      	movs	r0, #1
 8004c7a:	f000 f917 	bl	8004eac <HAL_Delay>
      HAL_I2C_Master_Receive(&i2c,TMP117_DeviceID,buf,2,1000);
 8004c7e:	4b11      	ldr	r3, [pc, #68]	; (8004cc4 <TMP117_get_Temperature+0x7c>)
 8004c80:	781b      	ldrb	r3, [r3, #0]
 8004c82:	b299      	uxth	r1, r3
 8004c84:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	2302      	movs	r3, #2
 8004c8c:	4a0c      	ldr	r2, [pc, #48]	; (8004cc0 <TMP117_get_Temperature+0x78>)
 8004c8e:	f107 0010 	add.w	r0, r7, #16
 8004c92:	f001 f9e3 	bl	800605c <HAL_I2C_Master_Receive>
      tmpx=buf[0];
 8004c96:	4b0a      	ldr	r3, [pc, #40]	; (8004cc0 <TMP117_get_Temperature+0x78>)
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	80fb      	strh	r3, [r7, #6]
      tmpx<<=8;
 8004c9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ca0:	021b      	lsls	r3, r3, #8
 8004ca2:	80fb      	strh	r3, [r7, #6]
      tmpx|=buf[1];
 8004ca4:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <TMP117_get_Temperature+0x78>)
 8004ca6:	785b      	ldrb	r3, [r3, #1]
 8004ca8:	b21a      	sxth	r2, r3
 8004caa:	88fb      	ldrh	r3, [r7, #6]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	80fb      	strh	r3, [r7, #6]

      return tmpx;
 8004cb0:	88fb      	ldrh	r3, [r7, #6]
}
 8004cb2:	4618      	mov	r0, r3
 8004cb4:	3708      	adds	r7, #8
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004cbc:	b004      	add	sp, #16
 8004cbe:	4770      	bx	lr
 8004cc0:	20000ea0 	.word	0x20000ea0
 8004cc4:	200007b8 	.word	0x200007b8

08004cc8 <TMP117_set_Configuration>:
                  uint8_t first     ->  [15:8]
                  uint8_t second    ->  [7:0]
   @Return value  void
 */
void TMP117_set_Configuration            (I2C_HandleTypeDef i2c,uint8_t first,uint8_t second)
{
 8004cc8:	b084      	sub	sp, #16
 8004cca:	b580      	push	{r7, lr}
 8004ccc:	b082      	sub	sp, #8
 8004cce:	af02      	add	r7, sp, #8
 8004cd0:	f107 0c08 	add.w	ip, r7, #8
 8004cd4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
      static uint8_t buf[3];
      buf[0]=TMP117_ConfigurationRegister;
 8004cd8:	4b0f      	ldr	r3, [pc, #60]	; (8004d18 <TMP117_set_Configuration+0x50>)
 8004cda:	2201      	movs	r2, #1
 8004cdc:	701a      	strb	r2, [r3, #0]
      buf[1]=first;
 8004cde:	4a0e      	ldr	r2, [pc, #56]	; (8004d18 <TMP117_set_Configuration+0x50>)
 8004ce0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8004ce4:	7053      	strb	r3, [r2, #1]
      buf[2]=second;
 8004ce6:	4a0c      	ldr	r2, [pc, #48]	; (8004d18 <TMP117_set_Configuration+0x50>)
 8004ce8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8004cec:	7093      	strb	r3, [r2, #2]

      HAL_I2C_Master_Transmit(&i2c,TMP117_DeviceID,buf,2,100);
 8004cee:	4b0b      	ldr	r3, [pc, #44]	; (8004d1c <TMP117_set_Configuration+0x54>)
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	b299      	uxth	r1, r3
 8004cf4:	2364      	movs	r3, #100	; 0x64
 8004cf6:	9300      	str	r3, [sp, #0]
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	4a07      	ldr	r2, [pc, #28]	; (8004d18 <TMP117_set_Configuration+0x50>)
 8004cfc:	f107 0008 	add.w	r0, r7, #8
 8004d00:	f001 f8ae 	bl	8005e60 <HAL_I2C_Master_Transmit>
      HAL_Delay(1);
 8004d04:	2001      	movs	r0, #1
 8004d06:	f000 f8d1 	bl	8004eac <HAL_Delay>
}
 8004d0a:	bf00      	nop
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d12:	b004      	add	sp, #16
 8004d14:	4770      	bx	lr
 8004d16:	bf00      	nop
 8004d18:	20000ea4 	.word	0x20000ea4
 8004d1c:	200007b8 	.word	0x200007b8

08004d20 <TMP117_Initialization>:
   @Description   Custom Parameters for Sensor
   @Parameter     I2C_HandleTypeDef ->  HAL_I2C Handle
   @Return value  void
 */
void TMP117_Initialization               (I2C_HandleTypeDef i2c)
{
 8004d20:	b084      	sub	sp, #16
 8004d22:	b580      	push	{r7, lr}
 8004d24:	b094      	sub	sp, #80	; 0x50
 8004d26:	af14      	add	r7, sp, #80	; 0x50
 8004d28:	f107 0c08 	add.w	ip, r7, #8
 8004d2c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    TMP117_set_Configuration(i2c,0x02,0x22);
 8004d30:	2322      	movs	r3, #34	; 0x22
 8004d32:	9312      	str	r3, [sp, #72]	; 0x48
 8004d34:	2302      	movs	r3, #2
 8004d36:	9311      	str	r3, [sp, #68]	; 0x44
 8004d38:	4668      	mov	r0, sp
 8004d3a:	f107 0318 	add.w	r3, r7, #24
 8004d3e:	2244      	movs	r2, #68	; 0x44
 8004d40:	4619      	mov	r1, r3
 8004d42:	f00a fa9f 	bl	800f284 <memcpy>
 8004d46:	f107 0308 	add.w	r3, r7, #8
 8004d4a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d4c:	f7ff ffbc 	bl	8004cc8 <TMP117_set_Configuration>
	HAL_Delay(2); // wait 2ms
 8004d50:	2002      	movs	r0, #2
 8004d52:	f000 f8ab 	bl	8004eac <HAL_Delay>
	TMP117_set_Configuration(i2c,0x03,0xA0);
 8004d56:	23a0      	movs	r3, #160	; 0xa0
 8004d58:	9312      	str	r3, [sp, #72]	; 0x48
 8004d5a:	2303      	movs	r3, #3
 8004d5c:	9311      	str	r3, [sp, #68]	; 0x44
 8004d5e:	4668      	mov	r0, sp
 8004d60:	f107 0318 	add.w	r3, r7, #24
 8004d64:	2244      	movs	r2, #68	; 0x44
 8004d66:	4619      	mov	r1, r3
 8004d68:	f00a fa8c 	bl	800f284 <memcpy>
 8004d6c:	f107 0308 	add.w	r3, r7, #8
 8004d70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004d72:	f7ff ffa9 	bl	8004cc8 <TMP117_set_Configuration>
	//TMP117_set_Configuration(i2c,0x02,0x20);
//      TMP117_set_Temperature_Offset(i2c,0x00,0x00); //Default Value
//      TMP117_set_LowLimit(i2c,0x12,0x80);           //Set 10 Celcius
//      TMP117_set_HighLimit(i2c,0x51,0x20);          //Set 40 Celcius
}
 8004d76:	bf00      	nop
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004d7e:	b004      	add	sp, #16
 8004d80:	4770      	bx	lr
	...

08004d84 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004d84:	480c      	ldr	r0, [pc, #48]	; (8004db8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004d86:	490d      	ldr	r1, [pc, #52]	; (8004dbc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004d88:	4a0d      	ldr	r2, [pc, #52]	; (8004dc0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004d8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004d8c:	e002      	b.n	8004d94 <LoopCopyDataInit>

08004d8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004d8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004d90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004d92:	3304      	adds	r3, #4

08004d94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004d94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004d96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004d98:	d3f9      	bcc.n	8004d8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004d9a:	4a0a      	ldr	r2, [pc, #40]	; (8004dc4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004d9c:	4c0a      	ldr	r4, [pc, #40]	; (8004dc8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004d9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004da0:	e001      	b.n	8004da6 <LoopFillZerobss>

08004da2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004da2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004da4:	3204      	adds	r2, #4

08004da6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004da6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004da8:	d3fb      	bcc.n	8004da2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004daa:	f7ff fdd5 	bl	8004958 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004dae:	f00a fa45 	bl	800f23c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004db2:	f7fe fcb7 	bl	8003724 <main>
  bx lr
 8004db6:	4770      	bx	lr
  ldr r0, =_sdata
 8004db8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004dbc:	20000b08 	.word	0x20000b08
  ldr r2, =_sidata
 8004dc0:	08013f50 	.word	0x08013f50
  ldr r2, =_sbss
 8004dc4:	20000b08 	.word	0x20000b08
  ldr r4, =_ebss
 8004dc8:	20001a00 	.word	0x20001a00

08004dcc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004dcc:	e7fe      	b.n	8004dcc <ADC1_IRQHandler>

08004dce <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004dce:	b580      	push	{r7, lr}
 8004dd0:	b082      	sub	sp, #8
 8004dd2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004dd8:	2003      	movs	r0, #3
 8004dda:	f000 f955 	bl	8005088 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004dde:	200f      	movs	r0, #15
 8004de0:	f000 f80e 	bl	8004e00 <HAL_InitTick>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d002      	beq.n	8004df0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	71fb      	strb	r3, [r7, #7]
 8004dee:	e001      	b.n	8004df4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004df0:	f7ff fc3c 	bl	800466c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004df4:	79fb      	ldrb	r3, [r7, #7]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
	...

08004e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	b084      	sub	sp, #16
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004e0c:	4b16      	ldr	r3, [pc, #88]	; (8004e68 <HAL_InitTick+0x68>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d022      	beq.n	8004e5a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004e14:	4b15      	ldr	r3, [pc, #84]	; (8004e6c <HAL_InitTick+0x6c>)
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	4b13      	ldr	r3, [pc, #76]	; (8004e68 <HAL_InitTick+0x68>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004e20:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 f962 	bl	80050f2 <HAL_SYSTICK_Config>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d10f      	bne.n	8004e54 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b0f      	cmp	r3, #15
 8004e38:	d809      	bhi.n	8004e4e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e42:	f000 f92c 	bl	800509e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004e46:	4a0a      	ldr	r2, [pc, #40]	; (8004e70 <HAL_InitTick+0x70>)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6013      	str	r3, [r2, #0]
 8004e4c:	e007      	b.n	8004e5e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	73fb      	strb	r3, [r7, #15]
 8004e52:	e004      	b.n	8004e5e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	73fb      	strb	r3, [r7, #15]
 8004e58:	e001      	b.n	8004e5e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3710      	adds	r7, #16
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	200007c0 	.word	0x200007c0
 8004e6c:	200007b4 	.word	0x200007b4
 8004e70:	200007bc 	.word	0x200007bc

08004e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e74:	b480      	push	{r7}
 8004e76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e78:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <HAL_IncTick+0x1c>)
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	4b05      	ldr	r3, [pc, #20]	; (8004e94 <HAL_IncTick+0x20>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4413      	add	r3, r2
 8004e82:	4a03      	ldr	r2, [pc, #12]	; (8004e90 <HAL_IncTick+0x1c>)
 8004e84:	6013      	str	r3, [r2, #0]
}
 8004e86:	bf00      	nop
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bc80      	pop	{r7}
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	20000ea8 	.word	0x20000ea8
 8004e94:	200007c0 	.word	0x200007c0

08004e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8004e9c:	4b02      	ldr	r3, [pc, #8]	; (8004ea8 <HAL_GetTick+0x10>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bc80      	pop	{r7}
 8004ea6:	4770      	bx	lr
 8004ea8:	20000ea8 	.word	0x20000ea8

08004eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004eb4:	f7ff fff0 	bl	8004e98 <HAL_GetTick>
 8004eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ec4:	d004      	beq.n	8004ed0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ec6:	4b09      	ldr	r3, [pc, #36]	; (8004eec <HAL_Delay+0x40>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	4413      	add	r3, r2
 8004ece:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004ed0:	bf00      	nop
 8004ed2:	f7ff ffe1 	bl	8004e98 <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	68fa      	ldr	r2, [r7, #12]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d8f7      	bhi.n	8004ed2 <HAL_Delay+0x26>
  {
  }
}
 8004ee2:	bf00      	nop
 8004ee4:	bf00      	nop
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	200007c0 	.word	0x200007c0

08004ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b085      	sub	sp, #20
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f003 0307 	and.w	r3, r3, #7
 8004efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f00:	4b0c      	ldr	r3, [pc, #48]	; (8004f34 <__NVIC_SetPriorityGrouping+0x44>)
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f06:	68ba      	ldr	r2, [r7, #8]
 8004f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f22:	4a04      	ldr	r2, [pc, #16]	; (8004f34 <__NVIC_SetPriorityGrouping+0x44>)
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	60d3      	str	r3, [r2, #12]
}
 8004f28:	bf00      	nop
 8004f2a:	3714      	adds	r7, #20
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bc80      	pop	{r7}
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	e000ed00 	.word	0xe000ed00

08004f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f3c:	4b04      	ldr	r3, [pc, #16]	; (8004f50 <__NVIC_GetPriorityGrouping+0x18>)
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	0a1b      	lsrs	r3, r3, #8
 8004f42:	f003 0307 	and.w	r3, r3, #7
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bc80      	pop	{r7}
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	e000ed00 	.word	0xe000ed00

08004f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	db0b      	blt.n	8004f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f66:	79fb      	ldrb	r3, [r7, #7]
 8004f68:	f003 021f 	and.w	r2, r3, #31
 8004f6c:	4906      	ldr	r1, [pc, #24]	; (8004f88 <__NVIC_EnableIRQ+0x34>)
 8004f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f72:	095b      	lsrs	r3, r3, #5
 8004f74:	2001      	movs	r0, #1
 8004f76:	fa00 f202 	lsl.w	r2, r0, r2
 8004f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f7e:	bf00      	nop
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bc80      	pop	{r7}
 8004f86:	4770      	bx	lr
 8004f88:	e000e100 	.word	0xe000e100

08004f8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	b083      	sub	sp, #12
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	4603      	mov	r3, r0
 8004f94:	6039      	str	r1, [r7, #0]
 8004f96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	db0a      	blt.n	8004fb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	b2da      	uxtb	r2, r3
 8004fa4:	490c      	ldr	r1, [pc, #48]	; (8004fd8 <__NVIC_SetPriority+0x4c>)
 8004fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004faa:	0112      	lsls	r2, r2, #4
 8004fac:	b2d2      	uxtb	r2, r2
 8004fae:	440b      	add	r3, r1
 8004fb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fb4:	e00a      	b.n	8004fcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	b2da      	uxtb	r2, r3
 8004fba:	4908      	ldr	r1, [pc, #32]	; (8004fdc <__NVIC_SetPriority+0x50>)
 8004fbc:	79fb      	ldrb	r3, [r7, #7]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	3b04      	subs	r3, #4
 8004fc4:	0112      	lsls	r2, r2, #4
 8004fc6:	b2d2      	uxtb	r2, r2
 8004fc8:	440b      	add	r3, r1
 8004fca:	761a      	strb	r2, [r3, #24]
}
 8004fcc:	bf00      	nop
 8004fce:	370c      	adds	r7, #12
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bc80      	pop	{r7}
 8004fd4:	4770      	bx	lr
 8004fd6:	bf00      	nop
 8004fd8:	e000e100 	.word	0xe000e100
 8004fdc:	e000ed00 	.word	0xe000ed00

08004fe0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b089      	sub	sp, #36	; 0x24
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	60b9      	str	r1, [r7, #8]
 8004fea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	f003 0307 	and.w	r3, r3, #7
 8004ff2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f1c3 0307 	rsb	r3, r3, #7
 8004ffa:	2b04      	cmp	r3, #4
 8004ffc:	bf28      	it	cs
 8004ffe:	2304      	movcs	r3, #4
 8005000:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005002:	69fb      	ldr	r3, [r7, #28]
 8005004:	3304      	adds	r3, #4
 8005006:	2b06      	cmp	r3, #6
 8005008:	d902      	bls.n	8005010 <NVIC_EncodePriority+0x30>
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	3b03      	subs	r3, #3
 800500e:	e000      	b.n	8005012 <NVIC_EncodePriority+0x32>
 8005010:	2300      	movs	r3, #0
 8005012:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005014:	f04f 32ff 	mov.w	r2, #4294967295
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	43da      	mvns	r2, r3
 8005020:	68bb      	ldr	r3, [r7, #8]
 8005022:	401a      	ands	r2, r3
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005028:	f04f 31ff 	mov.w	r1, #4294967295
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	fa01 f303 	lsl.w	r3, r1, r3
 8005032:	43d9      	mvns	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005038:	4313      	orrs	r3, r2
         );
}
 800503a:	4618      	mov	r0, r3
 800503c:	3724      	adds	r7, #36	; 0x24
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b082      	sub	sp, #8
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	3b01      	subs	r3, #1
 8005050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005054:	d301      	bcc.n	800505a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005056:	2301      	movs	r3, #1
 8005058:	e00f      	b.n	800507a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800505a:	4a0a      	ldr	r2, [pc, #40]	; (8005084 <SysTick_Config+0x40>)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	3b01      	subs	r3, #1
 8005060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005062:	210f      	movs	r1, #15
 8005064:	f04f 30ff 	mov.w	r0, #4294967295
 8005068:	f7ff ff90 	bl	8004f8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800506c:	4b05      	ldr	r3, [pc, #20]	; (8005084 <SysTick_Config+0x40>)
 800506e:	2200      	movs	r2, #0
 8005070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005072:	4b04      	ldr	r3, [pc, #16]	; (8005084 <SysTick_Config+0x40>)
 8005074:	2207      	movs	r2, #7
 8005076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005078:	2300      	movs	r3, #0
}
 800507a:	4618      	mov	r0, r3
 800507c:	3708      	adds	r7, #8
 800507e:	46bd      	mov	sp, r7
 8005080:	bd80      	pop	{r7, pc}
 8005082:	bf00      	nop
 8005084:	e000e010 	.word	0xe000e010

08005088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005090:	6878      	ldr	r0, [r7, #4]
 8005092:	f7ff ff2d 	bl	8004ef0 <__NVIC_SetPriorityGrouping>
}
 8005096:	bf00      	nop
 8005098:	3708      	adds	r7, #8
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b086      	sub	sp, #24
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	4603      	mov	r3, r0
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
 80050aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80050ac:	2300      	movs	r3, #0
 80050ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050b0:	f7ff ff42 	bl	8004f38 <__NVIC_GetPriorityGrouping>
 80050b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	68b9      	ldr	r1, [r7, #8]
 80050ba:	6978      	ldr	r0, [r7, #20]
 80050bc:	f7ff ff90 	bl	8004fe0 <NVIC_EncodePriority>
 80050c0:	4602      	mov	r2, r0
 80050c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c6:	4611      	mov	r1, r2
 80050c8:	4618      	mov	r0, r3
 80050ca:	f7ff ff5f 	bl	8004f8c <__NVIC_SetPriority>
}
 80050ce:	bf00      	nop
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b082      	sub	sp, #8
 80050da:	af00      	add	r7, sp, #0
 80050dc:	4603      	mov	r3, r0
 80050de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80050e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050e4:	4618      	mov	r0, r3
 80050e6:	f7ff ff35 	bl	8004f54 <__NVIC_EnableIRQ>
}
 80050ea:	bf00      	nop
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}

080050f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80050f2:	b580      	push	{r7, lr}
 80050f4:	b082      	sub	sp, #8
 80050f6:	af00      	add	r7, sp, #0
 80050f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f7ff ffa2 	bl	8005044 <SysTick_Config>
 8005100:	4603      	mov	r3, r0
}
 8005102:	4618      	mov	r0, r3
 8005104:	3708      	adds	r7, #8
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}

0800510a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800510a:	b580      	push	{r7, lr}
 800510c:	b084      	sub	sp, #16
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005112:	2300      	movs	r3, #0
 8005114:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b02      	cmp	r3, #2
 8005120:	d005      	beq.n	800512e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2204      	movs	r2, #4
 8005126:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	73fb      	strb	r3, [r7, #15]
 800512c:	e029      	b.n	8005182 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f022 020e 	bic.w	r2, r2, #14
 800513c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0201 	bic.w	r2, r2, #1
 800514c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005152:	f003 021c 	and.w	r2, r3, #28
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515a:	2101      	movs	r1, #1
 800515c:	fa01 f202 	lsl.w	r2, r1, r2
 8005160:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	4798      	blx	r3
    }
  }
  return status;
 8005182:	7bfb      	ldrb	r3, [r7, #15]
}
 8005184:	4618      	mov	r0, r3
 8005186:	3710      	adds	r7, #16
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}

0800518c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8005194:	f7ff fe80 	bl	8004e98 <HAL_GetTick>
 8005198:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800519a:	e010      	b.n	80051be <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051a2:	d00c      	beq.n	80051be <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d007      	beq.n	80051ba <FLASH_WaitForLastOperation+0x2e>
 80051aa:	f7ff fe75 	bl	8004e98 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	687a      	ldr	r2, [r7, #4]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d201      	bcs.n	80051be <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e02f      	b.n	800521e <FLASH_WaitForLastOperation+0x92>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80051be:	4b1a      	ldr	r3, [pc, #104]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 80051c0:	699b      	ldr	r3, [r3, #24]
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d0e8      	beq.n	800519c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80051ca:	4b17      	ldr	r3, [pc, #92]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f003 0302 	and.w	r3, r3, #2
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d102      	bne.n	80051dc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80051d6:	4b14      	ldr	r3, [pc, #80]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 80051d8:	2202      	movs	r2, #2
 80051da:	619a      	str	r2, [r3, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80051dc:	4b12      	ldr	r3, [pc, #72]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80051e8:	d014      	beq.n	8005214 <FLASH_WaitForLastOperation+0x88>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 80051ea:	4b0f      	ldr	r3, [pc, #60]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 80051ec:	699b      	ldr	r3, [r3, #24]
 80051ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80051f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80051f6:	d00d      	beq.n	8005214 <FLASH_WaitForLastOperation+0x88>
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) || 
#endif /* FLASH_SR_RDERR */
#if defined(FLASH_SR_OPTVERRUSR)
      __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERRUSR) || 
#endif /* FLASH_SR_OPTVERRUSR */
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR) || 
 80051f8:	4b0b      	ldr	r3, [pc, #44]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8005200:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005204:	d006      	beq.n	8005214 <FLASH_WaitForLastOperation+0x88>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8005206:	4b08      	ldr	r3, [pc, #32]	; (8005228 <FLASH_WaitForLastOperation+0x9c>)
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	f403 7300 	and.w	r3, r3, #512	; 0x200
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR) || 
 800520e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005212:	d103      	bne.n	800521c <FLASH_WaitForLastOperation+0x90>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005214:	f000 f80a 	bl	800522c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e000      	b.n	800521e <FLASH_WaitForLastOperation+0x92>
  }

  /* There is no error flag set */
  return HAL_OK;
 800521c:	2300      	movs	r3, #0
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40023c00 	.word	0x40023c00

0800522c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8005236:	4b26      	ldr	r3, [pc, #152]	; (80052d0 <FLASH_SetErrorCode+0xa4>)
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800523e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005242:	d109      	bne.n	8005258 <FLASH_SetErrorCode+0x2c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005244:	4b23      	ldr	r3, [pc, #140]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 8005246:	695b      	ldr	r3, [r3, #20]
 8005248:	f043 0302 	orr.w	r3, r3, #2
 800524c:	4a21      	ldr	r2, [pc, #132]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 800524e:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_WRPERR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005256:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR))
 8005258:	4b1d      	ldr	r3, [pc, #116]	; (80052d0 <FLASH_SetErrorCode+0xa4>)
 800525a:	699b      	ldr	r3, [r3, #24]
 800525c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005264:	d109      	bne.n	800527a <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005266:	4b1b      	ldr	r3, [pc, #108]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	f043 0301 	orr.w	r3, r3, #1
 800526e:	4a19      	ldr	r2, [pc, #100]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 8005270:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_PGAERR;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005278:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 800527a:	4b15      	ldr	r3, [pc, #84]	; (80052d0 <FLASH_SetErrorCode+0xa4>)
 800527c:	699b      	ldr	r3, [r3, #24]
 800527e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005282:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005286:	d109      	bne.n	800529c <FLASH_SetErrorCode+0x70>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8005288:	4b12      	ldr	r3, [pc, #72]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	f043 0304 	orr.w	r3, r3, #4
 8005290:	4a10      	ldr	r2, [pc, #64]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 8005292:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_OPTVERR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800529a:	607b      	str	r3, [r7, #4]
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTVUSR;
    flags |= FLASH_FLAG_OPTVERRUSR;
  }
#endif /* FLASH_SR_OPTVERRUSR */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_SIZERR))
 800529c:	4b0c      	ldr	r3, [pc, #48]	; (80052d0 <FLASH_SetErrorCode+0xa4>)
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052a8:	d109      	bne.n	80052be <FLASH_SetErrorCode+0x92>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_SIZE;
 80052aa:	4b0a      	ldr	r3, [pc, #40]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	f043 0308 	orr.w	r3, r3, #8
 80052b2:	4a08      	ldr	r2, [pc, #32]	; (80052d4 <FLASH_SetErrorCode+0xa8>)
 80052b4:	6153      	str	r3, [r2, #20]
    flags |= FLASH_FLAG_SIZERR;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80052bc:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 80052be:	4a04      	ldr	r2, [pc, #16]	; (80052d0 <FLASH_SetErrorCode+0xa4>)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6193      	str	r3, [r2, #24]
}
 80052c4:	bf00      	nop
 80052c6:	370c      	adds	r7, #12
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bc80      	pop	{r7}
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40023c00 	.word	0x40023c00
 80052d4:	20000eac 	.word	0x20000eac

080052d8 <HAL_FLASHEx_DATAEEPROM_Unlock>:
/**
  * @brief  Unlocks the data memory and FLASH_PECR register access.
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Unlock(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	af00      	add	r7, sp, #0
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 80052dc:	4b09      	ldr	r3, [pc, #36]	; (8005304 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f003 0301 	and.w	r3, r3, #1
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d007      	beq.n	80052f8 <HAL_FLASHEx_DATAEEPROM_Unlock+0x20>
  {
    /* Unlocking the Data memory and FLASH_PECR register access*/
    FLASH->PEKEYR = FLASH_PEKEY1;
 80052e8:	4b06      	ldr	r3, [pc, #24]	; (8005304 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 80052ea:	4a07      	ldr	r2, [pc, #28]	; (8005308 <HAL_FLASHEx_DATAEEPROM_Unlock+0x30>)
 80052ec:	60da      	str	r2, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 80052ee:	4b05      	ldr	r3, [pc, #20]	; (8005304 <HAL_FLASHEx_DATAEEPROM_Unlock+0x2c>)
 80052f0:	4a06      	ldr	r2, [pc, #24]	; (800530c <HAL_FLASHEx_DATAEEPROM_Unlock+0x34>)
 80052f2:	60da      	str	r2, [r3, #12]
  }
  else
  {
    return HAL_ERROR;
  }
  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
 80052f6:	e000      	b.n	80052fa <HAL_FLASHEx_DATAEEPROM_Unlock+0x22>
    return HAL_ERROR;
 80052f8:	2301      	movs	r3, #1
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bc80      	pop	{r7}
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	40023c00 	.word	0x40023c00
 8005308:	89abcdef 	.word	0x89abcdef
 800530c:	02030405 	.word	0x02030405

08005310 <HAL_FLASHEx_DATAEEPROM_Lock>:
/**
  * @brief  Locks the Data memory and FLASH_PECR register access.
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Lock(void)
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  SET_BIT(FLASH->PECR, FLASH_PECR_PELOCK);
 8005314:	4b05      	ldr	r3, [pc, #20]	; (800532c <HAL_FLASHEx_DATAEEPROM_Lock+0x1c>)
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	4a04      	ldr	r2, [pc, #16]	; (800532c <HAL_FLASHEx_DATAEEPROM_Lock+0x1c>)
 800531a:	f043 0301 	orr.w	r3, r3, #1
 800531e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	46bd      	mov	sp, r7
 8005326:	bc80      	pop	{r7}
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40023c00 	.word	0x40023c00

08005330 <HAL_FLASHEx_DATAEEPROM_Erase>:
  *         and Flash program erase control register access(recommended to protect
  *         the DATA_EEPROM against possible unwanted operation).
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_DATAEEPROM_Erase(uint32_t TypeErase, uint32_t Address)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800533a:	2300      	movs	r3, #0
 800533c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TYPEERASEDATA(TypeErase));
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800533e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005342:	f7ff ff23 	bl	800518c <FLASH_WaitForLastOperation>
 8005346:	4603      	mov	r3, r0
 8005348:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d11a      	bne.n	8005386 <HAL_FLASHEx_DATAEEPROM_Erase+0x56>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005350:	4b0f      	ldr	r3, [pc, #60]	; (8005390 <HAL_FLASHEx_DATAEEPROM_Erase+0x60>)
 8005352:	2200      	movs	r2, #0
 8005354:	615a      	str	r2, [r3, #20]

    if(TypeErase == FLASH_TYPEERASEDATA_WORD)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2b02      	cmp	r3, #2
 800535a:	d102      	bne.n	8005362 <HAL_FLASHEx_DATAEEPROM_Erase+0x32>
    {
      /* Write 00000000h to valid address in the data memory */
      *(__IO uint32_t *) Address = 0x00000000U;
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	2200      	movs	r2, #0
 8005360:	601a      	str	r2, [r3, #0]
    }

    if(TypeErase == FLASH_TYPEERASEDATA_HALFWORD)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2b01      	cmp	r3, #1
 8005366:	d102      	bne.n	800536e <HAL_FLASHEx_DATAEEPROM_Erase+0x3e>
    {
      /* Write 0000h to valid address in the data memory */
      *(__IO uint16_t *) Address = (uint16_t)0x0000;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	2200      	movs	r2, #0
 800536c:	801a      	strh	r2, [r3, #0]
    }

    if(TypeErase == FLASH_TYPEERASEDATA_BYTE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d102      	bne.n	800537a <HAL_FLASHEx_DATAEEPROM_Erase+0x4a>
    {
      /* Write 00h to valid address in the data memory */
      *(__IO uint8_t *) Address = (uint8_t)0x00;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	2200      	movs	r2, #0
 8005378:	701a      	strb	r2, [r3, #0]
    }

    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800537a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800537e:	f7ff ff05 	bl	800518c <FLASH_WaitForLastOperation>
 8005382:	4603      	mov	r3, r0
 8005384:	73fb      	strb	r3, [r7, #15]
  }

  /* Return the erase status */
  return status;
 8005386:	7bfb      	ldrb	r3, [r7, #15]
}
 8005388:	4618      	mov	r0, r3
 800538a:	3710      	adds	r7, #16
 800538c:	46bd      	mov	sp, r7
 800538e:	bd80      	pop	{r7, pc}
 8005390:	20000eac 	.word	0x20000eac

08005394 <HAL_FLASHEx_DATAEEPROM_Program>:
  *
  * @retval HAL_StatusTypeDef HAL Status
  */

HAL_StatusTypeDef   HAL_FLASHEx_DATAEEPROM_Program(uint32_t TypeProgram, uint32_t Address, uint32_t Data)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b086      	sub	sp, #24
 8005398:	af00      	add	r7, sp, #0
 800539a:	60f8      	str	r0, [r7, #12]
 800539c:	60b9      	str	r1, [r7, #8]
 800539e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80053a4:	4b31      	ldr	r3, [pc, #196]	; (800546c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 80053a6:	7c1b      	ldrb	r3, [r3, #16]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d101      	bne.n	80053b0 <HAL_FLASHEx_DATAEEPROM_Program+0x1c>
 80053ac:	2302      	movs	r3, #2
 80053ae:	e058      	b.n	8005462 <HAL_FLASHEx_DATAEEPROM_Program+0xce>
 80053b0:	4b2e      	ldr	r3, [pc, #184]	; (800546c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 80053b2:	2201      	movs	r2, #1
 80053b4:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_TYPEPROGRAMDATA(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80053b6:	f24c 3050 	movw	r0, #50000	; 0xc350
 80053ba:	f7ff fee7 	bl	800518c <FLASH_WaitForLastOperation>
 80053be:	4603      	mov	r3, r0
 80053c0:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 80053c2:	7dfb      	ldrb	r3, [r7, #23]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d148      	bne.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
  {
    /* Clean the error context */
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80053c8:	4b28      	ldr	r3, [pc, #160]	; (800546c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 80053ca:	2200      	movs	r2, #0
 80053cc:	615a      	str	r2, [r3, #20]

    if(TypeProgram == FLASH_TYPEPROGRAMDATA_WORD)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d106      	bne.n	80053e2 <HAL_FLASHEx_DATAEEPROM_Program+0x4e>
    {
      /* Program word (32-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramWord(Address, (uint32_t) Data);
 80053d4:	6879      	ldr	r1, [r7, #4]
 80053d6:	68b8      	ldr	r0, [r7, #8]
 80053d8:	f000 fa18 	bl	800580c <FLASH_DATAEEPROM_ProgramWord>
 80053dc:	4603      	mov	r3, r0
 80053de:	75fb      	strb	r3, [r7, #23]
 80053e0:	e03b      	b.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_HALFWORD)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d108      	bne.n	80053fa <HAL_FLASHEx_DATAEEPROM_Program+0x66>
    {
      /* Program halfword (16-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramHalfWord(Address, (uint16_t) Data);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	4619      	mov	r1, r3
 80053ee:	68b8      	ldr	r0, [r7, #8]
 80053f0:	f000 f99c 	bl	800572c <FLASH_DATAEEPROM_ProgramHalfWord>
 80053f4:	4603      	mov	r3, r0
 80053f6:	75fb      	strb	r3, [r7, #23]
 80053f8:	e02f      	b.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_BYTE)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d108      	bne.n	8005412 <HAL_FLASHEx_DATAEEPROM_Program+0x7e>
    {
      /* Program byte (8-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_ProgramByte(Address, (uint8_t) Data);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	b2db      	uxtb	r3, r3
 8005404:	4619      	mov	r1, r3
 8005406:	68b8      	ldr	r0, [r7, #8]
 8005408:	f000 f934 	bl	8005674 <FLASH_DATAEEPROM_ProgramByte>
 800540c:	4603      	mov	r3, r0
 800540e:	75fb      	strb	r3, [r7, #23]
 8005410:	e023      	b.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTBYTE)
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2b04      	cmp	r3, #4
 8005416:	d108      	bne.n	800542a <HAL_FLASHEx_DATAEEPROM_Program+0x96>
    {
      /*Program word (8-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramByte(Address, (uint8_t) Data);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	b2db      	uxtb	r3, r3
 800541c:	4619      	mov	r1, r3
 800541e:	68b8      	ldr	r0, [r7, #8]
 8005420:	f000 f826 	bl	8005470 <FLASH_DATAEEPROM_FastProgramByte>
 8005424:	4603      	mov	r3, r0
 8005426:	75fb      	strb	r3, [r7, #23]
 8005428:	e017      	b.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTHALFWORD)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b08      	cmp	r3, #8
 800542e:	d108      	bne.n	8005442 <HAL_FLASHEx_DATAEEPROM_Program+0xae>
    {
      /* Program halfword (16-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramHalfWord(Address, (uint16_t) Data);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	b29b      	uxth	r3, r3
 8005434:	4619      	mov	r1, r3
 8005436:	68b8      	ldr	r0, [r7, #8]
 8005438:	f000 f87e 	bl	8005538 <FLASH_DATAEEPROM_FastProgramHalfWord>
 800543c:	4603      	mov	r3, r0
 800543e:	75fb      	strb	r3, [r7, #23]
 8005440:	e00b      	b.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAMDATA_FASTWORD)
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b10      	cmp	r3, #16
 8005446:	d106      	bne.n	8005456 <HAL_FLASHEx_DATAEEPROM_Program+0xc2>
    {
      /* Program word (32-bit) at a specified address.*/
      status = FLASH_DATAEEPROM_FastProgramWord(Address, (uint32_t) Data);
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	68b8      	ldr	r0, [r7, #8]
 800544c:	f000 f8ec 	bl	8005628 <FLASH_DATAEEPROM_FastProgramWord>
 8005450:	4603      	mov	r3, r0
 8005452:	75fb      	strb	r3, [r7, #23]
 8005454:	e001      	b.n	800545a <HAL_FLASHEx_DATAEEPROM_Program+0xc6>
    }
    else
    {
      status = HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	75fb      	strb	r3, [r7, #23]
    }

  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800545a:	4b04      	ldr	r3, [pc, #16]	; (800546c <HAL_FLASHEx_DATAEEPROM_Program+0xd8>)
 800545c:	2200      	movs	r2, #0
 800545e:	741a      	strb	r2, [r3, #16]

  return status;
 8005460:	7dfb      	ldrb	r3, [r7, #23]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3718      	adds	r7, #24
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}
 800546a:	bf00      	nop
 800546c:	20000eac 	.word	0x20000eac

08005470 <FLASH_DATAEEPROM_FastProgramByte>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramByte(uint32_t Address, uint8_t Data)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	460b      	mov	r3, r1
 800547a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800547c:	2300      	movs	r3, #0
 800547e:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	613b      	str	r3, [r7, #16]
 8005484:	2300      	movs	r3, #0
 8005486:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005488:	f24c 3050 	movw	r0, #50000	; 0xc350
 800548c:	f7ff fe7e 	bl	800518c <FLASH_WaitForLastOperation>
 8005490:	4603      	mov	r3, r0
 8005492:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8005494:	7dfb      	ldrb	r3, [r7, #23]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d145      	bne.n	8005526 <FLASH_DATAEEPROM_FastProgramByte+0xb6>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 800549a:	4b25      	ldr	r3, [pc, #148]	; (8005530 <FLASH_DATAEEPROM_FastProgramByte+0xc0>)
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	4a24      	ldr	r2, [pc, #144]	; (8005530 <FLASH_DATAEEPROM_FastProgramByte+0xc0>)
 80054a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a4:	6053      	str	r3, [r2, #4]

#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    /* Possible only on Cat1 devices */
    if(Data != (uint8_t)0x00U)
 80054a6:	78fb      	ldrb	r3, [r7, #3]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d009      	beq.n	80054c0 <FLASH_DATAEEPROM_FastProgramByte+0x50>
    {
      /* If the previous operation is completed, proceed to write the new Data */
      *(__IO uint8_t *)Address = Data;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	78fa      	ldrb	r2, [r7, #3]
 80054b0:	701a      	strb	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80054b2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80054b6:	f7ff fe69 	bl	800518c <FLASH_WaitForLastOperation>
 80054ba:	4603      	mov	r3, r0
 80054bc:	75fb      	strb	r3, [r7, #23]
 80054be:	e032      	b.n	8005526 <FLASH_DATAEEPROM_FastProgramByte+0xb6>
    }
    else
    {
      tmpaddr = Address & 0xFFFFFFFCU;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f023 0303 	bic.w	r3, r3, #3
 80054c6:	60fb      	str	r3, [r7, #12]
      tmp = * (__IO uint32_t *) tmpaddr;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	613b      	str	r3, [r7, #16]
      tmpaddr = 0xFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	f003 0303 	and.w	r3, r3, #3
 80054d4:	00db      	lsls	r3, r3, #3
 80054d6:	22ff      	movs	r2, #255	; 0xff
 80054d8:	fa02 f303 	lsl.w	r3, r2, r3
 80054dc:	60fb      	str	r3, [r7, #12]
      tmp &= ~tmpaddr;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	43db      	mvns	r3, r3
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	4013      	ands	r3, r2
 80054e6:	613b      	str	r3, [r7, #16]
      status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f023 0303 	bic.w	r3, r3, #3
 80054ee:	4619      	mov	r1, r3
 80054f0:	2002      	movs	r0, #2
 80054f2:	f7ff ff1d 	bl	8005330 <HAL_FLASHEx_DATAEEPROM_Erase>
 80054f6:	4603      	mov	r3, r0
 80054f8:	75fb      	strb	r3, [r7, #23]
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80054fa:	4b0e      	ldr	r3, [pc, #56]	; (8005534 <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	741a      	strb	r2, [r3, #16]
      status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	f023 0303 	bic.w	r3, r3, #3
 8005506:	693a      	ldr	r2, [r7, #16]
 8005508:	4619      	mov	r1, r3
 800550a:	2010      	movs	r0, #16
 800550c:	f7ff ff42 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
 8005510:	4603      	mov	r3, r0
 8005512:	75fb      	strb	r3, [r7, #23]
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 8005514:	4b07      	ldr	r3, [pc, #28]	; (8005534 <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 8005516:	7c1b      	ldrb	r3, [r3, #16]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d101      	bne.n	8005520 <FLASH_DATAEEPROM_FastProgramByte+0xb0>
 800551c:	2302      	movs	r3, #2
 800551e:	e003      	b.n	8005528 <FLASH_DATAEEPROM_FastProgramByte+0xb8>
 8005520:	4b04      	ldr	r3, [pc, #16]	; (8005534 <FLASH_DATAEEPROM_FastProgramByte+0xc4>)
 8005522:	2201      	movs	r2, #1
 8005524:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 8005526:	7dfb      	ldrb	r3, [r7, #23]
}
 8005528:	4618      	mov	r0, r3
 800552a:	3718      	adds	r7, #24
 800552c:	46bd      	mov	sp, r7
 800552e:	bd80      	pop	{r7, pc}
 8005530:	40023c00 	.word	0x40023c00
 8005534:	20000eac 	.word	0x20000eac

08005538 <FLASH_DATAEEPROM_FastProgramHalfWord>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b086      	sub	sp, #24
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
 8005540:	460b      	mov	r3, r1
 8005542:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005544:	2300      	movs	r3, #0
 8005546:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8005548:	2300      	movs	r3, #0
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	2300      	movs	r3, #0
 800554e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005550:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005554:	f7ff fe1a 	bl	800518c <FLASH_WaitForLastOperation>
 8005558:	4603      	mov	r3, r0
 800555a:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 800555c:	7dfb      	ldrb	r3, [r7, #23]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d158      	bne.n	8005614 <FLASH_DATAEEPROM_FastProgramHalfWord+0xdc>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 8005562:	4b2f      	ldr	r3, [pc, #188]	; (8005620 <FLASH_DATAEEPROM_FastProgramHalfWord+0xe8>)
 8005564:	685b      	ldr	r3, [r3, #4]
 8005566:	4a2e      	ldr	r2, [pc, #184]	; (8005620 <FLASH_DATAEEPROM_FastProgramHalfWord+0xe8>)
 8005568:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800556c:	6053      	str	r3, [r2, #4]

#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    /* Possible only on Cat1 devices */
    if(Data != (uint16_t)0x0000U)
 800556e:	887b      	ldrh	r3, [r7, #2]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d009      	beq.n	8005588 <FLASH_DATAEEPROM_FastProgramHalfWord+0x50>
    {
      /* If the previous operation is completed, proceed to write the new data */
      *(__IO uint16_t *)Address = Data;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	887a      	ldrh	r2, [r7, #2]
 8005578:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800557a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800557e:	f7ff fe05 	bl	800518c <FLASH_WaitForLastOperation>
 8005582:	4603      	mov	r3, r0
 8005584:	75fb      	strb	r3, [r7, #23]
 8005586:	e045      	b.n	8005614 <FLASH_DATAEEPROM_FastProgramHalfWord+0xdc>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8005588:	4b26      	ldr	r3, [pc, #152]	; (8005624 <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 800558a:	2200      	movs	r2, #0
 800558c:	741a      	strb	r2, [r3, #16]
      if((Address & 0x3U) != 0x3U)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f003 0303 	and.w	r3, r3, #3
 8005594:	2b03      	cmp	r3, #3
 8005596:	d028      	beq.n	80055ea <FLASH_DATAEEPROM_FastProgramHalfWord+0xb2>
      {
        tmpaddr = Address & 0xFFFFFFFCU;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f023 0303 	bic.w	r3, r3, #3
 800559e:	60fb      	str	r3, [r7, #12]
        tmp = * (__IO uint32_t *) tmpaddr;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	613b      	str	r3, [r7, #16]
        tmpaddr = 0xFFFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	f003 0303 	and.w	r3, r3, #3
 80055ac:	00db      	lsls	r3, r3, #3
 80055ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055b2:	fa02 f303 	lsl.w	r3, r2, r3
 80055b6:	60fb      	str	r3, [r7, #12]
        tmp &= ~tmpaddr;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	43db      	mvns	r3, r3
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	4013      	ands	r3, r2
 80055c0:	613b      	str	r3, [r7, #16]
        status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f023 0303 	bic.w	r3, r3, #3
 80055c8:	4619      	mov	r1, r3
 80055ca:	2002      	movs	r0, #2
 80055cc:	f7ff feb0 	bl	8005330 <HAL_FLASHEx_DATAEEPROM_Erase>
 80055d0:	4603      	mov	r3, r0
 80055d2:	75fb      	strb	r3, [r7, #23]
        status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f023 0303 	bic.w	r3, r3, #3
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	4619      	mov	r1, r3
 80055de:	2010      	movs	r0, #16
 80055e0:	f7ff fed8 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
 80055e4:	4603      	mov	r3, r0
 80055e6:	75fb      	strb	r3, [r7, #23]
 80055e8:	e00b      	b.n	8005602 <FLASH_DATAEEPROM_FastProgramHalfWord+0xca>
      }
      else
      {
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address, 0x00U);
 80055ea:	2200      	movs	r2, #0
 80055ec:	6879      	ldr	r1, [r7, #4]
 80055ee:	2004      	movs	r0, #4
 80055f0:	f7ff fed0 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address + 1U, 0x00U);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	3301      	adds	r3, #1
 80055f8:	2200      	movs	r2, #0
 80055fa:	4619      	mov	r1, r3
 80055fc:	2004      	movs	r0, #4
 80055fe:	f7ff fec9 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
      }
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 8005602:	4b08      	ldr	r3, [pc, #32]	; (8005624 <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 8005604:	7c1b      	ldrb	r3, [r3, #16]
 8005606:	2b01      	cmp	r3, #1
 8005608:	d101      	bne.n	800560e <FLASH_DATAEEPROM_FastProgramHalfWord+0xd6>
 800560a:	2302      	movs	r3, #2
 800560c:	e003      	b.n	8005616 <FLASH_DATAEEPROM_FastProgramHalfWord+0xde>
 800560e:	4b05      	ldr	r3, [pc, #20]	; (8005624 <FLASH_DATAEEPROM_FastProgramHalfWord+0xec>)
 8005610:	2201      	movs	r2, #1
 8005612:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 8005614:	7dfb      	ldrb	r3, [r7, #23]
}
 8005616:	4618      	mov	r0, r3
 8005618:	3718      	adds	r7, #24
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	40023c00 	.word	0x40023c00
 8005624:	20000eac 	.word	0x20000eac

08005628 <FLASH_DATAEEPROM_FastProgramWord>:
  * @param  Data specifies the data to be written.
  * @note   This function assumes that the is data word is already erased.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_FastProgramWord(uint32_t Address, uint32_t Data)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005636:	f24c 3050 	movw	r0, #50000	; 0xc350
 800563a:	f7ff fda7 	bl	800518c <FLASH_WaitForLastOperation>
 800563e:	4603      	mov	r3, r0
 8005640:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8005642:	7bfb      	ldrb	r3, [r7, #15]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d10e      	bne.n	8005666 <FLASH_DATAEEPROM_FastProgramWord+0x3e>
  {
    /* Clear the FTDW bit */
    CLEAR_BIT(FLASH->PECR, FLASH_PECR_FTDW);
 8005648:	4b09      	ldr	r3, [pc, #36]	; (8005670 <FLASH_DATAEEPROM_FastProgramWord+0x48>)
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	4a08      	ldr	r2, [pc, #32]	; (8005670 <FLASH_DATAEEPROM_FastProgramWord+0x48>)
 800564e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005652:	6053      	str	r3, [r2, #4]

    /* If the previous operation is completed, proceed to program the new data */
    *(__IO uint32_t *)Address = Data;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	683a      	ldr	r2, [r7, #0]
 8005658:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800565a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800565e:	f7ff fd95 	bl	800518c <FLASH_WaitForLastOperation>
 8005662:	4603      	mov	r3, r0
 8005664:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the Write Status */
  return status;
 8005666:	7bfb      	ldrb	r3, [r7, #15]
}
 8005668:	4618      	mov	r0, r3
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	40023c00 	.word	0x40023c00

08005674 <FLASH_DATAEEPROM_ProgramByte>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramByte(uint32_t Address, uint8_t Data)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b086      	sub	sp, #24
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	460b      	mov	r3, r1
 800567e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8005680:	2300      	movs	r3, #0
 8005682:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	613b      	str	r3, [r7, #16]
 8005688:	2300      	movs	r3, #0
 800568a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800568c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005690:	f7ff fd7c 	bl	800518c <FLASH_WaitForLastOperation>
 8005694:	4603      	mov	r3, r0
 8005696:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8005698:	7dfb      	ldrb	r3, [r7, #23]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d13f      	bne.n	800571e <FLASH_DATAEEPROM_ProgramByte+0xaa>
  {
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    if(Data != (uint8_t) 0x00U)
 800569e:	78fb      	ldrb	r3, [r7, #3]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d009      	beq.n	80056b8 <FLASH_DATAEEPROM_ProgramByte+0x44>
    {
      *(__IO uint8_t *)Address = Data;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	78fa      	ldrb	r2, [r7, #3]
 80056a8:	701a      	strb	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80056aa:	f24c 3050 	movw	r0, #50000	; 0xc350
 80056ae:	f7ff fd6d 	bl	800518c <FLASH_WaitForLastOperation>
 80056b2:	4603      	mov	r3, r0
 80056b4:	75fb      	strb	r3, [r7, #23]
 80056b6:	e032      	b.n	800571e <FLASH_DATAEEPROM_ProgramByte+0xaa>

    }
    else
    {
      tmpaddr = Address & 0xFFFFFFFCU;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f023 0303 	bic.w	r3, r3, #3
 80056be:	60fb      	str	r3, [r7, #12]
      tmp = * (__IO uint32_t *) tmpaddr;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	613b      	str	r3, [r7, #16]
      tmpaddr = 0xFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f003 0303 	and.w	r3, r3, #3
 80056cc:	00db      	lsls	r3, r3, #3
 80056ce:	22ff      	movs	r2, #255	; 0xff
 80056d0:	fa02 f303 	lsl.w	r3, r2, r3
 80056d4:	60fb      	str	r3, [r7, #12]
      tmp &= ~tmpaddr;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	43db      	mvns	r3, r3
 80056da:	693a      	ldr	r2, [r7, #16]
 80056dc:	4013      	ands	r3, r2
 80056de:	613b      	str	r3, [r7, #16]
      status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f023 0303 	bic.w	r3, r3, #3
 80056e6:	4619      	mov	r1, r3
 80056e8:	2002      	movs	r0, #2
 80056ea:	f7ff fe21 	bl	8005330 <HAL_FLASHEx_DATAEEPROM_Erase>
 80056ee:	4603      	mov	r3, r0
 80056f0:	75fb      	strb	r3, [r7, #23]
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 80056f2:	4b0d      	ldr	r3, [pc, #52]	; (8005728 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 80056f4:	2200      	movs	r2, #0
 80056f6:	741a      	strb	r2, [r3, #16]
      status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	f023 0303 	bic.w	r3, r3, #3
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	4619      	mov	r1, r3
 8005702:	2010      	movs	r0, #16
 8005704:	f7ff fe46 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
 8005708:	4603      	mov	r3, r0
 800570a:	75fb      	strb	r3, [r7, #23]
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 800570c:	4b06      	ldr	r3, [pc, #24]	; (8005728 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 800570e:	7c1b      	ldrb	r3, [r3, #16]
 8005710:	2b01      	cmp	r3, #1
 8005712:	d101      	bne.n	8005718 <FLASH_DATAEEPROM_ProgramByte+0xa4>
 8005714:	2302      	movs	r3, #2
 8005716:	e003      	b.n	8005720 <FLASH_DATAEEPROM_ProgramByte+0xac>
 8005718:	4b03      	ldr	r3, [pc, #12]	; (8005728 <FLASH_DATAEEPROM_ProgramByte+0xb4>)
 800571a:	2201      	movs	r2, #1
 800571c:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 800571e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005720:	4618      	mov	r0, r3
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	20000eac 	.word	0x20000eac

0800572c <FLASH_DATAEEPROM_ProgramHalfWord>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	460b      	mov	r3, r1
 8005736:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8005738:	2300      	movs	r3, #0
 800573a:	75fb      	strb	r3, [r7, #23]
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
  uint32_t tmp = 0U, tmpaddr = 0U;
 800573c:	2300      	movs	r3, #0
 800573e:	613b      	str	r3, [r7, #16]
 8005740:	2300      	movs	r3, #0
 8005742:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005744:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005748:	f7ff fd20 	bl	800518c <FLASH_WaitForLastOperation>
 800574c:	4603      	mov	r3, r0
 800574e:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8005750:	7dfb      	ldrb	r3, [r7, #23]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d152      	bne.n	80057fc <FLASH_DATAEEPROM_ProgramHalfWord+0xd0>
  {
#if defined(STM32L100xB) || defined(STM32L151xB) || defined(STM32L152xB)
    if(Data != (uint16_t)0x0000U)
 8005756:	887b      	ldrh	r3, [r7, #2]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d009      	beq.n	8005770 <FLASH_DATAEEPROM_ProgramHalfWord+0x44>
    {
      *(__IO uint16_t *)Address = Data;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	887a      	ldrh	r2, [r7, #2]
 8005760:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005762:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005766:	f7ff fd11 	bl	800518c <FLASH_WaitForLastOperation>
 800576a:	4603      	mov	r3, r0
 800576c:	75fb      	strb	r3, [r7, #23]
 800576e:	e045      	b.n	80057fc <FLASH_DATAEEPROM_ProgramHalfWord+0xd0>
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(&pFlash);
 8005770:	4b25      	ldr	r3, [pc, #148]	; (8005808 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 8005772:	2200      	movs	r2, #0
 8005774:	741a      	strb	r2, [r3, #16]
      if((Address & 0x3U) != 0x3U)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	f003 0303 	and.w	r3, r3, #3
 800577c:	2b03      	cmp	r3, #3
 800577e:	d028      	beq.n	80057d2 <FLASH_DATAEEPROM_ProgramHalfWord+0xa6>
      {
        tmpaddr = Address & 0xFFFFFFFCU;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f023 0303 	bic.w	r3, r3, #3
 8005786:	60fb      	str	r3, [r7, #12]
        tmp = * (__IO uint32_t *) tmpaddr;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	613b      	str	r3, [r7, #16]
        tmpaddr = 0xFFFFU << ((uint32_t) (0x8U * (Address & 0x3U)));
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f003 0303 	and.w	r3, r3, #3
 8005794:	00db      	lsls	r3, r3, #3
 8005796:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800579a:	fa02 f303 	lsl.w	r3, r2, r3
 800579e:	60fb      	str	r3, [r7, #12]
        tmp &= ~tmpaddr;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	43db      	mvns	r3, r3
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	4013      	ands	r3, r2
 80057a8:	613b      	str	r3, [r7, #16]
        status = HAL_FLASHEx_DATAEEPROM_Erase(FLASH_TYPEERASEDATA_WORD, Address & 0xFFFFFFFCU);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f023 0303 	bic.w	r3, r3, #3
 80057b0:	4619      	mov	r1, r3
 80057b2:	2002      	movs	r0, #2
 80057b4:	f7ff fdbc 	bl	8005330 <HAL_FLASHEx_DATAEEPROM_Erase>
 80057b8:	4603      	mov	r3, r0
 80057ba:	75fb      	strb	r3, [r7, #23]
        status = HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTWORD, (Address & 0xFFFFFFFCU), tmp);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f023 0303 	bic.w	r3, r3, #3
 80057c2:	693a      	ldr	r2, [r7, #16]
 80057c4:	4619      	mov	r1, r3
 80057c6:	2010      	movs	r0, #16
 80057c8:	f7ff fde4 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
 80057cc:	4603      	mov	r3, r0
 80057ce:	75fb      	strb	r3, [r7, #23]
 80057d0:	e00b      	b.n	80057ea <FLASH_DATAEEPROM_ProgramHalfWord+0xbe>
      }
      else
      {
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address, 0x00U);
 80057d2:	2200      	movs	r2, #0
 80057d4:	6879      	ldr	r1, [r7, #4]
 80057d6:	2004      	movs	r0, #4
 80057d8:	f7ff fddc 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
        HAL_FLASHEx_DATAEEPROM_Program(FLASH_TYPEPROGRAMDATA_FASTBYTE, Address + 1U, 0x00U);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3301      	adds	r3, #1
 80057e0:	2200      	movs	r2, #0
 80057e2:	4619      	mov	r1, r3
 80057e4:	2004      	movs	r0, #4
 80057e6:	f7ff fdd5 	bl	8005394 <HAL_FLASHEx_DATAEEPROM_Program>
      }
      /* Process Locked */
      __HAL_LOCK(&pFlash);
 80057ea:	4b07      	ldr	r3, [pc, #28]	; (8005808 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 80057ec:	7c1b      	ldrb	r3, [r3, #16]
 80057ee:	2b01      	cmp	r3, #1
 80057f0:	d101      	bne.n	80057f6 <FLASH_DATAEEPROM_ProgramHalfWord+0xca>
 80057f2:	2302      	movs	r3, #2
 80057f4:	e003      	b.n	80057fe <FLASH_DATAEEPROM_ProgramHalfWord+0xd2>
 80057f6:	4b04      	ldr	r3, [pc, #16]	; (8005808 <FLASH_DATAEEPROM_ProgramHalfWord+0xdc>)
 80057f8:	2201      	movs	r2, #1
 80057fa:	741a      	strb	r2, [r3, #16]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
#endif /* STM32L100xB || STM32L151xB || STM32L152xB  */
  }
  /* Return the Write Status */
  return status;
 80057fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3718      	adds	r7, #24
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	20000eac 	.word	0x20000eac

0800580c <FLASH_DATAEEPROM_ProgramWord>:
  * @param  Address specifies the address to be written.
  * @param  Data specifies the data to be written.
  * @retval HAL status
  */
static HAL_StatusTypeDef FLASH_DATAEEPROM_ProgramWord(uint32_t Address, uint32_t Data)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
 8005814:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005816:	2300      	movs	r3, #0
 8005818:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_FLASH_DATA_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800581a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800581e:	f7ff fcb5 	bl	800518c <FLASH_WaitForLastOperation>
 8005822:	4603      	mov	r3, r0
 8005824:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8005826:	7bfb      	ldrb	r3, [r7, #15]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d108      	bne.n	800583e <FLASH_DATAEEPROM_ProgramWord+0x32>
  {
    *(__IO uint32_t *)Address = Data;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	683a      	ldr	r2, [r7, #0]
 8005830:	601a      	str	r2, [r3, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8005832:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005836:	f7ff fca9 	bl	800518c <FLASH_WaitForLastOperation>
 800583a:	4603      	mov	r3, r0
 800583c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the Write Status */
  return status;
 800583e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3710      	adds	r7, #16
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005852:	2300      	movs	r3, #0
 8005854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005856:	2300      	movs	r3, #0
 8005858:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800585a:	2300      	movs	r3, #0
 800585c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800585e:	e154      	b.n	8005b0a <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681a      	ldr	r2, [r3, #0]
 8005864:	2101      	movs	r1, #1
 8005866:	697b      	ldr	r3, [r7, #20]
 8005868:	fa01 f303 	lsl.w	r3, r1, r3
 800586c:	4013      	ands	r3, r2
 800586e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2b00      	cmp	r3, #0
 8005874:	f000 8146 	beq.w	8005b04 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f003 0303 	and.w	r3, r3, #3
 8005880:	2b01      	cmp	r3, #1
 8005882:	d005      	beq.n	8005890 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800588c:	2b02      	cmp	r3, #2
 800588e:	d130      	bne.n	80058f2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	005b      	lsls	r3, r3, #1
 800589a:	2203      	movs	r2, #3
 800589c:	fa02 f303 	lsl.w	r3, r2, r3
 80058a0:	43db      	mvns	r3, r3
 80058a2:	693a      	ldr	r2, [r7, #16]
 80058a4:	4013      	ands	r3, r2
 80058a6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	68da      	ldr	r2, [r3, #12]
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	fa02 f303 	lsl.w	r3, r2, r3
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 80058c6:	2201      	movs	r2, #1
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	fa02 f303 	lsl.w	r3, r2, r3
 80058ce:	43db      	mvns	r3, r3
 80058d0:	693a      	ldr	r2, [r7, #16]
 80058d2:	4013      	ands	r3, r2
 80058d4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	091b      	lsrs	r3, r3, #4
 80058dc:	f003 0201 	and.w	r2, r3, #1
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	fa02 f303 	lsl.w	r3, r2, r3
 80058e6:	693a      	ldr	r2, [r7, #16]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f003 0303 	and.w	r3, r3, #3
 80058fa:	2b03      	cmp	r3, #3
 80058fc:	d017      	beq.n	800592e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	68db      	ldr	r3, [r3, #12]
 8005902:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	2203      	movs	r2, #3
 800590a:	fa02 f303 	lsl.w	r3, r2, r3
 800590e:	43db      	mvns	r3, r3
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	4013      	ands	r3, r2
 8005914:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	689a      	ldr	r2, [r3, #8]
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	693a      	ldr	r2, [r7, #16]
 800592c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	f003 0303 	and.w	r3, r3, #3
 8005936:	2b02      	cmp	r3, #2
 8005938:	d123      	bne.n	8005982 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	08da      	lsrs	r2, r3, #3
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	3208      	adds	r2, #8
 8005942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005946:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	f003 0307 	and.w	r3, r3, #7
 800594e:	009b      	lsls	r3, r3, #2
 8005950:	220f      	movs	r2, #15
 8005952:	fa02 f303 	lsl.w	r3, r2, r3
 8005956:	43db      	mvns	r3, r3
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	4013      	ands	r3, r2
 800595c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	691a      	ldr	r2, [r3, #16]
 8005962:	697b      	ldr	r3, [r7, #20]
 8005964:	f003 0307 	and.w	r3, r3, #7
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	fa02 f303 	lsl.w	r3, r2, r3
 800596e:	693a      	ldr	r2, [r7, #16]
 8005970:	4313      	orrs	r3, r2
 8005972:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	08da      	lsrs	r2, r3, #3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	3208      	adds	r2, #8
 800597c:	6939      	ldr	r1, [r7, #16]
 800597e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	2203      	movs	r2, #3
 800598e:	fa02 f303 	lsl.w	r3, r2, r3
 8005992:	43db      	mvns	r3, r3
 8005994:	693a      	ldr	r2, [r7, #16]
 8005996:	4013      	ands	r3, r2
 8005998:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	f003 0203 	and.w	r2, r3, #3
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	005b      	lsls	r3, r3, #1
 80059a6:	fa02 f303 	lsl.w	r3, r2, r3
 80059aa:	693a      	ldr	r2, [r7, #16]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	693a      	ldr	r2, [r7, #16]
 80059b4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80059be:	2b00      	cmp	r3, #0
 80059c0:	f000 80a0 	beq.w	8005b04 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80059c4:	4b58      	ldr	r3, [pc, #352]	; (8005b28 <HAL_GPIO_Init+0x2e0>)
 80059c6:	6a1b      	ldr	r3, [r3, #32]
 80059c8:	4a57      	ldr	r2, [pc, #348]	; (8005b28 <HAL_GPIO_Init+0x2e0>)
 80059ca:	f043 0301 	orr.w	r3, r3, #1
 80059ce:	6213      	str	r3, [r2, #32]
 80059d0:	4b55      	ldr	r3, [pc, #340]	; (8005b28 <HAL_GPIO_Init+0x2e0>)
 80059d2:	6a1b      	ldr	r3, [r3, #32]
 80059d4:	f003 0301 	and.w	r3, r3, #1
 80059d8:	60bb      	str	r3, [r7, #8]
 80059da:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 80059dc:	4a53      	ldr	r2, [pc, #332]	; (8005b2c <HAL_GPIO_Init+0x2e4>)
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	089b      	lsrs	r3, r3, #2
 80059e2:	3302      	adds	r3, #2
 80059e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80059e8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 80059ea:	697b      	ldr	r3, [r7, #20]
 80059ec:	f003 0303 	and.w	r3, r3, #3
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	220f      	movs	r2, #15
 80059f4:	fa02 f303 	lsl.w	r3, r2, r3
 80059f8:	43db      	mvns	r3, r3
 80059fa:	693a      	ldr	r2, [r7, #16]
 80059fc:	4013      	ands	r3, r2
 80059fe:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a4b      	ldr	r2, [pc, #300]	; (8005b30 <HAL_GPIO_Init+0x2e8>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d019      	beq.n	8005a3c <HAL_GPIO_Init+0x1f4>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a4a      	ldr	r2, [pc, #296]	; (8005b34 <HAL_GPIO_Init+0x2ec>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d013      	beq.n	8005a38 <HAL_GPIO_Init+0x1f0>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a49      	ldr	r2, [pc, #292]	; (8005b38 <HAL_GPIO_Init+0x2f0>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d00d      	beq.n	8005a34 <HAL_GPIO_Init+0x1ec>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a48      	ldr	r2, [pc, #288]	; (8005b3c <HAL_GPIO_Init+0x2f4>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d007      	beq.n	8005a30 <HAL_GPIO_Init+0x1e8>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	4a47      	ldr	r2, [pc, #284]	; (8005b40 <HAL_GPIO_Init+0x2f8>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d101      	bne.n	8005a2c <HAL_GPIO_Init+0x1e4>
 8005a28:	2304      	movs	r3, #4
 8005a2a:	e008      	b.n	8005a3e <HAL_GPIO_Init+0x1f6>
 8005a2c:	2305      	movs	r3, #5
 8005a2e:	e006      	b.n	8005a3e <HAL_GPIO_Init+0x1f6>
 8005a30:	2303      	movs	r3, #3
 8005a32:	e004      	b.n	8005a3e <HAL_GPIO_Init+0x1f6>
 8005a34:	2302      	movs	r3, #2
 8005a36:	e002      	b.n	8005a3e <HAL_GPIO_Init+0x1f6>
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e000      	b.n	8005a3e <HAL_GPIO_Init+0x1f6>
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	697a      	ldr	r2, [r7, #20]
 8005a40:	f002 0203 	and.w	r2, r2, #3
 8005a44:	0092      	lsls	r2, r2, #2
 8005a46:	4093      	lsls	r3, r2
 8005a48:	693a      	ldr	r2, [r7, #16]
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005a4e:	4937      	ldr	r1, [pc, #220]	; (8005b2c <HAL_GPIO_Init+0x2e4>)
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	089b      	lsrs	r3, r3, #2
 8005a54:	3302      	adds	r3, #2
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a5c:	4b39      	ldr	r3, [pc, #228]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	43db      	mvns	r3, r3
 8005a66:	693a      	ldr	r2, [r7, #16]
 8005a68:	4013      	ands	r3, r2
 8005a6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a6c:	683b      	ldr	r3, [r7, #0]
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d003      	beq.n	8005a80 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8005a78:	693a      	ldr	r2, [r7, #16]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005a80:	4a30      	ldr	r2, [pc, #192]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005a82:	693b      	ldr	r3, [r7, #16]
 8005a84:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005a86:	4b2f      	ldr	r3, [pc, #188]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	43db      	mvns	r3, r3
 8005a90:	693a      	ldr	r2, [r7, #16]
 8005a92:	4013      	ands	r3, r2
 8005a94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d003      	beq.n	8005aaa <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005aaa:	4a26      	ldr	r2, [pc, #152]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005ab0:	4b24      	ldr	r3, [pc, #144]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	43db      	mvns	r3, r3
 8005aba:	693a      	ldr	r2, [r7, #16]
 8005abc:	4013      	ands	r3, r2
 8005abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d003      	beq.n	8005ad4 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8005acc:	693a      	ldr	r2, [r7, #16]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8005ad4:	4a1b      	ldr	r2, [pc, #108]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005ada:	4b1a      	ldr	r3, [pc, #104]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	43db      	mvns	r3, r3
 8005ae4:	693a      	ldr	r2, [r7, #16]
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005aea:	683b      	ldr	r3, [r7, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d003      	beq.n	8005afe <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8005af6:	693a      	ldr	r2, [r7, #16]
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005afe:	4a11      	ldr	r2, [pc, #68]	; (8005b44 <HAL_GPIO_Init+0x2fc>)
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005b04:	697b      	ldr	r3, [r7, #20]
 8005b06:	3301      	adds	r3, #1
 8005b08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005b0a:	683b      	ldr	r3, [r7, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	fa22 f303 	lsr.w	r3, r2, r3
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	f47f aea3 	bne.w	8005860 <HAL_GPIO_Init+0x18>
  }
}
 8005b1a:	bf00      	nop
 8005b1c:	bf00      	nop
 8005b1e:	371c      	adds	r7, #28
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	40023800 	.word	0x40023800
 8005b2c:	40010000 	.word	0x40010000
 8005b30:	40020000 	.word	0x40020000
 8005b34:	40020400 	.word	0x40020400
 8005b38:	40020800 	.word	0x40020800
 8005b3c:	40020c00 	.word	0x40020c00
 8005b40:	40021000 	.word	0x40021000
 8005b44:	40010400 	.word	0x40010400

08005b48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	b085      	sub	sp, #20
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
 8005b50:	460b      	mov	r3, r1
 8005b52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	691a      	ldr	r2, [r3, #16]
 8005b58:	887b      	ldrh	r3, [r7, #2]
 8005b5a:	4013      	ands	r3, r2
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d002      	beq.n	8005b66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b60:	2301      	movs	r3, #1
 8005b62:	73fb      	strb	r3, [r7, #15]
 8005b64:	e001      	b.n	8005b6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b66:	2300      	movs	r3, #0
 8005b68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	3714      	adds	r7, #20
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bc80      	pop	{r7}
 8005b74:	4770      	bx	lr

08005b76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b76:	b480      	push	{r7}
 8005b78:	b083      	sub	sp, #12
 8005b7a:	af00      	add	r7, sp, #0
 8005b7c:	6078      	str	r0, [r7, #4]
 8005b7e:	460b      	mov	r3, r1
 8005b80:	807b      	strh	r3, [r7, #2]
 8005b82:	4613      	mov	r3, r2
 8005b84:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b86:	787b      	ldrb	r3, [r7, #1]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d003      	beq.n	8005b94 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b8c:	887a      	ldrh	r2, [r7, #2]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8005b92:	e003      	b.n	8005b9c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8005b94:	887b      	ldrh	r3, [r7, #2]
 8005b96:	041a      	lsls	r2, r3, #16
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	619a      	str	r2, [r3, #24]
}
 8005b9c:	bf00      	nop
 8005b9e:	370c      	adds	r7, #12
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bc80      	pop	{r7}
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	4603      	mov	r3, r0
 8005bb0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005bb2:	4b08      	ldr	r3, [pc, #32]	; (8005bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bb4:	695a      	ldr	r2, [r3, #20]
 8005bb6:	88fb      	ldrh	r3, [r7, #6]
 8005bb8:	4013      	ands	r3, r2
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d006      	beq.n	8005bcc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005bbe:	4a05      	ldr	r2, [pc, #20]	; (8005bd4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005bc0:	88fb      	ldrh	r3, [r7, #6]
 8005bc2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005bc4:	88fb      	ldrh	r3, [r7, #6]
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7fd fefa 	bl	80039c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005bcc:	bf00      	nop
 8005bce:	3708      	adds	r7, #8
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}
 8005bd4:	40010400 	.word	0x40010400

08005bd8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b084      	sub	sp, #16
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d101      	bne.n	8005bea <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e12b      	b.n	8005e42 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d106      	bne.n	8005c04 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f7fd fd2c 	bl	800365c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2224      	movs	r2, #36	; 0x24
 8005c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f022 0201 	bic.w	r2, r2, #1
 8005c1a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005c2a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005c3c:	f003 f8fa 	bl	8008e34 <HAL_RCC_GetPCLK1Freq>
 8005c40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	4a81      	ldr	r2, [pc, #516]	; (8005e4c <HAL_I2C_Init+0x274>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d807      	bhi.n	8005c5c <HAL_I2C_Init+0x84>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	4a80      	ldr	r2, [pc, #512]	; (8005e50 <HAL_I2C_Init+0x278>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	bf94      	ite	ls
 8005c54:	2301      	movls	r3, #1
 8005c56:	2300      	movhi	r3, #0
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	e006      	b.n	8005c6a <HAL_I2C_Init+0x92>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	4a7d      	ldr	r2, [pc, #500]	; (8005e54 <HAL_I2C_Init+0x27c>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	bf94      	ite	ls
 8005c64:	2301      	movls	r3, #1
 8005c66:	2300      	movhi	r3, #0
 8005c68:	b2db      	uxtb	r3, r3
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d001      	beq.n	8005c72 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e0e7      	b.n	8005e42 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	4a78      	ldr	r2, [pc, #480]	; (8005e58 <HAL_I2C_Init+0x280>)
 8005c76:	fba2 2303 	umull	r2, r3, r2, r3
 8005c7a:	0c9b      	lsrs	r3, r3, #18
 8005c7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68ba      	ldr	r2, [r7, #8]
 8005c8e:	430a      	orrs	r2, r1
 8005c90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	4a6a      	ldr	r2, [pc, #424]	; (8005e4c <HAL_I2C_Init+0x274>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d802      	bhi.n	8005cac <HAL_I2C_Init+0xd4>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	e009      	b.n	8005cc0 <HAL_I2C_Init+0xe8>
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005cb2:	fb02 f303 	mul.w	r3, r2, r3
 8005cb6:	4a69      	ldr	r2, [pc, #420]	; (8005e5c <HAL_I2C_Init+0x284>)
 8005cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005cbc:	099b      	lsrs	r3, r3, #6
 8005cbe:	3301      	adds	r3, #1
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	6812      	ldr	r2, [r2, #0]
 8005cc4:	430b      	orrs	r3, r1
 8005cc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005cd2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	495c      	ldr	r1, [pc, #368]	; (8005e4c <HAL_I2C_Init+0x274>)
 8005cdc:	428b      	cmp	r3, r1
 8005cde:	d819      	bhi.n	8005d14 <HAL_I2C_Init+0x13c>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	1e59      	subs	r1, r3, #1
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	005b      	lsls	r3, r3, #1
 8005cea:	fbb1 f3f3 	udiv	r3, r1, r3
 8005cee:	1c59      	adds	r1, r3, #1
 8005cf0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005cf4:	400b      	ands	r3, r1
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d00a      	beq.n	8005d10 <HAL_I2C_Init+0x138>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	1e59      	subs	r1, r3, #1
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	005b      	lsls	r3, r3, #1
 8005d04:	fbb1 f3f3 	udiv	r3, r1, r3
 8005d08:	3301      	adds	r3, #1
 8005d0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d0e:	e051      	b.n	8005db4 <HAL_I2C_Init+0x1dc>
 8005d10:	2304      	movs	r3, #4
 8005d12:	e04f      	b.n	8005db4 <HAL_I2C_Init+0x1dc>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d111      	bne.n	8005d40 <HAL_I2C_Init+0x168>
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	1e58      	subs	r0, r3, #1
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	6859      	ldr	r1, [r3, #4]
 8005d24:	460b      	mov	r3, r1
 8005d26:	005b      	lsls	r3, r3, #1
 8005d28:	440b      	add	r3, r1
 8005d2a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d2e:	3301      	adds	r3, #1
 8005d30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	bf0c      	ite	eq
 8005d38:	2301      	moveq	r3, #1
 8005d3a:	2300      	movne	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	e012      	b.n	8005d66 <HAL_I2C_Init+0x18e>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	1e58      	subs	r0, r3, #1
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6859      	ldr	r1, [r3, #4]
 8005d48:	460b      	mov	r3, r1
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	440b      	add	r3, r1
 8005d4e:	0099      	lsls	r1, r3, #2
 8005d50:	440b      	add	r3, r1
 8005d52:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d56:	3301      	adds	r3, #1
 8005d58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bf0c      	ite	eq
 8005d60:	2301      	moveq	r3, #1
 8005d62:	2300      	movne	r3, #0
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d001      	beq.n	8005d6e <HAL_I2C_Init+0x196>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e022      	b.n	8005db4 <HAL_I2C_Init+0x1dc>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d10e      	bne.n	8005d94 <HAL_I2C_Init+0x1bc>
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	1e58      	subs	r0, r3, #1
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6859      	ldr	r1, [r3, #4]
 8005d7e:	460b      	mov	r3, r1
 8005d80:	005b      	lsls	r3, r3, #1
 8005d82:	440b      	add	r3, r1
 8005d84:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d88:	3301      	adds	r3, #1
 8005d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d92:	e00f      	b.n	8005db4 <HAL_I2C_Init+0x1dc>
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	1e58      	subs	r0, r3, #1
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6859      	ldr	r1, [r3, #4]
 8005d9c:	460b      	mov	r3, r1
 8005d9e:	009b      	lsls	r3, r3, #2
 8005da0:	440b      	add	r3, r1
 8005da2:	0099      	lsls	r1, r3, #2
 8005da4:	440b      	add	r3, r1
 8005da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005daa:	3301      	adds	r3, #1
 8005dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005db0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005db4:	6879      	ldr	r1, [r7, #4]
 8005db6:	6809      	ldr	r1, [r1, #0]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69da      	ldr	r2, [r3, #28]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005de2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	6911      	ldr	r1, [r2, #16]
 8005dea:	687a      	ldr	r2, [r7, #4]
 8005dec:	68d2      	ldr	r2, [r2, #12]
 8005dee:	4311      	orrs	r1, r2
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	6812      	ldr	r2, [r2, #0]
 8005df4:	430b      	orrs	r3, r1
 8005df6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	695a      	ldr	r2, [r3, #20]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	699b      	ldr	r3, [r3, #24]
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	430a      	orrs	r2, r1
 8005e12:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f042 0201 	orr.w	r2, r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e40:	2300      	movs	r3, #0
}
 8005e42:	4618      	mov	r0, r3
 8005e44:	3710      	adds	r7, #16
 8005e46:	46bd      	mov	sp, r7
 8005e48:	bd80      	pop	{r7, pc}
 8005e4a:	bf00      	nop
 8005e4c:	000186a0 	.word	0x000186a0
 8005e50:	001e847f 	.word	0x001e847f
 8005e54:	003d08ff 	.word	0x003d08ff
 8005e58:	431bde83 	.word	0x431bde83
 8005e5c:	10624dd3 	.word	0x10624dd3

08005e60 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b088      	sub	sp, #32
 8005e64:	af02      	add	r7, sp, #8
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	607a      	str	r2, [r7, #4]
 8005e6a:	461a      	mov	r2, r3
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	817b      	strh	r3, [r7, #10]
 8005e70:	4613      	mov	r3, r2
 8005e72:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e74:	f7ff f810 	bl	8004e98 <HAL_GetTick>
 8005e78:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e80:	b2db      	uxtb	r3, r3
 8005e82:	2b20      	cmp	r3, #32
 8005e84:	f040 80e0 	bne.w	8006048 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	9300      	str	r3, [sp, #0]
 8005e8c:	2319      	movs	r3, #25
 8005e8e:	2201      	movs	r2, #1
 8005e90:	4970      	ldr	r1, [pc, #448]	; (8006054 <HAL_I2C_Master_Transmit+0x1f4>)
 8005e92:	68f8      	ldr	r0, [r7, #12]
 8005e94:	f000 fc58 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d001      	beq.n	8005ea2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	e0d3      	b.n	800604a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d101      	bne.n	8005eb0 <HAL_I2C_Master_Transmit+0x50>
 8005eac:	2302      	movs	r3, #2
 8005eae:	e0cc      	b.n	800604a <HAL_I2C_Master_Transmit+0x1ea>
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f003 0301 	and.w	r3, r3, #1
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d007      	beq.n	8005ed6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681a      	ldr	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f042 0201 	orr.w	r2, r2, #1
 8005ed4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ee4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2221      	movs	r2, #33	; 0x21
 8005eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	2210      	movs	r2, #16
 8005ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	687a      	ldr	r2, [r7, #4]
 8005f00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	893a      	ldrh	r2, [r7, #8]
 8005f06:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f0c:	b29a      	uxth	r2, r3
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	4a50      	ldr	r2, [pc, #320]	; (8006058 <HAL_I2C_Master_Transmit+0x1f8>)
 8005f16:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005f18:	8979      	ldrh	r1, [r7, #10]
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	6a3a      	ldr	r2, [r7, #32]
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f000 fac2 	bl	80064a8 <I2C_MasterRequestWrite>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d001      	beq.n	8005f2e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e08d      	b.n	800604a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f2e:	2300      	movs	r3, #0
 8005f30:	613b      	str	r3, [r7, #16]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	695b      	ldr	r3, [r3, #20]
 8005f38:	613b      	str	r3, [r7, #16]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	699b      	ldr	r3, [r3, #24]
 8005f40:	613b      	str	r3, [r7, #16]
 8005f42:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005f44:	e066      	b.n	8006014 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	6a39      	ldr	r1, [r7, #32]
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 fcd2 	bl	80068f4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00d      	beq.n	8005f72 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5a:	2b04      	cmp	r3, #4
 8005f5c:	d107      	bne.n	8005f6e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e06b      	b.n	800604a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f76:	781a      	ldrb	r2, [r3, #0]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f8c:	b29b      	uxth	r3, r3
 8005f8e:	3b01      	subs	r3, #1
 8005f90:	b29a      	uxth	r2, r3
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	695b      	ldr	r3, [r3, #20]
 8005fa8:	f003 0304 	and.w	r3, r3, #4
 8005fac:	2b04      	cmp	r3, #4
 8005fae:	d11b      	bne.n	8005fe8 <HAL_I2C_Master_Transmit+0x188>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d017      	beq.n	8005fe8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbc:	781a      	ldrb	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc8:	1c5a      	adds	r2, r3, #1
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fe8:	697a      	ldr	r2, [r7, #20]
 8005fea:	6a39      	ldr	r1, [r7, #32]
 8005fec:	68f8      	ldr	r0, [r7, #12]
 8005fee:	f000 fcc2 	bl	8006976 <I2C_WaitOnBTFFlagUntilTimeout>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00d      	beq.n	8006014 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	d107      	bne.n	8006010 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800600e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e01a      	b.n	800604a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006018:	2b00      	cmp	r3, #0
 800601a:	d194      	bne.n	8005f46 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800602a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2220      	movs	r2, #32
 8006030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	2200      	movs	r2, #0
 8006040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006044:	2300      	movs	r3, #0
 8006046:	e000      	b.n	800604a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006048:	2302      	movs	r3, #2
  }
}
 800604a:	4618      	mov	r0, r3
 800604c:	3718      	adds	r7, #24
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	00100002 	.word	0x00100002
 8006058:	ffff0000 	.word	0xffff0000

0800605c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	b08c      	sub	sp, #48	; 0x30
 8006060:	af02      	add	r7, sp, #8
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	607a      	str	r2, [r7, #4]
 8006066:	461a      	mov	r2, r3
 8006068:	460b      	mov	r3, r1
 800606a:	817b      	strh	r3, [r7, #10]
 800606c:	4613      	mov	r3, r2
 800606e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006070:	f7fe ff12 	bl	8004e98 <HAL_GetTick>
 8006074:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800607c:	b2db      	uxtb	r3, r3
 800607e:	2b20      	cmp	r3, #32
 8006080:	f040 820b 	bne.w	800649a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006086:	9300      	str	r3, [sp, #0]
 8006088:	2319      	movs	r3, #25
 800608a:	2201      	movs	r2, #1
 800608c:	497c      	ldr	r1, [pc, #496]	; (8006280 <HAL_I2C_Master_Receive+0x224>)
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f000 fb5a 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d001      	beq.n	800609e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800609a:	2302      	movs	r3, #2
 800609c:	e1fe      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d101      	bne.n	80060ac <HAL_I2C_Master_Receive+0x50>
 80060a8:	2302      	movs	r3, #2
 80060aa:	e1f7      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2201      	movs	r2, #1
 80060b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f003 0301 	and.w	r3, r3, #1
 80060be:	2b01      	cmp	r3, #1
 80060c0:	d007      	beq.n	80060d2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f042 0201 	orr.w	r2, r2, #1
 80060d0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060e0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2222      	movs	r2, #34	; 0x22
 80060e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2210      	movs	r2, #16
 80060ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2200      	movs	r2, #0
 80060f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	893a      	ldrh	r2, [r7, #8]
 8006102:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006108:	b29a      	uxth	r2, r3
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	4a5c      	ldr	r2, [pc, #368]	; (8006284 <HAL_I2C_Master_Receive+0x228>)
 8006112:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006114:	8979      	ldrh	r1, [r7, #10]
 8006116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006118:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f000 fa46 	bl	80065ac <I2C_MasterRequestRead>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e1b8      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612e:	2b00      	cmp	r3, #0
 8006130:	d113      	bne.n	800615a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006132:	2300      	movs	r3, #0
 8006134:	623b      	str	r3, [r7, #32]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	623b      	str	r3, [r7, #32]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	623b      	str	r3, [r7, #32]
 8006146:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	e18c      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800615e:	2b01      	cmp	r3, #1
 8006160:	d11b      	bne.n	800619a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006170:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006172:	2300      	movs	r3, #0
 8006174:	61fb      	str	r3, [r7, #28]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	695b      	ldr	r3, [r3, #20]
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	699b      	ldr	r3, [r3, #24]
 8006184:	61fb      	str	r3, [r7, #28]
 8006186:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006196:	601a      	str	r2, [r3, #0]
 8006198:	e16c      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d11b      	bne.n	80061da <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061b0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80061c0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061c2:	2300      	movs	r3, #0
 80061c4:	61bb      	str	r3, [r7, #24]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	695b      	ldr	r3, [r3, #20]
 80061cc:	61bb      	str	r3, [r7, #24]
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	699b      	ldr	r3, [r3, #24]
 80061d4:	61bb      	str	r3, [r7, #24]
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	e14c      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	681a      	ldr	r2, [r3, #0]
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80061e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061ea:	2300      	movs	r3, #0
 80061ec:	617b      	str	r3, [r7, #20]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	695b      	ldr	r3, [r3, #20]
 80061f4:	617b      	str	r3, [r7, #20]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	699b      	ldr	r3, [r3, #24]
 80061fc:	617b      	str	r3, [r7, #20]
 80061fe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006200:	e138      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006206:	2b03      	cmp	r3, #3
 8006208:	f200 80f1 	bhi.w	80063ee <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006210:	2b01      	cmp	r3, #1
 8006212:	d123      	bne.n	800625c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006214:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006216:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f000 fbed 	bl	80069f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d001      	beq.n	8006228 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e139      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691a      	ldr	r2, [r3, #16]
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	b2d2      	uxtb	r2, r2
 8006234:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623a:	1c5a      	adds	r2, r3, #1
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006244:	3b01      	subs	r3, #1
 8006246:	b29a      	uxth	r2, r3
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006250:	b29b      	uxth	r3, r3
 8006252:	3b01      	subs	r3, #1
 8006254:	b29a      	uxth	r2, r3
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	855a      	strh	r2, [r3, #42]	; 0x2a
 800625a:	e10b      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006260:	2b02      	cmp	r3, #2
 8006262:	d14e      	bne.n	8006302 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006266:	9300      	str	r3, [sp, #0]
 8006268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800626a:	2200      	movs	r2, #0
 800626c:	4906      	ldr	r1, [pc, #24]	; (8006288 <HAL_I2C_Master_Receive+0x22c>)
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 fa6a 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	d008      	beq.n	800628c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
 800627c:	e10e      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
 800627e:	bf00      	nop
 8006280:	00100002 	.word	0x00100002
 8006284:	ffff0000 	.word	0xffff0000
 8006288:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	681a      	ldr	r2, [r3, #0]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800629a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	691a      	ldr	r2, [r3, #16]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a6:	b2d2      	uxtb	r2, r2
 80062a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ae:	1c5a      	adds	r2, r3, #1
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062b8:	3b01      	subs	r3, #1
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	3b01      	subs	r3, #1
 80062c8:	b29a      	uxth	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	691a      	ldr	r2, [r3, #16]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d8:	b2d2      	uxtb	r2, r2
 80062da:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e0:	1c5a      	adds	r2, r3, #1
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ea:	3b01      	subs	r3, #1
 80062ec:	b29a      	uxth	r2, r3
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	3b01      	subs	r3, #1
 80062fa:	b29a      	uxth	r2, r3
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006300:	e0b8      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006304:	9300      	str	r3, [sp, #0]
 8006306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006308:	2200      	movs	r2, #0
 800630a:	4966      	ldr	r1, [pc, #408]	; (80064a4 <HAL_I2C_Master_Receive+0x448>)
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f000 fa1b 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006318:	2301      	movs	r3, #1
 800631a:	e0bf      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	681a      	ldr	r2, [r3, #0]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800632a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	691a      	ldr	r2, [r3, #16]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006336:	b2d2      	uxtb	r2, r2
 8006338:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633e:	1c5a      	adds	r2, r3, #1
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006348:	3b01      	subs	r3, #1
 800634a:	b29a      	uxth	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006354:	b29b      	uxth	r3, r3
 8006356:	3b01      	subs	r3, #1
 8006358:	b29a      	uxth	r2, r3
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800635e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006360:	9300      	str	r3, [sp, #0]
 8006362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006364:	2200      	movs	r2, #0
 8006366:	494f      	ldr	r1, [pc, #316]	; (80064a4 <HAL_I2C_Master_Receive+0x448>)
 8006368:	68f8      	ldr	r0, [r7, #12]
 800636a:	f000 f9ed 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8006374:	2301      	movs	r3, #1
 8006376:	e091      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006386:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	691a      	ldr	r2, [r3, #16]
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006392:	b2d2      	uxtb	r2, r2
 8006394:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639a:	1c5a      	adds	r2, r3, #1
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063b0:	b29b      	uxth	r3, r3
 80063b2:	3b01      	subs	r3, #1
 80063b4:	b29a      	uxth	r2, r3
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	691a      	ldr	r2, [r3, #16]
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c4:	b2d2      	uxtb	r2, r2
 80063c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063cc:	1c5a      	adds	r2, r3, #1
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063d6:	3b01      	subs	r3, #1
 80063d8:	b29a      	uxth	r2, r3
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063e2:	b29b      	uxth	r3, r3
 80063e4:	3b01      	subs	r3, #1
 80063e6:	b29a      	uxth	r2, r3
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80063ec:	e042      	b.n	8006474 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80063ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f000 fb00 	bl	80069f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80063f8:	4603      	mov	r3, r0
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d001      	beq.n	8006402 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80063fe:	2301      	movs	r3, #1
 8006400:	e04c      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	691a      	ldr	r2, [r3, #16]
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	b2d2      	uxtb	r2, r2
 800640e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006414:	1c5a      	adds	r2, r3, #1
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641e:	3b01      	subs	r3, #1
 8006420:	b29a      	uxth	r2, r3
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	3b01      	subs	r3, #1
 800642e:	b29a      	uxth	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	f003 0304 	and.w	r3, r3, #4
 800643e:	2b04      	cmp	r3, #4
 8006440:	d118      	bne.n	8006474 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644c:	b2d2      	uxtb	r2, r2
 800644e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006454:	1c5a      	adds	r2, r3, #1
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800645e:	3b01      	subs	r3, #1
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800646a:	b29b      	uxth	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006478:	2b00      	cmp	r3, #0
 800647a:	f47f aec2 	bne.w	8006202 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2200      	movs	r2, #0
 8006492:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006496:	2300      	movs	r3, #0
 8006498:	e000      	b.n	800649c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 800649a:	2302      	movs	r3, #2
  }
}
 800649c:	4618      	mov	r0, r3
 800649e:	3728      	adds	r7, #40	; 0x28
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	00010004 	.word	0x00010004

080064a8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af02      	add	r7, sp, #8
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	607a      	str	r2, [r7, #4]
 80064b2:	603b      	str	r3, [r7, #0]
 80064b4:	460b      	mov	r3, r1
 80064b6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064bc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	2b08      	cmp	r3, #8
 80064c2:	d006      	beq.n	80064d2 <I2C_MasterRequestWrite+0x2a>
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2b01      	cmp	r3, #1
 80064c8:	d003      	beq.n	80064d2 <I2C_MasterRequestWrite+0x2a>
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064d0:	d108      	bne.n	80064e4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681a      	ldr	r2, [r3, #0]
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064e0:	601a      	str	r2, [r3, #0]
 80064e2:	e00b      	b.n	80064fc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064e8:	2b12      	cmp	r3, #18
 80064ea:	d107      	bne.n	80064fc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064fa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006508:	68f8      	ldr	r0, [r7, #12]
 800650a:	f000 f91d 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d00d      	beq.n	8006530 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800651e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006522:	d103      	bne.n	800652c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f44f 7200 	mov.w	r2, #512	; 0x200
 800652a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800652c:	2303      	movs	r3, #3
 800652e:	e035      	b.n	800659c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006538:	d108      	bne.n	800654c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800653a:	897b      	ldrh	r3, [r7, #10]
 800653c:	b2db      	uxtb	r3, r3
 800653e:	461a      	mov	r2, r3
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006548:	611a      	str	r2, [r3, #16]
 800654a:	e01b      	b.n	8006584 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800654c:	897b      	ldrh	r3, [r7, #10]
 800654e:	11db      	asrs	r3, r3, #7
 8006550:	b2db      	uxtb	r3, r3
 8006552:	f003 0306 	and.w	r3, r3, #6
 8006556:	b2db      	uxtb	r3, r3
 8006558:	f063 030f 	orn	r3, r3, #15
 800655c:	b2da      	uxtb	r2, r3
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	490e      	ldr	r1, [pc, #56]	; (80065a4 <I2C_MasterRequestWrite+0xfc>)
 800656a:	68f8      	ldr	r0, [r7, #12]
 800656c:	f000 f943 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006570:	4603      	mov	r3, r0
 8006572:	2b00      	cmp	r3, #0
 8006574:	d001      	beq.n	800657a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e010      	b.n	800659c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800657a:	897b      	ldrh	r3, [r7, #10]
 800657c:	b2da      	uxtb	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	4907      	ldr	r1, [pc, #28]	; (80065a8 <I2C_MasterRequestWrite+0x100>)
 800658a:	68f8      	ldr	r0, [r7, #12]
 800658c:	f000 f933 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006590:	4603      	mov	r3, r0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e000      	b.n	800659c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	4618      	mov	r0, r3
 800659e:	3718      	adds	r7, #24
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	00010008 	.word	0x00010008
 80065a8:	00010002 	.word	0x00010002

080065ac <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b088      	sub	sp, #32
 80065b0:	af02      	add	r7, sp, #8
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	607a      	str	r2, [r7, #4]
 80065b6:	603b      	str	r3, [r7, #0]
 80065b8:	460b      	mov	r3, r1
 80065ba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065c0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065d0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80065d2:	697b      	ldr	r3, [r7, #20]
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	d006      	beq.n	80065e6 <I2C_MasterRequestRead+0x3a>
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d003      	beq.n	80065e6 <I2C_MasterRequestRead+0x3a>
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80065e4:	d108      	bne.n	80065f8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065f4:	601a      	str	r2, [r3, #0]
 80065f6:	e00b      	b.n	8006610 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fc:	2b11      	cmp	r3, #17
 80065fe:	d107      	bne.n	8006610 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800660e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	9300      	str	r3, [sp, #0]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800661c:	68f8      	ldr	r0, [r7, #12]
 800661e:	f000 f893 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d00d      	beq.n	8006644 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006636:	d103      	bne.n	8006640 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800663e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006640:	2303      	movs	r3, #3
 8006642:	e079      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	691b      	ldr	r3, [r3, #16]
 8006648:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800664c:	d108      	bne.n	8006660 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800664e:	897b      	ldrh	r3, [r7, #10]
 8006650:	b2db      	uxtb	r3, r3
 8006652:	f043 0301 	orr.w	r3, r3, #1
 8006656:	b2da      	uxtb	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	611a      	str	r2, [r3, #16]
 800665e:	e05f      	b.n	8006720 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006660:	897b      	ldrh	r3, [r7, #10]
 8006662:	11db      	asrs	r3, r3, #7
 8006664:	b2db      	uxtb	r3, r3
 8006666:	f003 0306 	and.w	r3, r3, #6
 800666a:	b2db      	uxtb	r3, r3
 800666c:	f063 030f 	orn	r3, r3, #15
 8006670:	b2da      	uxtb	r2, r3
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	687a      	ldr	r2, [r7, #4]
 800667c:	4930      	ldr	r1, [pc, #192]	; (8006740 <I2C_MasterRequestRead+0x194>)
 800667e:	68f8      	ldr	r0, [r7, #12]
 8006680:	f000 f8b9 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006684:	4603      	mov	r3, r0
 8006686:	2b00      	cmp	r3, #0
 8006688:	d001      	beq.n	800668e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800668a:	2301      	movs	r3, #1
 800668c:	e054      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800668e:	897b      	ldrh	r3, [r7, #10]
 8006690:	b2da      	uxtb	r2, r3
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4929      	ldr	r1, [pc, #164]	; (8006744 <I2C_MasterRequestRead+0x198>)
 800669e:	68f8      	ldr	r0, [r7, #12]
 80066a0:	f000 f8a9 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d001      	beq.n	80066ae <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e044      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ae:	2300      	movs	r3, #0
 80066b0:	613b      	str	r3, [r7, #16]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	695b      	ldr	r3, [r3, #20]
 80066b8:	613b      	str	r3, [r7, #16]
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	699b      	ldr	r3, [r3, #24]
 80066c0:	613b      	str	r3, [r7, #16]
 80066c2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066d2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f000 f831 	bl	8006748 <I2C_WaitOnFlagUntilTimeout>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00d      	beq.n	8006708 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066fa:	d103      	bne.n	8006704 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006702:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e017      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006708:	897b      	ldrh	r3, [r7, #10]
 800670a:	11db      	asrs	r3, r3, #7
 800670c:	b2db      	uxtb	r3, r3
 800670e:	f003 0306 	and.w	r3, r3, #6
 8006712:	b2db      	uxtb	r3, r3
 8006714:	f063 030e 	orn	r3, r3, #14
 8006718:	b2da      	uxtb	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	4907      	ldr	r1, [pc, #28]	; (8006744 <I2C_MasterRequestRead+0x198>)
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f000 f865 	bl	80067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800672c:	4603      	mov	r3, r0
 800672e:	2b00      	cmp	r3, #0
 8006730:	d001      	beq.n	8006736 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
 8006734:	e000      	b.n	8006738 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006736:	2300      	movs	r3, #0
}
 8006738:	4618      	mov	r0, r3
 800673a:	3718      	adds	r7, #24
 800673c:	46bd      	mov	sp, r7
 800673e:	bd80      	pop	{r7, pc}
 8006740:	00010008 	.word	0x00010008
 8006744:	00010002 	.word	0x00010002

08006748 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	603b      	str	r3, [r7, #0]
 8006754:	4613      	mov	r3, r2
 8006756:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006758:	e025      	b.n	80067a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006760:	d021      	beq.n	80067a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006762:	f7fe fb99 	bl	8004e98 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	683a      	ldr	r2, [r7, #0]
 800676e:	429a      	cmp	r2, r3
 8006770:	d302      	bcc.n	8006778 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	2b00      	cmp	r3, #0
 8006776:	d116      	bne.n	80067a6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	2200      	movs	r2, #0
 800677c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2220      	movs	r2, #32
 8006782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006792:	f043 0220 	orr.w	r2, r3, #32
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e023      	b.n	80067ee <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	0c1b      	lsrs	r3, r3, #16
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d10d      	bne.n	80067cc <I2C_WaitOnFlagUntilTimeout+0x84>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	695b      	ldr	r3, [r3, #20]
 80067b6:	43da      	mvns	r2, r3
 80067b8:	68bb      	ldr	r3, [r7, #8]
 80067ba:	4013      	ands	r3, r2
 80067bc:	b29b      	uxth	r3, r3
 80067be:	2b00      	cmp	r3, #0
 80067c0:	bf0c      	ite	eq
 80067c2:	2301      	moveq	r3, #1
 80067c4:	2300      	movne	r3, #0
 80067c6:	b2db      	uxtb	r3, r3
 80067c8:	461a      	mov	r2, r3
 80067ca:	e00c      	b.n	80067e6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	43da      	mvns	r2, r3
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	4013      	ands	r3, r2
 80067d8:	b29b      	uxth	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bf0c      	ite	eq
 80067de:	2301      	moveq	r3, #1
 80067e0:	2300      	movne	r3, #0
 80067e2:	b2db      	uxtb	r3, r3
 80067e4:	461a      	mov	r2, r3
 80067e6:	79fb      	ldrb	r3, [r7, #7]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d0b6      	beq.n	800675a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}

080067f6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80067f6:	b580      	push	{r7, lr}
 80067f8:	b084      	sub	sp, #16
 80067fa:	af00      	add	r7, sp, #0
 80067fc:	60f8      	str	r0, [r7, #12]
 80067fe:	60b9      	str	r1, [r7, #8]
 8006800:	607a      	str	r2, [r7, #4]
 8006802:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006804:	e051      	b.n	80068aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006810:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006814:	d123      	bne.n	800685e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006824:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800682e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2200      	movs	r2, #0
 8006834:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	2220      	movs	r2, #32
 800683a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	2200      	movs	r2, #0
 8006842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684a:	f043 0204 	orr.w	r2, r3, #4
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e046      	b.n	80068ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006864:	d021      	beq.n	80068aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006866:	f7fe fb17 	bl	8004e98 <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	429a      	cmp	r2, r3
 8006874:	d302      	bcc.n	800687c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d116      	bne.n	80068aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2220      	movs	r2, #32
 8006886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006896:	f043 0220 	orr.w	r2, r3, #32
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	e020      	b.n	80068ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	0c1b      	lsrs	r3, r3, #16
 80068ae:	b2db      	uxtb	r3, r3
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d10c      	bne.n	80068ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	695b      	ldr	r3, [r3, #20]
 80068ba:	43da      	mvns	r2, r3
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	4013      	ands	r3, r2
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	bf14      	ite	ne
 80068c6:	2301      	movne	r3, #1
 80068c8:	2300      	moveq	r3, #0
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	e00b      	b.n	80068e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	699b      	ldr	r3, [r3, #24]
 80068d4:	43da      	mvns	r2, r3
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	4013      	ands	r3, r2
 80068da:	b29b      	uxth	r3, r3
 80068dc:	2b00      	cmp	r3, #0
 80068de:	bf14      	ite	ne
 80068e0:	2301      	movne	r3, #1
 80068e2:	2300      	moveq	r3, #0
 80068e4:	b2db      	uxtb	r3, r3
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d18d      	bne.n	8006806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80068ea:	2300      	movs	r3, #0
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b084      	sub	sp, #16
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	60f8      	str	r0, [r7, #12]
 80068fc:	60b9      	str	r1, [r7, #8]
 80068fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006900:	e02d      	b.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006902:	68f8      	ldr	r0, [r7, #12]
 8006904:	f000 f8ce 	bl	8006aa4 <I2C_IsAcknowledgeFailed>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d001      	beq.n	8006912 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800690e:	2301      	movs	r3, #1
 8006910:	e02d      	b.n	800696e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006918:	d021      	beq.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800691a:	f7fe fabd 	bl	8004e98 <HAL_GetTick>
 800691e:	4602      	mov	r2, r0
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	1ad3      	subs	r3, r2, r3
 8006924:	68ba      	ldr	r2, [r7, #8]
 8006926:	429a      	cmp	r2, r3
 8006928:	d302      	bcc.n	8006930 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d116      	bne.n	800695e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	2200      	movs	r2, #0
 8006934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2220      	movs	r2, #32
 800693a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800694a:	f043 0220 	orr.w	r2, r3, #32
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	e007      	b.n	800696e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006968:	2b80      	cmp	r3, #128	; 0x80
 800696a:	d1ca      	bne.n	8006902 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b084      	sub	sp, #16
 800697a:	af00      	add	r7, sp, #0
 800697c:	60f8      	str	r0, [r7, #12]
 800697e:	60b9      	str	r1, [r7, #8]
 8006980:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006982:	e02d      	b.n	80069e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f000 f88d 	bl	8006aa4 <I2C_IsAcknowledgeFailed>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d001      	beq.n	8006994 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e02d      	b.n	80069f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800699a:	d021      	beq.n	80069e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800699c:	f7fe fa7c 	bl	8004e98 <HAL_GetTick>
 80069a0:	4602      	mov	r2, r0
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	1ad3      	subs	r3, r2, r3
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	429a      	cmp	r2, r3
 80069aa:	d302      	bcc.n	80069b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d116      	bne.n	80069e0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	2200      	movs	r2, #0
 80069b6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2220      	movs	r2, #32
 80069bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069cc:	f043 0220 	orr.w	r2, r3, #32
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2200      	movs	r2, #0
 80069d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80069dc:	2301      	movs	r3, #1
 80069de:	e007      	b.n	80069f0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	695b      	ldr	r3, [r3, #20]
 80069e6:	f003 0304 	and.w	r3, r3, #4
 80069ea:	2b04      	cmp	r3, #4
 80069ec:	d1ca      	bne.n	8006984 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069ee:	2300      	movs	r3, #0
}
 80069f0:	4618      	mov	r0, r3
 80069f2:	3710      	adds	r7, #16
 80069f4:	46bd      	mov	sp, r7
 80069f6:	bd80      	pop	{r7, pc}

080069f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b084      	sub	sp, #16
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	60f8      	str	r0, [r7, #12]
 8006a00:	60b9      	str	r1, [r7, #8]
 8006a02:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a04:	e042      	b.n	8006a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	f003 0310 	and.w	r3, r3, #16
 8006a10:	2b10      	cmp	r3, #16
 8006a12:	d119      	bne.n	8006a48 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0210 	mvn.w	r2, #16
 8006a1c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	2220      	movs	r2, #32
 8006a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2200      	movs	r2, #0
 8006a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e029      	b.n	8006a9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a48:	f7fe fa26 	bl	8004e98 <HAL_GetTick>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	1ad3      	subs	r3, r2, r3
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d302      	bcc.n	8006a5e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d116      	bne.n	8006a8c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2220      	movs	r2, #32
 8006a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a78:	f043 0220 	orr.w	r2, r3, #32
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e007      	b.n	8006a9c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a96:	2b40      	cmp	r3, #64	; 0x40
 8006a98:	d1b5      	bne.n	8006a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006a9a:	2300      	movs	r3, #0
}
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	3710      	adds	r7, #16
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b083      	sub	sp, #12
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ab6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006aba:	d11b      	bne.n	8006af4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ac4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2200      	movs	r2, #0
 8006aca:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	2220      	movs	r2, #32
 8006ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae0:	f043 0204 	orr.w	r2, r3, #4
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e000      	b.n	8006af6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006af4:	2300      	movs	r3, #0
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	370c      	adds	r7, #12
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bc80      	pop	{r7}
 8006afe:	4770      	bx	lr

08006b00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b02:	b08b      	sub	sp, #44	; 0x2c
 8006b04:	af06      	add	r7, sp, #24
 8006b06:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e0d0      	b.n	8006cb4 <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8006b18:	b2db      	uxtb	r3, r3
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d106      	bne.n	8006b2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	2200      	movs	r2, #0
 8006b22:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f008 f85c 	bl	800ebe4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2203      	movs	r2, #3
 8006b30:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f003 fd7d 	bl	800a638 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006b3e:	2300      	movs	r3, #0
 8006b40:	73fb      	strb	r3, [r7, #15]
 8006b42:	e04c      	b.n	8006bde <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006b44:	7bfb      	ldrb	r3, [r7, #15]
 8006b46:	6879      	ldr	r1, [r7, #4]
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	4613      	mov	r3, r2
 8006b4c:	009b      	lsls	r3, r3, #2
 8006b4e:	4413      	add	r3, r2
 8006b50:	00db      	lsls	r3, r3, #3
 8006b52:	440b      	add	r3, r1
 8006b54:	3301      	adds	r3, #1
 8006b56:	2201      	movs	r2, #1
 8006b58:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006b5a:	7bfb      	ldrb	r3, [r7, #15]
 8006b5c:	6879      	ldr	r1, [r7, #4]
 8006b5e:	1c5a      	adds	r2, r3, #1
 8006b60:	4613      	mov	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	4413      	add	r3, r2
 8006b66:	00db      	lsls	r3, r3, #3
 8006b68:	440b      	add	r3, r1
 8006b6a:	7bfa      	ldrb	r2, [r7, #15]
 8006b6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006b6e:	7bfa      	ldrb	r2, [r7, #15]
 8006b70:	7bfb      	ldrb	r3, [r7, #15]
 8006b72:	b298      	uxth	r0, r3
 8006b74:	6879      	ldr	r1, [r7, #4]
 8006b76:	4613      	mov	r3, r2
 8006b78:	009b      	lsls	r3, r3, #2
 8006b7a:	4413      	add	r3, r2
 8006b7c:	00db      	lsls	r3, r3, #3
 8006b7e:	440b      	add	r3, r1
 8006b80:	3336      	adds	r3, #54	; 0x36
 8006b82:	4602      	mov	r2, r0
 8006b84:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
 8006b88:	6879      	ldr	r1, [r7, #4]
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	4613      	mov	r3, r2
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4413      	add	r3, r2
 8006b92:	00db      	lsls	r3, r3, #3
 8006b94:	440b      	add	r3, r1
 8006b96:	3303      	adds	r3, #3
 8006b98:	2200      	movs	r2, #0
 8006b9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006b9c:	7bfa      	ldrb	r2, [r7, #15]
 8006b9e:	6879      	ldr	r1, [r7, #4]
 8006ba0:	4613      	mov	r3, r2
 8006ba2:	009b      	lsls	r3, r3, #2
 8006ba4:	4413      	add	r3, r2
 8006ba6:	00db      	lsls	r3, r3, #3
 8006ba8:	440b      	add	r3, r1
 8006baa:	3338      	adds	r3, #56	; 0x38
 8006bac:	2200      	movs	r2, #0
 8006bae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006bb0:	7bfa      	ldrb	r2, [r7, #15]
 8006bb2:	6879      	ldr	r1, [r7, #4]
 8006bb4:	4613      	mov	r3, r2
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	4413      	add	r3, r2
 8006bba:	00db      	lsls	r3, r3, #3
 8006bbc:	440b      	add	r3, r1
 8006bbe:	333c      	adds	r3, #60	; 0x3c
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006bc4:	7bfa      	ldrb	r2, [r7, #15]
 8006bc6:	6879      	ldr	r1, [r7, #4]
 8006bc8:	4613      	mov	r3, r2
 8006bca:	009b      	lsls	r3, r3, #2
 8006bcc:	4413      	add	r3, r2
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	440b      	add	r3, r1
 8006bd2:	3340      	adds	r3, #64	; 0x40
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	73fb      	strb	r3, [r7, #15]
 8006bde:	7bfa      	ldrb	r2, [r7, #15]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d3ad      	bcc.n	8006b44 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006be8:	2300      	movs	r3, #0
 8006bea:	73fb      	strb	r3, [r7, #15]
 8006bec:	e044      	b.n	8006c78 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006bee:	7bfa      	ldrb	r2, [r7, #15]
 8006bf0:	6879      	ldr	r1, [r7, #4]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	4413      	add	r3, r2
 8006bf8:	00db      	lsls	r3, r3, #3
 8006bfa:	440b      	add	r3, r1
 8006bfc:	f203 1369 	addw	r3, r3, #361	; 0x169
 8006c00:	2200      	movs	r2, #0
 8006c02:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006c04:	7bfa      	ldrb	r2, [r7, #15]
 8006c06:	6879      	ldr	r1, [r7, #4]
 8006c08:	4613      	mov	r3, r2
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	4413      	add	r3, r2
 8006c0e:	00db      	lsls	r3, r3, #3
 8006c10:	440b      	add	r3, r1
 8006c12:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006c16:	7bfa      	ldrb	r2, [r7, #15]
 8006c18:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006c1a:	7bfa      	ldrb	r2, [r7, #15]
 8006c1c:	6879      	ldr	r1, [r7, #4]
 8006c1e:	4613      	mov	r3, r2
 8006c20:	009b      	lsls	r3, r3, #2
 8006c22:	4413      	add	r3, r2
 8006c24:	00db      	lsls	r3, r3, #3
 8006c26:	440b      	add	r3, r1
 8006c28:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006c30:	7bfa      	ldrb	r2, [r7, #15]
 8006c32:	6879      	ldr	r1, [r7, #4]
 8006c34:	4613      	mov	r3, r2
 8006c36:	009b      	lsls	r3, r3, #2
 8006c38:	4413      	add	r3, r2
 8006c3a:	00db      	lsls	r3, r3, #3
 8006c3c:	440b      	add	r3, r1
 8006c3e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8006c42:	2200      	movs	r2, #0
 8006c44:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006c46:	7bfa      	ldrb	r2, [r7, #15]
 8006c48:	6879      	ldr	r1, [r7, #4]
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4413      	add	r3, r2
 8006c50:	00db      	lsls	r3, r3, #3
 8006c52:	440b      	add	r3, r1
 8006c54:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8006c58:	2200      	movs	r2, #0
 8006c5a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006c5c:	7bfa      	ldrb	r2, [r7, #15]
 8006c5e:	6879      	ldr	r1, [r7, #4]
 8006c60:	4613      	mov	r3, r2
 8006c62:	009b      	lsls	r3, r3, #2
 8006c64:	4413      	add	r3, r2
 8006c66:	00db      	lsls	r3, r3, #3
 8006c68:	440b      	add	r3, r1
 8006c6a:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8006c6e:	2200      	movs	r2, #0
 8006c70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c72:	7bfb      	ldrb	r3, [r7, #15]
 8006c74:	3301      	adds	r3, #1
 8006c76:	73fb      	strb	r3, [r7, #15]
 8006c78:	7bfa      	ldrb	r2, [r7, #15]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d3b5      	bcc.n	8006bee <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	603b      	str	r3, [r7, #0]
 8006c88:	687e      	ldr	r6, [r7, #4]
 8006c8a:	466d      	mov	r5, sp
 8006c8c:	f106 0410 	add.w	r4, r6, #16
 8006c90:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006c92:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006c94:	6823      	ldr	r3, [r4, #0]
 8006c96:	602b      	str	r3, [r5, #0]
 8006c98:	1d33      	adds	r3, r6, #4
 8006c9a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006c9c:	6838      	ldr	r0, [r7, #0]
 8006c9e:	f003 fce5 	bl	800a66c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8006cb2:	2300      	movs	r3, #0
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006cbc <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d101      	bne.n	8006cd2 <HAL_PCD_Start+0x16>
 8006cce:	2302      	movs	r3, #2
 8006cd0:	e016      	b.n	8006d00 <HAL_PCD_Start+0x44>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2201      	movs	r2, #1
 8006cd6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f003 fc94 	bl	800a60c <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8006ce4:	2101      	movs	r1, #1
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f007 ff5e 	bl	800eba8 <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f006 f979 	bl	800cfe8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3708      	adds	r7, #8
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}

08006d08 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b082      	sub	sp, #8
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f006 f971 	bl	800cffc <USB_ReadInterrupts>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d24:	d102      	bne.n	8006d2c <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f000 faf5 	bl	8007316 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4618      	mov	r0, r3
 8006d32:	f006 f963 	bl	800cffc <USB_ReadInterrupts>
 8006d36:	4603      	mov	r3, r0
 8006d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d40:	d112      	bne.n	8006d68 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006d4a:	b29a      	uxth	r2, r3
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d54:	b292      	uxth	r2, r2
 8006d56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f007 ffbd 	bl	800ecda <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006d60:	2100      	movs	r1, #0
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 f8c7 	bl	8006ef6 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	f006 f945 	bl	800cffc <USB_ReadInterrupts>
 8006d72:	4603      	mov	r3, r0
 8006d74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006d78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006d7c:	d10b      	bne.n	8006d96 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006d86:	b29a      	uxth	r2, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006d90:	b292      	uxth	r2, r2
 8006d92:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	f006 f92e 	bl	800cffc <USB_ReadInterrupts>
 8006da0:	4603      	mov	r3, r0
 8006da2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006daa:	d10b      	bne.n	8006dc4 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006db4:	b29a      	uxth	r2, r3
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006dbe:	b292      	uxth	r2, r2
 8006dc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f006 f917 	bl	800cffc <USB_ReadInterrupts>
 8006dce:	4603      	mov	r3, r0
 8006dd0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dd8:	d126      	bne.n	8006e28 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006de2:	b29a      	uxth	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f022 0204 	bic.w	r2, r2, #4
 8006dec:	b292      	uxth	r2, r2
 8006dee:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006dfa:	b29a      	uxth	r2, r3
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0208 	bic.w	r2, r2, #8
 8006e04:	b292      	uxth	r2, r2
 8006e06:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f007 ff9e 	bl	800ed4c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006e18:	b29a      	uxth	r2, r3
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006e22:	b292      	uxth	r2, r2
 8006e24:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4618      	mov	r0, r3
 8006e2e:	f006 f8e5 	bl	800cffc <USB_ReadInterrupts>
 8006e32:	4603      	mov	r3, r0
 8006e34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e3c:	d126      	bne.n	8006e8c <HAL_PCD_IRQHandler+0x184>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f042 0208 	orr.w	r2, r2, #8
 8006e50:	b292      	uxth	r2, r2
 8006e52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006e5e:	b29a      	uxth	r2, r3
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e68:	b292      	uxth	r2, r2
 8006e6a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f042 0204 	orr.w	r2, r2, #4
 8006e80:	b292      	uxth	r2, r2
 8006e82:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8006e86:	6878      	ldr	r0, [r7, #4]
 8006e88:	f007 ff46 	bl	800ed18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4618      	mov	r0, r3
 8006e92:	f006 f8b3 	bl	800cffc <USB_ReadInterrupts>
 8006e96:	4603      	mov	r3, r0
 8006e98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ea0:	d10e      	bne.n	8006ec0 <HAL_PCD_IRQHandler+0x1b8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006eaa:	b29a      	uxth	r2, r3
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006eb4:	b292      	uxth	r2, r2
 8006eb6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f007 feff 	bl	800ecbe <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f006 f899 	bl	800cffc <USB_ReadInterrupts>
 8006eca:	4603      	mov	r3, r0
 8006ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ed0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ed4:	d10b      	bne.n	8006eee <HAL_PCD_IRQHandler+0x1e6>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ee8:	b292      	uxth	r2, r2
 8006eea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8006eee:	bf00      	nop
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b082      	sub	sp, #8
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
 8006efe:	460b      	mov	r3, r1
 8006f00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d101      	bne.n	8006f10 <HAL_PCD_SetAddress+0x1a>
 8006f0c:	2302      	movs	r3, #2
 8006f0e:	e013      	b.n	8006f38 <HAL_PCD_SetAddress+0x42>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	78fa      	ldrb	r2, [r7, #3]
 8006f1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	78fa      	ldrb	r2, [r7, #3]
 8006f26:	4611      	mov	r1, r2
 8006f28:	4618      	mov	r0, r3
 8006f2a:	f006 f84a 	bl	800cfc2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	4618      	mov	r0, r3
 8006f3a:	3708      	adds	r7, #8
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
 8006f48:	4608      	mov	r0, r1
 8006f4a:	4611      	mov	r1, r2
 8006f4c:	461a      	mov	r2, r3
 8006f4e:	4603      	mov	r3, r0
 8006f50:	70fb      	strb	r3, [r7, #3]
 8006f52:	460b      	mov	r3, r1
 8006f54:	803b      	strh	r3, [r7, #0]
 8006f56:	4613      	mov	r3, r2
 8006f58:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006f5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	da0e      	bge.n	8006f84 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f66:	78fb      	ldrb	r3, [r7, #3]
 8006f68:	f003 0307 	and.w	r3, r3, #7
 8006f6c:	1c5a      	adds	r2, r3, #1
 8006f6e:	4613      	mov	r3, r2
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	4413      	add	r3, r2
 8006f74:	00db      	lsls	r3, r3, #3
 8006f76:	687a      	ldr	r2, [r7, #4]
 8006f78:	4413      	add	r3, r2
 8006f7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	705a      	strb	r2, [r3, #1]
 8006f82:	e00e      	b.n	8006fa2 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f84:	78fb      	ldrb	r3, [r7, #3]
 8006f86:	f003 0207 	and.w	r2, r3, #7
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4413      	add	r3, r2
 8006f90:	00db      	lsls	r3, r3, #3
 8006f92:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	4413      	add	r3, r2
 8006f9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006fa2:	78fb      	ldrb	r3, [r7, #3]
 8006fa4:	f003 0307 	and.w	r3, r3, #7
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006fae:	883a      	ldrh	r2, [r7, #0]
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	78ba      	ldrb	r2, [r7, #2]
 8006fb8:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	785b      	ldrb	r3, [r3, #1]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d004      	beq.n	8006fcc <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	b29a      	uxth	r2, r3
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006fcc:	78bb      	ldrb	r3, [r7, #2]
 8006fce:	2b02      	cmp	r3, #2
 8006fd0:	d102      	bne.n	8006fd8 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006fde:	2b01      	cmp	r3, #1
 8006fe0:	d101      	bne.n	8006fe6 <HAL_PCD_EP_Open+0xa6>
 8006fe2:	2302      	movs	r3, #2
 8006fe4:	e00e      	b.n	8007004 <HAL_PCD_EP_Open+0xc4>
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	68f9      	ldr	r1, [r7, #12]
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f003 fb59 	bl	800a6ac <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8007002:	7afb      	ldrb	r3, [r7, #11]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3710      	adds	r7, #16
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	460b      	mov	r3, r1
 8007016:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007018:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800701c:	2b00      	cmp	r3, #0
 800701e:	da0e      	bge.n	800703e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007020:	78fb      	ldrb	r3, [r7, #3]
 8007022:	f003 0307 	and.w	r3, r3, #7
 8007026:	1c5a      	adds	r2, r3, #1
 8007028:	4613      	mov	r3, r2
 800702a:	009b      	lsls	r3, r3, #2
 800702c:	4413      	add	r3, r2
 800702e:	00db      	lsls	r3, r3, #3
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	4413      	add	r3, r2
 8007034:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2201      	movs	r2, #1
 800703a:	705a      	strb	r2, [r3, #1]
 800703c:	e00e      	b.n	800705c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800703e:	78fb      	ldrb	r3, [r7, #3]
 8007040:	f003 0207 	and.w	r2, r3, #7
 8007044:	4613      	mov	r3, r2
 8007046:	009b      	lsls	r3, r3, #2
 8007048:	4413      	add	r3, r2
 800704a:	00db      	lsls	r3, r3, #3
 800704c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	4413      	add	r3, r2
 8007054:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	2200      	movs	r2, #0
 800705a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800705c:	78fb      	ldrb	r3, [r7, #3]
 800705e:	f003 0307 	and.w	r3, r3, #7
 8007062:	b2da      	uxtb	r2, r3
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800706e:	2b01      	cmp	r3, #1
 8007070:	d101      	bne.n	8007076 <HAL_PCD_EP_Close+0x6a>
 8007072:	2302      	movs	r3, #2
 8007074:	e00e      	b.n	8007094 <HAL_PCD_EP_Close+0x88>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2201      	movs	r2, #1
 800707a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68f9      	ldr	r1, [r7, #12]
 8007084:	4618      	mov	r0, r3
 8007086:	f003 fe7b 	bl	800ad80 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2200      	movs	r2, #0
 800708e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8007092:	2300      	movs	r3, #0
}
 8007094:	4618      	mov	r0, r3
 8007096:	3710      	adds	r7, #16
 8007098:	46bd      	mov	sp, r7
 800709a:	bd80      	pop	{r7, pc}

0800709c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b086      	sub	sp, #24
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	60f8      	str	r0, [r7, #12]
 80070a4:	607a      	str	r2, [r7, #4]
 80070a6:	603b      	str	r3, [r7, #0]
 80070a8:	460b      	mov	r3, r1
 80070aa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80070ac:	7afb      	ldrb	r3, [r7, #11]
 80070ae:	f003 0207 	and.w	r2, r3, #7
 80070b2:	4613      	mov	r3, r2
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	4413      	add	r3, r2
 80070b8:	00db      	lsls	r3, r3, #3
 80070ba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	4413      	add	r3, r2
 80070c2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	687a      	ldr	r2, [r7, #4]
 80070c8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	2200      	movs	r2, #0
 80070d4:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	2200      	movs	r2, #0
 80070da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070dc:	7afb      	ldrb	r3, [r7, #11]
 80070de:	f003 0307 	and.w	r3, r3, #7
 80070e2:	b2da      	uxtb	r2, r3
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80070e8:	7afb      	ldrb	r3, [r7, #11]
 80070ea:	f003 0307 	and.w	r3, r3, #7
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d106      	bne.n	8007100 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	6979      	ldr	r1, [r7, #20]
 80070f8:	4618      	mov	r0, r3
 80070fa:	f004 f82d 	bl	800b158 <USB_EPStartXfer>
 80070fe:	e005      	b.n	800710c <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	6979      	ldr	r1, [r7, #20]
 8007106:	4618      	mov	r0, r3
 8007108:	f004 f826 	bl	800b158 <USB_EPStartXfer>
  }

  return HAL_OK;
 800710c:	2300      	movs	r3, #0
}
 800710e:	4618      	mov	r0, r3
 8007110:	3718      	adds	r7, #24
 8007112:	46bd      	mov	sp, r7
 8007114:	bd80      	pop	{r7, pc}

08007116 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007116:	b480      	push	{r7}
 8007118:	b083      	sub	sp, #12
 800711a:	af00      	add	r7, sp, #0
 800711c:	6078      	str	r0, [r7, #4]
 800711e:	460b      	mov	r3, r1
 8007120:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007122:	78fb      	ldrb	r3, [r7, #3]
 8007124:	f003 0207 	and.w	r2, r3, #7
 8007128:	6879      	ldr	r1, [r7, #4]
 800712a:	4613      	mov	r3, r2
 800712c:	009b      	lsls	r3, r3, #2
 800712e:	4413      	add	r3, r2
 8007130:	00db      	lsls	r3, r3, #3
 8007132:	440b      	add	r3, r1
 8007134:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8007138:	681b      	ldr	r3, [r3, #0]
}
 800713a:	4618      	mov	r0, r3
 800713c:	370c      	adds	r7, #12
 800713e:	46bd      	mov	sp, r7
 8007140:	bc80      	pop	{r7}
 8007142:	4770      	bx	lr

08007144 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007144:	b580      	push	{r7, lr}
 8007146:	b086      	sub	sp, #24
 8007148:	af00      	add	r7, sp, #0
 800714a:	60f8      	str	r0, [r7, #12]
 800714c:	607a      	str	r2, [r7, #4]
 800714e:	603b      	str	r3, [r7, #0]
 8007150:	460b      	mov	r3, r1
 8007152:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007154:	7afb      	ldrb	r3, [r7, #11]
 8007156:	f003 0307 	and.w	r3, r3, #7
 800715a:	1c5a      	adds	r2, r3, #1
 800715c:	4613      	mov	r3, r2
 800715e:	009b      	lsls	r3, r3, #2
 8007160:	4413      	add	r3, r2
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	68fa      	ldr	r2, [r7, #12]
 8007166:	4413      	add	r3, r2
 8007168:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	687a      	ldr	r2, [r7, #4]
 800716e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	2201      	movs	r2, #1
 800717a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007184:	697b      	ldr	r3, [r7, #20]
 8007186:	2200      	movs	r2, #0
 8007188:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800718a:	697b      	ldr	r3, [r7, #20]
 800718c:	2201      	movs	r2, #1
 800718e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007190:	7afb      	ldrb	r3, [r7, #11]
 8007192:	f003 0307 	and.w	r3, r3, #7
 8007196:	b2da      	uxtb	r2, r3
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800719c:	7afb      	ldrb	r3, [r7, #11]
 800719e:	f003 0307 	and.w	r3, r3, #7
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d106      	bne.n	80071b4 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	6979      	ldr	r1, [r7, #20]
 80071ac:	4618      	mov	r0, r3
 80071ae:	f003 ffd3 	bl	800b158 <USB_EPStartXfer>
 80071b2:	e005      	b.n	80071c0 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	6979      	ldr	r1, [r7, #20]
 80071ba:	4618      	mov	r0, r3
 80071bc:	f003 ffcc 	bl	800b158 <USB_EPStartXfer>
  }

  return HAL_OK;
 80071c0:	2300      	movs	r3, #0
}
 80071c2:	4618      	mov	r0, r3
 80071c4:	3718      	adds	r7, #24
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd80      	pop	{r7, pc}

080071ca <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b084      	sub	sp, #16
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	6078      	str	r0, [r7, #4]
 80071d2:	460b      	mov	r3, r1
 80071d4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80071d6:	78fb      	ldrb	r3, [r7, #3]
 80071d8:	f003 0207 	and.w	r2, r3, #7
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d901      	bls.n	80071e8 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80071e4:	2301      	movs	r3, #1
 80071e6:	e03e      	b.n	8007266 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80071e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	da0e      	bge.n	800720e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071f0:	78fb      	ldrb	r3, [r7, #3]
 80071f2:	f003 0307 	and.w	r3, r3, #7
 80071f6:	1c5a      	adds	r2, r3, #1
 80071f8:	4613      	mov	r3, r2
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	4413      	add	r3, r2
 80071fe:	00db      	lsls	r3, r3, #3
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	4413      	add	r3, r2
 8007204:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2201      	movs	r2, #1
 800720a:	705a      	strb	r2, [r3, #1]
 800720c:	e00c      	b.n	8007228 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800720e:	78fa      	ldrb	r2, [r7, #3]
 8007210:	4613      	mov	r3, r2
 8007212:	009b      	lsls	r3, r3, #2
 8007214:	4413      	add	r3, r2
 8007216:	00db      	lsls	r3, r3, #3
 8007218:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800721c:	687a      	ldr	r2, [r7, #4]
 800721e:	4413      	add	r3, r2
 8007220:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2201      	movs	r2, #1
 800722c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800722e:	78fb      	ldrb	r3, [r7, #3]
 8007230:	f003 0307 	and.w	r3, r3, #7
 8007234:	b2da      	uxtb	r2, r3
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007240:	2b01      	cmp	r3, #1
 8007242:	d101      	bne.n	8007248 <HAL_PCD_EP_SetStall+0x7e>
 8007244:	2302      	movs	r3, #2
 8007246:	e00e      	b.n	8007266 <HAL_PCD_EP_SetStall+0x9c>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2201      	movs	r2, #1
 800724c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	68f9      	ldr	r1, [r7, #12]
 8007256:	4618      	mov	r0, r3
 8007258:	f005 fdb6 	bl	800cdc8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2200      	movs	r2, #0
 8007260:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	3710      	adds	r7, #16
 800726a:	46bd      	mov	sp, r7
 800726c:	bd80      	pop	{r7, pc}

0800726e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800726e:	b580      	push	{r7, lr}
 8007270:	b084      	sub	sp, #16
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
 8007276:	460b      	mov	r3, r1
 8007278:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800727a:	78fb      	ldrb	r3, [r7, #3]
 800727c:	f003 020f 	and.w	r2, r3, #15
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	429a      	cmp	r2, r3
 8007286:	d901      	bls.n	800728c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	e040      	b.n	800730e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800728c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007290:	2b00      	cmp	r3, #0
 8007292:	da0e      	bge.n	80072b2 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007294:	78fb      	ldrb	r3, [r7, #3]
 8007296:	f003 0307 	and.w	r3, r3, #7
 800729a:	1c5a      	adds	r2, r3, #1
 800729c:	4613      	mov	r3, r2
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	00db      	lsls	r3, r3, #3
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	4413      	add	r3, r2
 80072a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2201      	movs	r2, #1
 80072ae:	705a      	strb	r2, [r3, #1]
 80072b0:	e00e      	b.n	80072d0 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072b2:	78fb      	ldrb	r3, [r7, #3]
 80072b4:	f003 0207 	and.w	r2, r3, #7
 80072b8:	4613      	mov	r3, r2
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	4413      	add	r3, r2
 80072be:	00db      	lsls	r3, r3, #3
 80072c0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	4413      	add	r3, r2
 80072c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2200      	movs	r2, #0
 80072ce:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072d6:	78fb      	ldrb	r3, [r7, #3]
 80072d8:	f003 0307 	and.w	r3, r3, #7
 80072dc:	b2da      	uxtb	r2, r3
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80072e8:	2b01      	cmp	r3, #1
 80072ea:	d101      	bne.n	80072f0 <HAL_PCD_EP_ClrStall+0x82>
 80072ec:	2302      	movs	r3, #2
 80072ee:	e00e      	b.n	800730e <HAL_PCD_EP_ClrStall+0xa0>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	68f9      	ldr	r1, [r7, #12]
 80072fe:	4618      	mov	r0, r3
 8007300:	f005 fdb2 	bl	800ce68 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2200      	movs	r2, #0
 8007308:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800730c:	2300      	movs	r3, #0
}
 800730e:	4618      	mov	r0, r3
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007316:	b580      	push	{r7, lr}
 8007318:	b08e      	sub	sp, #56	; 0x38
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800731e:	e2ec      	b.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007328:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800732a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800732c:	b2db      	uxtb	r3, r3
 800732e:	f003 030f 	and.w	r3, r3, #15
 8007332:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8007336:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800733a:	2b00      	cmp	r3, #0
 800733c:	f040 8161 	bne.w	8007602 <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007340:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007342:	f003 0310 	and.w	r3, r3, #16
 8007346:	2b00      	cmp	r3, #0
 8007348:	d152      	bne.n	80073f0 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	881b      	ldrh	r3, [r3, #0]
 8007350:	b29b      	uxth	r3, r3
 8007352:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800735a:	81fb      	strh	r3, [r7, #14]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	89fb      	ldrh	r3, [r7, #14]
 8007362:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007366:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800736a:	b29b      	uxth	r3, r3
 800736c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	3328      	adds	r3, #40	; 0x28
 8007372:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800737c:	b29b      	uxth	r3, r3
 800737e:	461a      	mov	r2, r3
 8007380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	00db      	lsls	r3, r3, #3
 8007386:	4413      	add	r3, r2
 8007388:	3302      	adds	r3, #2
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	6812      	ldr	r2, [r2, #0]
 8007390:	4413      	add	r3, r2
 8007392:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007396:	881b      	ldrh	r3, [r3, #0]
 8007398:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800739c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800739e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80073a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a2:	695a      	ldr	r2, [r3, #20]
 80073a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073a6:	69db      	ldr	r3, [r3, #28]
 80073a8:	441a      	add	r2, r3
 80073aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ac:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80073ae:	2100      	movs	r1, #0
 80073b0:	6878      	ldr	r0, [r7, #4]
 80073b2:	f007 fc6a 	bl	800ec8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80073bc:	b2db      	uxtb	r3, r3
 80073be:	2b00      	cmp	r3, #0
 80073c0:	f000 829b 	beq.w	80078fa <PCD_EP_ISR_Handler+0x5e4>
 80073c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c6:	699b      	ldr	r3, [r3, #24]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f040 8296 	bne.w	80078fa <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	b292      	uxth	r2, r2
 80073e2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80073ee:	e284      	b.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80073f6:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	881b      	ldrh	r3, [r3, #0]
 80073fe:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007400:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007402:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007406:	2b00      	cmp	r3, #0
 8007408:	d034      	beq.n	8007474 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007412:	b29b      	uxth	r3, r3
 8007414:	461a      	mov	r2, r3
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	00db      	lsls	r3, r3, #3
 800741c:	4413      	add	r3, r2
 800741e:	3306      	adds	r3, #6
 8007420:	005b      	lsls	r3, r3, #1
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	6812      	ldr	r2, [r2, #0]
 8007426:	4413      	add	r3, r2
 8007428:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800742c:	881b      	ldrh	r3, [r3, #0]
 800742e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007434:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8007440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007442:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007446:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007448:	b29b      	uxth	r3, r3
 800744a:	f005 fe2b 	bl	800d0a4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	b29a      	uxth	r2, r3
 8007456:	f640 738f 	movw	r3, #3983	; 0xf8f
 800745a:	4013      	ands	r3, r2
 800745c:	823b      	strh	r3, [r7, #16]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	8a3a      	ldrh	r2, [r7, #16]
 8007464:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007468:	b292      	uxth	r2, r2
 800746a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	f007 fbdf 	bl	800ec30 <HAL_PCD_SetupStageCallback>
 8007472:	e242      	b.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007474:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8007478:	2b00      	cmp	r3, #0
 800747a:	f280 823e 	bge.w	80078fa <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	881b      	ldrh	r3, [r3, #0]
 8007484:	b29a      	uxth	r2, r3
 8007486:	f640 738f 	movw	r3, #3983	; 0xf8f
 800748a:	4013      	ands	r3, r2
 800748c:	83bb      	strh	r3, [r7, #28]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	8bba      	ldrh	r2, [r7, #28]
 8007494:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007498:	b292      	uxth	r2, r2
 800749a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	461a      	mov	r2, r3
 80074a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074aa:	781b      	ldrb	r3, [r3, #0]
 80074ac:	00db      	lsls	r3, r3, #3
 80074ae:	4413      	add	r3, r2
 80074b0:	3306      	adds	r3, #6
 80074b2:	005b      	lsls	r3, r3, #1
 80074b4:	687a      	ldr	r2, [r7, #4]
 80074b6:	6812      	ldr	r2, [r2, #0]
 80074b8:	4413      	add	r3, r2
 80074ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80074be:	881b      	ldrh	r3, [r3, #0]
 80074c0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80074c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c6:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80074c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074ca:	69db      	ldr	r3, [r3, #28]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d019      	beq.n	8007504 <PCD_EP_ISR_Handler+0x1ee>
 80074d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d2:	695b      	ldr	r3, [r3, #20]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d015      	beq.n	8007504 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6818      	ldr	r0, [r3, #0]
 80074dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074de:	6959      	ldr	r1, [r3, #20]
 80074e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80074e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80074e8:	b29b      	uxth	r3, r3
 80074ea:	f005 fddb 	bl	800d0a4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80074ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f0:	695a      	ldr	r2, [r3, #20]
 80074f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f4:	69db      	ldr	r3, [r3, #28]
 80074f6:	441a      	add	r2, r3
 80074f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fa:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80074fc:	2100      	movs	r1, #0
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f007 fba8 	bl	800ec54 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	881b      	ldrh	r3, [r3, #0]
 800750a:	b29b      	uxth	r3, r3
 800750c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007510:	2b00      	cmp	r3, #0
 8007512:	f040 81f2 	bne.w	80078fa <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	61bb      	str	r3, [r7, #24]
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007524:	b29b      	uxth	r3, r3
 8007526:	461a      	mov	r2, r3
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	4413      	add	r3, r2
 800752c:	61bb      	str	r3, [r7, #24]
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007534:	617b      	str	r3, [r7, #20]
 8007536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007538:	691b      	ldr	r3, [r3, #16]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d112      	bne.n	8007564 <PCD_EP_ISR_Handler+0x24e>
 800753e:	697b      	ldr	r3, [r7, #20]
 8007540:	881b      	ldrh	r3, [r3, #0]
 8007542:	b29b      	uxth	r3, r3
 8007544:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007548:	b29a      	uxth	r2, r3
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	801a      	strh	r2, [r3, #0]
 800754e:	697b      	ldr	r3, [r7, #20]
 8007550:	881b      	ldrh	r3, [r3, #0]
 8007552:	b29b      	uxth	r3, r3
 8007554:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007558:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800755c:	b29a      	uxth	r2, r3
 800755e:	697b      	ldr	r3, [r7, #20]
 8007560:	801a      	strh	r2, [r3, #0]
 8007562:	e02f      	b.n	80075c4 <PCD_EP_ISR_Handler+0x2ae>
 8007564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007566:	691b      	ldr	r3, [r3, #16]
 8007568:	2b3e      	cmp	r3, #62	; 0x3e
 800756a:	d813      	bhi.n	8007594 <PCD_EP_ISR_Handler+0x27e>
 800756c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800756e:	691b      	ldr	r3, [r3, #16]
 8007570:	085b      	lsrs	r3, r3, #1
 8007572:	633b      	str	r3, [r7, #48]	; 0x30
 8007574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	2b00      	cmp	r3, #0
 800757e:	d002      	beq.n	8007586 <PCD_EP_ISR_Handler+0x270>
 8007580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007582:	3301      	adds	r3, #1
 8007584:	633b      	str	r3, [r7, #48]	; 0x30
 8007586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007588:	b29b      	uxth	r3, r3
 800758a:	029b      	lsls	r3, r3, #10
 800758c:	b29a      	uxth	r2, r3
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	801a      	strh	r2, [r3, #0]
 8007592:	e017      	b.n	80075c4 <PCD_EP_ISR_Handler+0x2ae>
 8007594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007596:	691b      	ldr	r3, [r3, #16]
 8007598:	095b      	lsrs	r3, r3, #5
 800759a:	633b      	str	r3, [r7, #48]	; 0x30
 800759c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800759e:	691b      	ldr	r3, [r3, #16]
 80075a0:	f003 031f 	and.w	r3, r3, #31
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d102      	bne.n	80075ae <PCD_EP_ISR_Handler+0x298>
 80075a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075aa:	3b01      	subs	r3, #1
 80075ac:	633b      	str	r3, [r7, #48]	; 0x30
 80075ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	029b      	lsls	r3, r3, #10
 80075b4:	b29b      	uxth	r3, r3
 80075b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075be:	b29a      	uxth	r2, r3
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	881b      	ldrh	r3, [r3, #0]
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075d4:	827b      	strh	r3, [r7, #18]
 80075d6:	8a7b      	ldrh	r3, [r7, #18]
 80075d8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80075dc:	827b      	strh	r3, [r7, #18]
 80075de:	8a7b      	ldrh	r3, [r7, #18]
 80075e0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80075e4:	827b      	strh	r3, [r7, #18]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	8a7b      	ldrh	r3, [r7, #18]
 80075ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80075f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80075f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80075f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075fc:	b29b      	uxth	r3, r3
 80075fe:	8013      	strh	r3, [r2, #0]
 8007600:	e17b      	b.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	461a      	mov	r2, r3
 8007608:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800760c:	009b      	lsls	r3, r3, #2
 800760e:	4413      	add	r3, r2
 8007610:	881b      	ldrh	r3, [r3, #0]
 8007612:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007614:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8007618:	2b00      	cmp	r3, #0
 800761a:	f280 80ea 	bge.w	80077f2 <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4413      	add	r3, r2
 800762c:	881b      	ldrh	r3, [r3, #0]
 800762e:	b29a      	uxth	r2, r3
 8007630:	f640 738f 	movw	r3, #3983	; 0xf8f
 8007634:	4013      	ands	r3, r2
 8007636:	853b      	strh	r3, [r7, #40]	; 0x28
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	461a      	mov	r2, r3
 800763e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007642:	009b      	lsls	r3, r3, #2
 8007644:	4413      	add	r3, r2
 8007646:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8007648:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800764c:	b292      	uxth	r2, r2
 800764e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007650:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8007654:	4613      	mov	r3, r2
 8007656:	009b      	lsls	r3, r3, #2
 8007658:	4413      	add	r3, r2
 800765a:	00db      	lsls	r3, r3, #3
 800765c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	4413      	add	r3, r2
 8007664:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007668:	7b1b      	ldrb	r3, [r3, #12]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d122      	bne.n	80076b4 <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007676:	b29b      	uxth	r3, r3
 8007678:	461a      	mov	r2, r3
 800767a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800767c:	781b      	ldrb	r3, [r3, #0]
 800767e:	00db      	lsls	r3, r3, #3
 8007680:	4413      	add	r3, r2
 8007682:	3306      	adds	r3, #6
 8007684:	005b      	lsls	r3, r3, #1
 8007686:	687a      	ldr	r2, [r7, #4]
 8007688:	6812      	ldr	r2, [r2, #0]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007690:	881b      	ldrh	r3, [r3, #0]
 8007692:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007696:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8007698:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800769a:	2b00      	cmp	r3, #0
 800769c:	f000 8087 	beq.w	80077ae <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6818      	ldr	r0, [r3, #0]
 80076a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a6:	6959      	ldr	r1, [r3, #20]
 80076a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076aa:	88da      	ldrh	r2, [r3, #6]
 80076ac:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80076ae:	f005 fcf9 	bl	800d0a4 <USB_ReadPMA>
 80076b2:	e07c      	b.n	80077ae <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80076b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b6:	78db      	ldrb	r3, [r3, #3]
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d108      	bne.n	80076ce <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80076bc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80076be:	461a      	mov	r2, r3
 80076c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 f927 	bl	8007916 <HAL_PCD_EP_DB_Receive>
 80076c8:	4603      	mov	r3, r0
 80076ca:	86fb      	strh	r3, [r7, #54]	; 0x36
 80076cc:	e06f      	b.n	80077ae <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	461a      	mov	r2, r3
 80076d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	009b      	lsls	r3, r3, #2
 80076da:	4413      	add	r3, r2
 80076dc:	881b      	ldrh	r3, [r3, #0]
 80076de:	b29b      	uxth	r3, r3
 80076e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076e8:	847b      	strh	r3, [r7, #34]	; 0x22
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	461a      	mov	r2, r3
 80076f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f2:	781b      	ldrb	r3, [r3, #0]
 80076f4:	009b      	lsls	r3, r3, #2
 80076f6:	441a      	add	r2, r3
 80076f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80076fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80076fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007702:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007706:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800770a:	b29b      	uxth	r3, r3
 800770c:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	461a      	mov	r2, r3
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	009b      	lsls	r3, r3, #2
 800771a:	4413      	add	r3, r2
 800771c:	881b      	ldrh	r3, [r3, #0]
 800771e:	b29b      	uxth	r3, r3
 8007720:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007724:	2b00      	cmp	r3, #0
 8007726:	d021      	beq.n	800776c <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007730:	b29b      	uxth	r3, r3
 8007732:	461a      	mov	r2, r3
 8007734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	00db      	lsls	r3, r3, #3
 800773a:	4413      	add	r3, r2
 800773c:	3302      	adds	r3, #2
 800773e:	005b      	lsls	r3, r3, #1
 8007740:	687a      	ldr	r2, [r7, #4]
 8007742:	6812      	ldr	r2, [r2, #0]
 8007744:	4413      	add	r3, r2
 8007746:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800774a:	881b      	ldrh	r3, [r3, #0]
 800774c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007750:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8007752:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007754:	2b00      	cmp	r3, #0
 8007756:	d02a      	beq.n	80077ae <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	6818      	ldr	r0, [r3, #0]
 800775c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800775e:	6959      	ldr	r1, [r3, #20]
 8007760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007762:	891a      	ldrh	r2, [r3, #8]
 8007764:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007766:	f005 fc9d 	bl	800d0a4 <USB_ReadPMA>
 800776a:	e020      	b.n	80077ae <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007774:	b29b      	uxth	r3, r3
 8007776:	461a      	mov	r2, r3
 8007778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800777a:	781b      	ldrb	r3, [r3, #0]
 800777c:	00db      	lsls	r3, r3, #3
 800777e:	4413      	add	r3, r2
 8007780:	3306      	adds	r3, #6
 8007782:	005b      	lsls	r3, r3, #1
 8007784:	687a      	ldr	r2, [r7, #4]
 8007786:	6812      	ldr	r2, [r2, #0]
 8007788:	4413      	add	r3, r2
 800778a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800778e:	881b      	ldrh	r3, [r3, #0]
 8007790:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007794:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8007796:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007798:	2b00      	cmp	r3, #0
 800779a:	d008      	beq.n	80077ae <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6818      	ldr	r0, [r3, #0]
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	6959      	ldr	r1, [r3, #20]
 80077a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a6:	895a      	ldrh	r2, [r3, #10]
 80077a8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80077aa:	f005 fc7b 	bl	800d0a4 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80077ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b0:	69da      	ldr	r2, [r3, #28]
 80077b2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80077b4:	441a      	add	r2, r3
 80077b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077b8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80077ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077bc:	695a      	ldr	r2, [r3, #20]
 80077be:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80077c0:	441a      	add	r2, r3
 80077c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c4:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80077c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d004      	beq.n	80077d8 <PCD_EP_ISR_Handler+0x4c2>
 80077ce:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80077d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	429a      	cmp	r2, r3
 80077d6:	d206      	bcs.n	80077e6 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80077d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077da:	781b      	ldrb	r3, [r3, #0]
 80077dc:	4619      	mov	r1, r3
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f007 fa38 	bl	800ec54 <HAL_PCD_DataOutStageCallback>
 80077e4:	e005      	b.n	80077f2 <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80077ec:	4618      	mov	r0, r3
 80077ee:	f003 fcb3 	bl	800b158 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80077f2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80077f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d07e      	beq.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 80077fc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007800:	1c5a      	adds	r2, r3, #1
 8007802:	4613      	mov	r3, r2
 8007804:	009b      	lsls	r3, r3, #2
 8007806:	4413      	add	r3, r2
 8007808:	00db      	lsls	r3, r3, #3
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	4413      	add	r3, r2
 800780e:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800781a:	009b      	lsls	r3, r3, #2
 800781c:	4413      	add	r3, r2
 800781e:	881b      	ldrh	r3, [r3, #0]
 8007820:	b29b      	uxth	r3, r3
 8007822:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8007826:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800782a:	843b      	strh	r3, [r7, #32]
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	461a      	mov	r2, r3
 8007832:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8007836:	009b      	lsls	r3, r3, #2
 8007838:	441a      	add	r2, r3
 800783a:	8c3b      	ldrh	r3, [r7, #32]
 800783c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007840:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007844:	b29b      	uxth	r3, r3
 8007846:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 8007848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784a:	78db      	ldrb	r3, [r3, #3]
 800784c:	2b03      	cmp	r3, #3
 800784e:	d00c      	beq.n	800786a <PCD_EP_ISR_Handler+0x554>
 8007850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007852:	78db      	ldrb	r3, [r3, #3]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d008      	beq.n	800786a <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8007858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785a:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 800785c:	2b02      	cmp	r3, #2
 800785e:	d146      	bne.n	80078ee <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8007860:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007866:	2b00      	cmp	r3, #0
 8007868:	d141      	bne.n	80078ee <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007872:	b29b      	uxth	r3, r3
 8007874:	461a      	mov	r2, r3
 8007876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	00db      	lsls	r3, r3, #3
 800787c:	4413      	add	r3, r2
 800787e:	3302      	adds	r3, #2
 8007880:	005b      	lsls	r3, r3, #1
 8007882:	687a      	ldr	r2, [r7, #4]
 8007884:	6812      	ldr	r2, [r2, #0]
 8007886:	4413      	add	r3, r2
 8007888:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800788c:	881b      	ldrh	r3, [r3, #0]
 800788e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007892:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 8007894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007896:	699a      	ldr	r2, [r3, #24]
 8007898:	8bfb      	ldrh	r3, [r7, #30]
 800789a:	429a      	cmp	r2, r3
 800789c:	d906      	bls.n	80078ac <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 800789e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	8bfb      	ldrh	r3, [r7, #30]
 80078a4:	1ad2      	subs	r2, r2, r3
 80078a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078a8:	619a      	str	r2, [r3, #24]
 80078aa:	e002      	b.n	80078b2 <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 80078ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ae:	2200      	movs	r2, #0
 80078b0:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80078b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b4:	699b      	ldr	r3, [r3, #24]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d106      	bne.n	80078c8 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80078ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	4619      	mov	r1, r3
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f007 f9e2 	bl	800ec8a <HAL_PCD_DataInStageCallback>
 80078c6:	e018      	b.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80078c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ca:	695a      	ldr	r2, [r3, #20]
 80078cc:	8bfb      	ldrh	r3, [r7, #30]
 80078ce:	441a      	add	r2, r3
 80078d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d2:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80078d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078d6:	69da      	ldr	r2, [r3, #28]
 80078d8:	8bfb      	ldrh	r3, [r7, #30]
 80078da:	441a      	add	r2, r3
 80078dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078de:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80078e6:	4618      	mov	r0, r3
 80078e8:	f003 fc36 	bl	800b158 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 80078ec:	e005      	b.n	80078fa <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80078ee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80078f0:	461a      	mov	r2, r3
 80078f2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f91b 	bl	8007b30 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007902:	b29b      	uxth	r3, r3
 8007904:	b21b      	sxth	r3, r3
 8007906:	2b00      	cmp	r3, #0
 8007908:	f6ff ad0a 	blt.w	8007320 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800790c:	2300      	movs	r3, #0
}
 800790e:	4618      	mov	r0, r3
 8007910:	3738      	adds	r7, #56	; 0x38
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}

08007916 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007916:	b580      	push	{r7, lr}
 8007918:	b088      	sub	sp, #32
 800791a:	af00      	add	r7, sp, #0
 800791c:	60f8      	str	r0, [r7, #12]
 800791e:	60b9      	str	r1, [r7, #8]
 8007920:	4613      	mov	r3, r2
 8007922:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007924:	88fb      	ldrh	r3, [r7, #6]
 8007926:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800792a:	2b00      	cmp	r3, #0
 800792c:	d07e      	beq.n	8007a2c <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007936:	b29b      	uxth	r3, r3
 8007938:	461a      	mov	r2, r3
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	781b      	ldrb	r3, [r3, #0]
 800793e:	00db      	lsls	r3, r3, #3
 8007940:	4413      	add	r3, r2
 8007942:	3302      	adds	r3, #2
 8007944:	005b      	lsls	r3, r3, #1
 8007946:	68fa      	ldr	r2, [r7, #12]
 8007948:	6812      	ldr	r2, [r2, #0]
 800794a:	4413      	add	r3, r2
 800794c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007950:	881b      	ldrh	r3, [r3, #0]
 8007952:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007956:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	699a      	ldr	r2, [r3, #24]
 800795c:	8b7b      	ldrh	r3, [r7, #26]
 800795e:	429a      	cmp	r2, r3
 8007960:	d306      	bcc.n	8007970 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	699a      	ldr	r2, [r3, #24]
 8007966:	8b7b      	ldrh	r3, [r7, #26]
 8007968:	1ad2      	subs	r2, r2, r3
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	619a      	str	r2, [r3, #24]
 800796e:	e002      	b.n	8007976 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8007970:	68bb      	ldr	r3, [r7, #8]
 8007972:	2200      	movs	r2, #0
 8007974:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d123      	bne.n	80079c6 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	781b      	ldrb	r3, [r3, #0]
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	4413      	add	r3, r2
 800798c:	881b      	ldrh	r3, [r3, #0]
 800798e:	b29b      	uxth	r3, r3
 8007990:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007998:	833b      	strh	r3, [r7, #24]
 800799a:	8b3b      	ldrh	r3, [r7, #24]
 800799c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80079a0:	833b      	strh	r3, [r7, #24]
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	461a      	mov	r2, r3
 80079a8:	68bb      	ldr	r3, [r7, #8]
 80079aa:	781b      	ldrb	r3, [r3, #0]
 80079ac:	009b      	lsls	r3, r3, #2
 80079ae:	441a      	add	r2, r3
 80079b0:	8b3b      	ldrh	r3, [r7, #24]
 80079b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80079b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80079ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80079be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80079c6:	88fb      	ldrh	r3, [r7, #6]
 80079c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d01f      	beq.n	8007a10 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	461a      	mov	r2, r3
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	781b      	ldrb	r3, [r3, #0]
 80079da:	009b      	lsls	r3, r3, #2
 80079dc:	4413      	add	r3, r2
 80079de:	881b      	ldrh	r3, [r3, #0]
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ea:	82fb      	strh	r3, [r7, #22]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	461a      	mov	r2, r3
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	781b      	ldrb	r3, [r3, #0]
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	441a      	add	r2, r3
 80079fa:	8afb      	ldrh	r3, [r7, #22]
 80079fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007a0c:	b29b      	uxth	r3, r3
 8007a0e:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007a10:	8b7b      	ldrh	r3, [r7, #26]
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	f000 8087 	beq.w	8007b26 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	6818      	ldr	r0, [r3, #0]
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	6959      	ldr	r1, [r3, #20]
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	891a      	ldrh	r2, [r3, #8]
 8007a24:	8b7b      	ldrh	r3, [r7, #26]
 8007a26:	f005 fb3d 	bl	800d0a4 <USB_ReadPMA>
 8007a2a:	e07c      	b.n	8007b26 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	461a      	mov	r2, r3
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	00db      	lsls	r3, r3, #3
 8007a3e:	4413      	add	r3, r2
 8007a40:	3306      	adds	r3, #6
 8007a42:	005b      	lsls	r3, r3, #1
 8007a44:	68fa      	ldr	r2, [r7, #12]
 8007a46:	6812      	ldr	r2, [r2, #0]
 8007a48:	4413      	add	r3, r2
 8007a4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a4e:	881b      	ldrh	r3, [r3, #0]
 8007a50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a54:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	699a      	ldr	r2, [r3, #24]
 8007a5a:	8b7b      	ldrh	r3, [r7, #26]
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d306      	bcc.n	8007a6e <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	699a      	ldr	r2, [r3, #24]
 8007a64:	8b7b      	ldrh	r3, [r7, #26]
 8007a66:	1ad2      	subs	r2, r2, r3
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	619a      	str	r2, [r3, #24]
 8007a6c:	e002      	b.n	8007a74 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	2200      	movs	r2, #0
 8007a72:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	699b      	ldr	r3, [r3, #24]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d123      	bne.n	8007ac4 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	461a      	mov	r2, r3
 8007a82:	68bb      	ldr	r3, [r7, #8]
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	009b      	lsls	r3, r3, #2
 8007a88:	4413      	add	r3, r2
 8007a8a:	881b      	ldrh	r3, [r3, #0]
 8007a8c:	b29b      	uxth	r3, r3
 8007a8e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a96:	83fb      	strh	r3, [r7, #30]
 8007a98:	8bfb      	ldrh	r3, [r7, #30]
 8007a9a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007a9e:	83fb      	strh	r3, [r7, #30]
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	781b      	ldrb	r3, [r3, #0]
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	441a      	add	r2, r3
 8007aae:	8bfb      	ldrh	r3, [r7, #30]
 8007ab0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ab4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ab8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007abc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ac0:	b29b      	uxth	r3, r3
 8007ac2:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8007ac4:	88fb      	ldrh	r3, [r7, #6]
 8007ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d11f      	bne.n	8007b0e <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	461a      	mov	r2, r3
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	781b      	ldrb	r3, [r3, #0]
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	881b      	ldrh	r3, [r3, #0]
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ae4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ae8:	83bb      	strh	r3, [r7, #28]
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	461a      	mov	r2, r3
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	781b      	ldrb	r3, [r3, #0]
 8007af4:	009b      	lsls	r3, r3, #2
 8007af6:	441a      	add	r2, r3
 8007af8:	8bbb      	ldrh	r3, [r7, #28]
 8007afa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007afe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b06:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007b0e:	8b7b      	ldrh	r3, [r7, #26]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d008      	beq.n	8007b26 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6818      	ldr	r0, [r3, #0]
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	6959      	ldr	r1, [r3, #20]
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	895a      	ldrh	r2, [r3, #10]
 8007b20:	8b7b      	ldrh	r3, [r7, #26]
 8007b22:	f005 fabf 	bl	800d0a4 <USB_ReadPMA>
    }
  }

  return count;
 8007b26:	8b7b      	ldrh	r3, [r7, #26]
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3720      	adds	r7, #32
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b0a2      	sub	sp, #136	; 0x88
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	4613      	mov	r3, r2
 8007b3c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007b3e:	88fb      	ldrh	r3, [r7, #6]
 8007b40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	f000 81c7 	beq.w	8007ed8 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	461a      	mov	r2, r3
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	00db      	lsls	r3, r3, #3
 8007b5c:	4413      	add	r3, r2
 8007b5e:	3302      	adds	r3, #2
 8007b60:	005b      	lsls	r3, r3, #1
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	6812      	ldr	r2, [r2, #0]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007b6c:	881b      	ldrh	r3, [r3, #0]
 8007b6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b72:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	699a      	ldr	r2, [r3, #24]
 8007b7a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d907      	bls.n	8007b92 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	699a      	ldr	r2, [r3, #24]
 8007b86:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007b8a:	1ad2      	subs	r2, r2, r3
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	619a      	str	r2, [r3, #24]
 8007b90:	e002      	b.n	8007b98 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8007b92:	68bb      	ldr	r3, [r7, #8]
 8007b94:	2200      	movs	r2, #0
 8007b96:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	f040 80b9 	bne.w	8007d14 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007ba2:	68bb      	ldr	r3, [r7, #8]
 8007ba4:	785b      	ldrb	r3, [r3, #1]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d126      	bne.n	8007bf8 <HAL_PCD_EP_DB_Transmit+0xc8>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	62bb      	str	r3, [r7, #40]	; 0x28
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007bb8:	b29b      	uxth	r3, r3
 8007bba:	461a      	mov	r2, r3
 8007bbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bbe:	4413      	add	r3, r2
 8007bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	011a      	lsls	r2, r3, #4
 8007bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007bca:	4413      	add	r3, r2
 8007bcc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007bd0:	627b      	str	r3, [r7, #36]	; 0x24
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bd4:	881b      	ldrh	r3, [r3, #0]
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007bdc:	b29a      	uxth	r2, r3
 8007bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be0:	801a      	strh	r2, [r3, #0]
 8007be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be4:	881b      	ldrh	r3, [r3, #0]
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007bec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf4:	801a      	strh	r2, [r3, #0]
 8007bf6:	e01a      	b.n	8007c2e <HAL_PCD_EP_DB_Transmit+0xfe>
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	785b      	ldrb	r3, [r3, #1]
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d116      	bne.n	8007c2e <HAL_PCD_EP_DB_Transmit+0xfe>
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	633b      	str	r3, [r7, #48]	; 0x30
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	461a      	mov	r2, r3
 8007c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c14:	4413      	add	r3, r2
 8007c16:	633b      	str	r3, [r7, #48]	; 0x30
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	011a      	lsls	r2, r3, #4
 8007c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c20:	4413      	add	r3, r2
 8007c22:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007c26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	623b      	str	r3, [r7, #32]
 8007c34:	68bb      	ldr	r3, [r7, #8]
 8007c36:	785b      	ldrb	r3, [r3, #1]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d126      	bne.n	8007c8a <HAL_PCD_EP_DB_Transmit+0x15a>
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	61bb      	str	r3, [r7, #24]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	4413      	add	r3, r2
 8007c52:	61bb      	str	r3, [r7, #24]
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	781b      	ldrb	r3, [r3, #0]
 8007c58:	011a      	lsls	r2, r3, #4
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	4413      	add	r3, r2
 8007c5e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007c62:	617b      	str	r3, [r7, #20]
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	881b      	ldrh	r3, [r3, #0]
 8007c68:	b29b      	uxth	r3, r3
 8007c6a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007c6e:	b29a      	uxth	r2, r3
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	801a      	strh	r2, [r3, #0]
 8007c74:	697b      	ldr	r3, [r7, #20]
 8007c76:	881b      	ldrh	r3, [r3, #0]
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c82:	b29a      	uxth	r2, r3
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	801a      	strh	r2, [r3, #0]
 8007c88:	e017      	b.n	8007cba <HAL_PCD_EP_DB_Transmit+0x18a>
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	785b      	ldrb	r3, [r3, #1]
 8007c8e:	2b01      	cmp	r3, #1
 8007c90:	d113      	bne.n	8007cba <HAL_PCD_EP_DB_Transmit+0x18a>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	461a      	mov	r2, r3
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	623b      	str	r3, [r7, #32]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	011a      	lsls	r2, r3, #4
 8007caa:	6a3b      	ldr	r3, [r7, #32]
 8007cac:	4413      	add	r3, r2
 8007cae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007cb2:	61fb      	str	r3, [r7, #28]
 8007cb4:	69fb      	ldr	r3, [r7, #28]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	4619      	mov	r1, r3
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f006 ffe2 	bl	800ec8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007cc6:	88fb      	ldrh	r3, [r7, #6]
 8007cc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	f000 82d4 	beq.w	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	4413      	add	r3, r2
 8007ce0:	881b      	ldrh	r3, [r3, #0]
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ce8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cec:	827b      	strh	r3, [r7, #18]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	441a      	add	r2, r3
 8007cfc:	8a7b      	ldrh	r3, [r7, #18]
 8007cfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	8013      	strh	r3, [r2, #0]
 8007d12:	e2b2      	b.n	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007d14:	88fb      	ldrh	r3, [r7, #6]
 8007d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d021      	beq.n	8007d62 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	461a      	mov	r2, r3
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	781b      	ldrb	r3, [r3, #0]
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	4413      	add	r3, r2
 8007d2c:	881b      	ldrh	r3, [r3, #0]
 8007d2e:	b29b      	uxth	r3, r3
 8007d30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d38:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	461a      	mov	r2, r3
 8007d42:	68bb      	ldr	r3, [r7, #8]
 8007d44:	781b      	ldrb	r3, [r3, #0]
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	441a      	add	r2, r3
 8007d4a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007d4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d56:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	f040 8286 	bne.w	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	695a      	ldr	r2, [r3, #20]
 8007d72:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007d76:	441a      	add	r2, r3
 8007d78:	68bb      	ldr	r3, [r7, #8]
 8007d7a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	69da      	ldr	r2, [r3, #28]
 8007d80:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007d84:	441a      	add	r2, r3
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	6a1a      	ldr	r2, [r3, #32]
 8007d8e:	68bb      	ldr	r3, [r7, #8]
 8007d90:	691b      	ldr	r3, [r3, #16]
 8007d92:	429a      	cmp	r2, r3
 8007d94:	d309      	bcc.n	8007daa <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8007d96:	68bb      	ldr	r3, [r7, #8]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	6a1a      	ldr	r2, [r3, #32]
 8007da0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007da2:	1ad2      	subs	r2, r2, r3
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	621a      	str	r2, [r3, #32]
 8007da8:	e015      	b.n	8007dd6 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	6a1b      	ldr	r3, [r3, #32]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d107      	bne.n	8007dc2 <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8007db2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007db6:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007dc0:	e009      	b.n	8007dd6 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	6a1b      	ldr	r3, [r3, #32]
 8007dce:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007dd6:	68bb      	ldr	r3, [r7, #8]
 8007dd8:	785b      	ldrb	r3, [r3, #1]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d155      	bne.n	8007e8a <HAL_PCD_EP_DB_Transmit+0x35a>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	63bb      	str	r3, [r7, #56]	; 0x38
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dec:	b29b      	uxth	r3, r3
 8007dee:	461a      	mov	r2, r3
 8007df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df2:	4413      	add	r3, r2
 8007df4:	63bb      	str	r3, [r7, #56]	; 0x38
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	781b      	ldrb	r3, [r3, #0]
 8007dfa:	011a      	lsls	r2, r3, #4
 8007dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfe:	4413      	add	r3, r2
 8007e00:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007e04:	637b      	str	r3, [r7, #52]	; 0x34
 8007e06:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d112      	bne.n	8007e32 <HAL_PCD_EP_DB_Transmit+0x302>
 8007e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e0e:	881b      	ldrh	r3, [r3, #0]
 8007e10:	b29b      	uxth	r3, r3
 8007e12:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007e16:	b29a      	uxth	r2, r3
 8007e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e1a:	801a      	strh	r2, [r3, #0]
 8007e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e1e:	881b      	ldrh	r3, [r3, #0]
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e2e:	801a      	strh	r2, [r3, #0]
 8007e30:	e047      	b.n	8007ec2 <HAL_PCD_EP_DB_Transmit+0x392>
 8007e32:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e34:	2b3e      	cmp	r3, #62	; 0x3e
 8007e36:	d811      	bhi.n	8007e5c <HAL_PCD_EP_DB_Transmit+0x32c>
 8007e38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e3a:	085b      	lsrs	r3, r3, #1
 8007e3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d002      	beq.n	8007e4e <HAL_PCD_EP_DB_Transmit+0x31e>
 8007e48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	029b      	lsls	r3, r3, #10
 8007e54:	b29a      	uxth	r2, r3
 8007e56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e58:	801a      	strh	r2, [r3, #0]
 8007e5a:	e032      	b.n	8007ec2 <HAL_PCD_EP_DB_Transmit+0x392>
 8007e5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e5e:	095b      	lsrs	r3, r3, #5
 8007e60:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007e64:	f003 031f 	and.w	r3, r3, #31
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d102      	bne.n	8007e72 <HAL_PCD_EP_DB_Transmit+0x342>
 8007e6c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e6e:	3b01      	subs	r3, #1
 8007e70:	64bb      	str	r3, [r7, #72]	; 0x48
 8007e72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	029b      	lsls	r3, r3, #10
 8007e78:	b29b      	uxth	r3, r3
 8007e7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e82:	b29a      	uxth	r2, r3
 8007e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e86:	801a      	strh	r2, [r3, #0]
 8007e88:	e01b      	b.n	8007ec2 <HAL_PCD_EP_DB_Transmit+0x392>
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	785b      	ldrb	r3, [r3, #1]
 8007e8e:	2b01      	cmp	r3, #1
 8007e90:	d117      	bne.n	8007ec2 <HAL_PCD_EP_DB_Transmit+0x392>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	643b      	str	r3, [r7, #64]	; 0x40
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ea0:	b29b      	uxth	r3, r3
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007ea6:	4413      	add	r3, r2
 8007ea8:	643b      	str	r3, [r7, #64]	; 0x40
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	781b      	ldrb	r3, [r3, #0]
 8007eae:	011a      	lsls	r2, r3, #4
 8007eb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007eb2:	4413      	add	r3, r2
 8007eb4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007eb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007eba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ebc:	b29a      	uxth	r2, r3
 8007ebe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ec0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	6818      	ldr	r0, [r3, #0]
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	6959      	ldr	r1, [r3, #20]
 8007eca:	68bb      	ldr	r3, [r7, #8]
 8007ecc:	891a      	ldrh	r2, [r3, #8]
 8007ece:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007ed0:	b29b      	uxth	r3, r3
 8007ed2:	f005 f8a2 	bl	800d01a <USB_WritePMA>
 8007ed6:	e1d0      	b.n	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	461a      	mov	r2, r3
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	781b      	ldrb	r3, [r3, #0]
 8007ee8:	00db      	lsls	r3, r3, #3
 8007eea:	4413      	add	r3, r2
 8007eec:	3306      	adds	r3, #6
 8007eee:	005b      	lsls	r3, r3, #1
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	6812      	ldr	r2, [r2, #0]
 8007ef4:	4413      	add	r3, r2
 8007ef6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007efa:	881b      	ldrh	r3, [r3, #0]
 8007efc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f00:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	699a      	ldr	r2, [r3, #24]
 8007f08:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d307      	bcc.n	8007f20 <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	699a      	ldr	r2, [r3, #24]
 8007f14:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007f18:	1ad2      	subs	r2, r2, r3
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	619a      	str	r2, [r3, #24]
 8007f1e:	e002      	b.n	8007f26 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	2200      	movs	r2, #0
 8007f24:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	699b      	ldr	r3, [r3, #24]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f040 80c4 	bne.w	80080b8 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	785b      	ldrb	r3, [r3, #1]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d126      	bne.n	8007f86 <HAL_PCD_EP_DB_Transmit+0x456>
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	461a      	mov	r2, r3
 8007f4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f4c:	4413      	add	r3, r2
 8007f4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	781b      	ldrb	r3, [r3, #0]
 8007f54:	011a      	lsls	r2, r3, #4
 8007f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007f58:	4413      	add	r3, r2
 8007f5a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007f5e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007f60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f62:	881b      	ldrh	r3, [r3, #0]
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f6e:	801a      	strh	r2, [r3, #0]
 8007f70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f72:	881b      	ldrh	r3, [r3, #0]
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f7e:	b29a      	uxth	r2, r3
 8007f80:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007f82:	801a      	strh	r2, [r3, #0]
 8007f84:	e01a      	b.n	8007fbc <HAL_PCD_EP_DB_Transmit+0x48c>
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	785b      	ldrb	r3, [r3, #1]
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d116      	bne.n	8007fbc <HAL_PCD_EP_DB_Transmit+0x48c>
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	677b      	str	r3, [r7, #116]	; 0x74
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	461a      	mov	r2, r3
 8007fa0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fa2:	4413      	add	r3, r2
 8007fa4:	677b      	str	r3, [r7, #116]	; 0x74
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	011a      	lsls	r2, r3, #4
 8007fac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fae:	4413      	add	r3, r2
 8007fb0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8007fb4:	673b      	str	r3, [r7, #112]	; 0x70
 8007fb6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fb8:	2200      	movs	r2, #0
 8007fba:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	67bb      	str	r3, [r7, #120]	; 0x78
 8007fc2:	68bb      	ldr	r3, [r7, #8]
 8007fc4:	785b      	ldrb	r3, [r3, #1]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d12f      	bne.n	800802a <HAL_PCD_EP_DB_Transmit+0x4fa>
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	461a      	mov	r2, r3
 8007fde:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007fe2:	4413      	add	r3, r2
 8007fe4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	011a      	lsls	r2, r3, #4
 8007fee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007ff2:	4413      	add	r3, r2
 8007ff4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ff8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008000:	881b      	ldrh	r3, [r3, #0]
 8008002:	b29b      	uxth	r3, r3
 8008004:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008008:	b29a      	uxth	r2, r3
 800800a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800800e:	801a      	strh	r2, [r3, #0]
 8008010:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	b29b      	uxth	r3, r3
 8008018:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800801c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008020:	b29a      	uxth	r2, r3
 8008022:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008026:	801a      	strh	r2, [r3, #0]
 8008028:	e017      	b.n	800805a <HAL_PCD_EP_DB_Transmit+0x52a>
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	785b      	ldrb	r3, [r3, #1]
 800802e:	2b01      	cmp	r3, #1
 8008030:	d113      	bne.n	800805a <HAL_PCD_EP_DB_Transmit+0x52a>
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800803a:	b29b      	uxth	r3, r3
 800803c:	461a      	mov	r2, r3
 800803e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008040:	4413      	add	r3, r2
 8008042:	67bb      	str	r3, [r7, #120]	; 0x78
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	011a      	lsls	r2, r3, #4
 800804a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800804c:	4413      	add	r3, r2
 800804e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008052:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008054:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008056:	2200      	movs	r2, #0
 8008058:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	4619      	mov	r1, r3
 8008060:	68f8      	ldr	r0, [r7, #12]
 8008062:	f006 fe12 	bl	800ec8a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008066:	88fb      	ldrh	r3, [r7, #6]
 8008068:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800806c:	2b00      	cmp	r3, #0
 800806e:	f040 8104 	bne.w	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	461a      	mov	r2, r3
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	781b      	ldrb	r3, [r3, #0]
 800807c:	009b      	lsls	r3, r3, #2
 800807e:	4413      	add	r3, r2
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	b29b      	uxth	r3, r3
 8008084:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008088:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800808c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	461a      	mov	r2, r3
 8008096:	68bb      	ldr	r3, [r7, #8]
 8008098:	781b      	ldrb	r3, [r3, #0]
 800809a:	009b      	lsls	r3, r3, #2
 800809c:	441a      	add	r2, r3
 800809e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80080a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080aa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	8013      	strh	r3, [r2, #0]
 80080b6:	e0e0      	b.n	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80080b8:	88fb      	ldrh	r3, [r7, #6]
 80080ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d121      	bne.n	8008106 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	009b      	lsls	r3, r3, #2
 80080ce:	4413      	add	r3, r2
 80080d0:	881b      	ldrh	r3, [r3, #0]
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080dc:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	461a      	mov	r2, r3
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	781b      	ldrb	r3, [r3, #0]
 80080ea:	009b      	lsls	r3, r3, #2
 80080ec:	441a      	add	r2, r3
 80080ee:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80080f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80080f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80080fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80080fe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008102:	b29b      	uxth	r3, r3
 8008104:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800810c:	2b01      	cmp	r3, #1
 800810e:	f040 80b4 	bne.w	800827a <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	695a      	ldr	r2, [r3, #20]
 8008116:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800811a:	441a      	add	r2, r3
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	69da      	ldr	r2, [r3, #28]
 8008124:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008128:	441a      	add	r2, r3
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	6a1a      	ldr	r2, [r3, #32]
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	691b      	ldr	r3, [r3, #16]
 8008136:	429a      	cmp	r2, r3
 8008138:	d309      	bcc.n	800814e <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	691b      	ldr	r3, [r3, #16]
 800813e:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	6a1a      	ldr	r2, [r3, #32]
 8008144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008146:	1ad2      	subs	r2, r2, r3
 8008148:	68bb      	ldr	r3, [r7, #8]
 800814a:	621a      	str	r2, [r3, #32]
 800814c:	e015      	b.n	800817a <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d107      	bne.n	8008166 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 8008156:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800815a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	2200      	movs	r2, #0
 8008160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008164:	e009      	b.n	800817a <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	6a1b      	ldr	r3, [r3, #32]
 800816a:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2200      	movs	r2, #0
 8008170:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	2200      	movs	r2, #0
 8008176:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	667b      	str	r3, [r7, #100]	; 0x64
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	785b      	ldrb	r3, [r3, #1]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d155      	bne.n	8008234 <HAL_PCD_EP_DB_Transmit+0x704>
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008196:	b29b      	uxth	r3, r3
 8008198:	461a      	mov	r2, r3
 800819a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800819c:	4413      	add	r3, r2
 800819e:	65fb      	str	r3, [r7, #92]	; 0x5c
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	781b      	ldrb	r3, [r3, #0]
 80081a4:	011a      	lsls	r2, r3, #4
 80081a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80081a8:	4413      	add	r3, r2
 80081aa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80081ae:	65bb      	str	r3, [r7, #88]	; 0x58
 80081b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d112      	bne.n	80081dc <HAL_PCD_EP_DB_Transmit+0x6ac>
 80081b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081b8:	881b      	ldrh	r3, [r3, #0]
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081c4:	801a      	strh	r2, [r3, #0]
 80081c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80081d8:	801a      	strh	r2, [r3, #0]
 80081da:	e044      	b.n	8008266 <HAL_PCD_EP_DB_Transmit+0x736>
 80081dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081de:	2b3e      	cmp	r3, #62	; 0x3e
 80081e0:	d811      	bhi.n	8008206 <HAL_PCD_EP_DB_Transmit+0x6d6>
 80081e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081e4:	085b      	lsrs	r3, r3, #1
 80081e6:	657b      	str	r3, [r7, #84]	; 0x54
 80081e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80081ea:	f003 0301 	and.w	r3, r3, #1
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <HAL_PCD_EP_DB_Transmit+0x6c8>
 80081f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081f4:	3301      	adds	r3, #1
 80081f6:	657b      	str	r3, [r7, #84]	; 0x54
 80081f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	029b      	lsls	r3, r3, #10
 80081fe:	b29a      	uxth	r2, r3
 8008200:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008202:	801a      	strh	r2, [r3, #0]
 8008204:	e02f      	b.n	8008266 <HAL_PCD_EP_DB_Transmit+0x736>
 8008206:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008208:	095b      	lsrs	r3, r3, #5
 800820a:	657b      	str	r3, [r7, #84]	; 0x54
 800820c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800820e:	f003 031f 	and.w	r3, r3, #31
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <HAL_PCD_EP_DB_Transmit+0x6ec>
 8008216:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008218:	3b01      	subs	r3, #1
 800821a:	657b      	str	r3, [r7, #84]	; 0x54
 800821c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800821e:	b29b      	uxth	r3, r3
 8008220:	029b      	lsls	r3, r3, #10
 8008222:	b29b      	uxth	r3, r3
 8008224:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008228:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800822c:	b29a      	uxth	r2, r3
 800822e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008230:	801a      	strh	r2, [r3, #0]
 8008232:	e018      	b.n	8008266 <HAL_PCD_EP_DB_Transmit+0x736>
 8008234:	68bb      	ldr	r3, [r7, #8]
 8008236:	785b      	ldrb	r3, [r3, #1]
 8008238:	2b01      	cmp	r3, #1
 800823a:	d114      	bne.n	8008266 <HAL_PCD_EP_DB_Transmit+0x736>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008244:	b29b      	uxth	r3, r3
 8008246:	461a      	mov	r2, r3
 8008248:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800824a:	4413      	add	r3, r2
 800824c:	667b      	str	r3, [r7, #100]	; 0x64
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	781b      	ldrb	r3, [r3, #0]
 8008252:	011a      	lsls	r2, r3, #4
 8008254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008256:	4413      	add	r3, r2
 8008258:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800825c:	663b      	str	r3, [r7, #96]	; 0x60
 800825e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008260:	b29a      	uxth	r2, r3
 8008262:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008264:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	6818      	ldr	r0, [r3, #0]
 800826a:	68bb      	ldr	r3, [r7, #8]
 800826c:	6959      	ldr	r1, [r3, #20]
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	895a      	ldrh	r2, [r3, #10]
 8008272:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008274:	b29b      	uxth	r3, r3
 8008276:	f004 fed0 	bl	800d01a <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	461a      	mov	r2, r3
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	881b      	ldrh	r3, [r3, #0]
 800828a:	b29b      	uxth	r3, r3
 800828c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008290:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008294:	823b      	strh	r3, [r7, #16]
 8008296:	8a3b      	ldrh	r3, [r7, #16]
 8008298:	f083 0310 	eor.w	r3, r3, #16
 800829c:	823b      	strh	r3, [r7, #16]
 800829e:	8a3b      	ldrh	r3, [r7, #16]
 80082a0:	f083 0320 	eor.w	r3, r3, #32
 80082a4:	823b      	strh	r3, [r7, #16]
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	461a      	mov	r2, r3
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	781b      	ldrb	r3, [r3, #0]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	441a      	add	r2, r3
 80082b4:	8a3b      	ldrh	r3, [r7, #16]
 80082b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80082ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80082be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082c6:	b29b      	uxth	r3, r3
 80082c8:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80082ca:	2300      	movs	r3, #0
}
 80082cc:	4618      	mov	r0, r3
 80082ce:	3788      	adds	r7, #136	; 0x88
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}

080082d4 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80082d4:	b480      	push	{r7}
 80082d6:	b087      	sub	sp, #28
 80082d8:	af00      	add	r7, sp, #0
 80082da:	60f8      	str	r0, [r7, #12]
 80082dc:	607b      	str	r3, [r7, #4]
 80082de:	460b      	mov	r3, r1
 80082e0:	817b      	strh	r3, [r7, #10]
 80082e2:	4613      	mov	r3, r2
 80082e4:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80082e6:	897b      	ldrh	r3, [r7, #10]
 80082e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d00b      	beq.n	800830a <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082f2:	897b      	ldrh	r3, [r7, #10]
 80082f4:	f003 0307 	and.w	r3, r3, #7
 80082f8:	1c5a      	adds	r2, r3, #1
 80082fa:	4613      	mov	r3, r2
 80082fc:	009b      	lsls	r3, r3, #2
 80082fe:	4413      	add	r3, r2
 8008300:	00db      	lsls	r3, r3, #3
 8008302:	68fa      	ldr	r2, [r7, #12]
 8008304:	4413      	add	r3, r2
 8008306:	617b      	str	r3, [r7, #20]
 8008308:	e009      	b.n	800831e <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800830a:	897a      	ldrh	r2, [r7, #10]
 800830c:	4613      	mov	r3, r2
 800830e:	009b      	lsls	r3, r3, #2
 8008310:	4413      	add	r3, r2
 8008312:	00db      	lsls	r3, r3, #3
 8008314:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008318:	68fa      	ldr	r2, [r7, #12]
 800831a:	4413      	add	r3, r2
 800831c:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 800831e:	893b      	ldrh	r3, [r7, #8]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d107      	bne.n	8008334 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008324:	697b      	ldr	r3, [r7, #20]
 8008326:	2200      	movs	r2, #0
 8008328:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	b29a      	uxth	r2, r3
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	80da      	strh	r2, [r3, #6]
 8008332:	e00b      	b.n	800834c <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	2201      	movs	r2, #1
 8008338:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	b29a      	uxth	r2, r3
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	0c1b      	lsrs	r3, r3, #16
 8008346:	b29a      	uxth	r2, r3
 8008348:	697b      	ldr	r3, [r7, #20]
 800834a:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 800834c:	2300      	movs	r3, #0
}
 800834e:	4618      	mov	r0, r3
 8008350:	371c      	adds	r7, #28
 8008352:	46bd      	mov	sp, r7
 8008354:	bc80      	pop	{r7}
 8008356:	4770      	bx	lr

08008358 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b088      	sub	sp, #32
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d101      	bne.n	800836a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008366:	2301      	movs	r3, #1
 8008368:	e31d      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800836a:	4b94      	ldr	r3, [pc, #592]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	f003 030c 	and.w	r3, r3, #12
 8008372:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008374:	4b91      	ldr	r3, [pc, #580]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800837c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f003 0301 	and.w	r3, r3, #1
 8008386:	2b00      	cmp	r3, #0
 8008388:	d07b      	beq.n	8008482 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	2b08      	cmp	r3, #8
 800838e:	d006      	beq.n	800839e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	2b0c      	cmp	r3, #12
 8008394:	d10f      	bne.n	80083b6 <HAL_RCC_OscConfig+0x5e>
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800839c:	d10b      	bne.n	80083b6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800839e:	4b87      	ldr	r3, [pc, #540]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d06a      	beq.n	8008480 <HAL_RCC_OscConfig+0x128>
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d166      	bne.n	8008480 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80083b2:	2301      	movs	r3, #1
 80083b4:	e2f7      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d106      	bne.n	80083cc <HAL_RCC_OscConfig+0x74>
 80083be:	4b7f      	ldr	r3, [pc, #508]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	4a7e      	ldr	r2, [pc, #504]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083c8:	6013      	str	r3, [r2, #0]
 80083ca:	e02d      	b.n	8008428 <HAL_RCC_OscConfig+0xd0>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	685b      	ldr	r3, [r3, #4]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d10c      	bne.n	80083ee <HAL_RCC_OscConfig+0x96>
 80083d4:	4b79      	ldr	r3, [pc, #484]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a78      	ldr	r2, [pc, #480]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083de:	6013      	str	r3, [r2, #0]
 80083e0:	4b76      	ldr	r3, [pc, #472]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	4a75      	ldr	r2, [pc, #468]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083e6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80083ea:	6013      	str	r3, [r2, #0]
 80083ec:	e01c      	b.n	8008428 <HAL_RCC_OscConfig+0xd0>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	2b05      	cmp	r3, #5
 80083f4:	d10c      	bne.n	8008410 <HAL_RCC_OscConfig+0xb8>
 80083f6:	4b71      	ldr	r3, [pc, #452]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4a70      	ldr	r2, [pc, #448]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80083fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008400:	6013      	str	r3, [r2, #0]
 8008402:	4b6e      	ldr	r3, [pc, #440]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a6d      	ldr	r2, [pc, #436]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800840c:	6013      	str	r3, [r2, #0]
 800840e:	e00b      	b.n	8008428 <HAL_RCC_OscConfig+0xd0>
 8008410:	4b6a      	ldr	r3, [pc, #424]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a69      	ldr	r2, [pc, #420]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008416:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800841a:	6013      	str	r3, [r2, #0]
 800841c:	4b67      	ldr	r3, [pc, #412]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4a66      	ldr	r2, [pc, #408]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008422:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008426:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d013      	beq.n	8008458 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008430:	f7fc fd32 	bl	8004e98 <HAL_GetTick>
 8008434:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008436:	e008      	b.n	800844a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008438:	f7fc fd2e 	bl	8004e98 <HAL_GetTick>
 800843c:	4602      	mov	r2, r0
 800843e:	693b      	ldr	r3, [r7, #16]
 8008440:	1ad3      	subs	r3, r2, r3
 8008442:	2b64      	cmp	r3, #100	; 0x64
 8008444:	d901      	bls.n	800844a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8008446:	2303      	movs	r3, #3
 8008448:	e2ad      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800844a:	4b5c      	ldr	r3, [pc, #368]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008452:	2b00      	cmp	r3, #0
 8008454:	d0f0      	beq.n	8008438 <HAL_RCC_OscConfig+0xe0>
 8008456:	e014      	b.n	8008482 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008458:	f7fc fd1e 	bl	8004e98 <HAL_GetTick>
 800845c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800845e:	e008      	b.n	8008472 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008460:	f7fc fd1a 	bl	8004e98 <HAL_GetTick>
 8008464:	4602      	mov	r2, r0
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	1ad3      	subs	r3, r2, r3
 800846a:	2b64      	cmp	r3, #100	; 0x64
 800846c:	d901      	bls.n	8008472 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800846e:	2303      	movs	r3, #3
 8008470:	e299      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008472:	4b52      	ldr	r3, [pc, #328]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800847a:	2b00      	cmp	r3, #0
 800847c:	d1f0      	bne.n	8008460 <HAL_RCC_OscConfig+0x108>
 800847e:	e000      	b.n	8008482 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008480:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f003 0302 	and.w	r3, r3, #2
 800848a:	2b00      	cmp	r3, #0
 800848c:	d05a      	beq.n	8008544 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800848e:	69bb      	ldr	r3, [r7, #24]
 8008490:	2b04      	cmp	r3, #4
 8008492:	d005      	beq.n	80084a0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	2b0c      	cmp	r3, #12
 8008498:	d119      	bne.n	80084ce <HAL_RCC_OscConfig+0x176>
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d116      	bne.n	80084ce <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084a0:	4b46      	ldr	r3, [pc, #280]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	f003 0302 	and.w	r3, r3, #2
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d005      	beq.n	80084b8 <HAL_RCC_OscConfig+0x160>
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	d001      	beq.n	80084b8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	e276      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084b8:	4b40      	ldr	r3, [pc, #256]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	021b      	lsls	r3, r3, #8
 80084c6:	493d      	ldr	r1, [pc, #244]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80084c8:	4313      	orrs	r3, r2
 80084ca:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084cc:	e03a      	b.n	8008544 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d020      	beq.n	8008518 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80084d6:	4b3a      	ldr	r3, [pc, #232]	; (80085c0 <HAL_RCC_OscConfig+0x268>)
 80084d8:	2201      	movs	r2, #1
 80084da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084dc:	f7fc fcdc 	bl	8004e98 <HAL_GetTick>
 80084e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084e2:	e008      	b.n	80084f6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80084e4:	f7fc fcd8 	bl	8004e98 <HAL_GetTick>
 80084e8:	4602      	mov	r2, r0
 80084ea:	693b      	ldr	r3, [r7, #16]
 80084ec:	1ad3      	subs	r3, r2, r3
 80084ee:	2b02      	cmp	r3, #2
 80084f0:	d901      	bls.n	80084f6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80084f2:	2303      	movs	r3, #3
 80084f4:	e257      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80084f6:	4b31      	ldr	r3, [pc, #196]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f003 0302 	and.w	r3, r3, #2
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d0f0      	beq.n	80084e4 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008502:	4b2e      	ldr	r3, [pc, #184]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	691b      	ldr	r3, [r3, #16]
 800850e:	021b      	lsls	r3, r3, #8
 8008510:	492a      	ldr	r1, [pc, #168]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008512:	4313      	orrs	r3, r2
 8008514:	604b      	str	r3, [r1, #4]
 8008516:	e015      	b.n	8008544 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008518:	4b29      	ldr	r3, [pc, #164]	; (80085c0 <HAL_RCC_OscConfig+0x268>)
 800851a:	2200      	movs	r2, #0
 800851c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800851e:	f7fc fcbb 	bl	8004e98 <HAL_GetTick>
 8008522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008524:	e008      	b.n	8008538 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008526:	f7fc fcb7 	bl	8004e98 <HAL_GetTick>
 800852a:	4602      	mov	r2, r0
 800852c:	693b      	ldr	r3, [r7, #16]
 800852e:	1ad3      	subs	r3, r2, r3
 8008530:	2b02      	cmp	r3, #2
 8008532:	d901      	bls.n	8008538 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8008534:	2303      	movs	r3, #3
 8008536:	e236      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008538:	4b20      	ldr	r3, [pc, #128]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f003 0302 	and.w	r3, r3, #2
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1f0      	bne.n	8008526 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f003 0310 	and.w	r3, r3, #16
 800854c:	2b00      	cmp	r3, #0
 800854e:	f000 80b8 	beq.w	80086c2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008552:	69bb      	ldr	r3, [r7, #24]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d170      	bne.n	800863a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8008558:	4b18      	ldr	r3, [pc, #96]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008560:	2b00      	cmp	r3, #0
 8008562:	d005      	beq.n	8008570 <HAL_RCC_OscConfig+0x218>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d101      	bne.n	8008570 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e21a      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6a1a      	ldr	r2, [r3, #32]
 8008574:	4b11      	ldr	r3, [pc, #68]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800857c:	429a      	cmp	r2, r3
 800857e:	d921      	bls.n	80085c4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	6a1b      	ldr	r3, [r3, #32]
 8008584:	4618      	mov	r0, r3
 8008586:	f000 fc69 	bl	8008e5c <RCC_SetFlashLatencyFromMSIRange>
 800858a:	4603      	mov	r3, r0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d001      	beq.n	8008594 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8008590:	2301      	movs	r3, #1
 8008592:	e208      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008594:	4b09      	ldr	r3, [pc, #36]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6a1b      	ldr	r3, [r3, #32]
 80085a0:	4906      	ldr	r1, [pc, #24]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80085a2:	4313      	orrs	r3, r2
 80085a4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80085a6:	4b05      	ldr	r3, [pc, #20]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	69db      	ldr	r3, [r3, #28]
 80085b2:	061b      	lsls	r3, r3, #24
 80085b4:	4901      	ldr	r1, [pc, #4]	; (80085bc <HAL_RCC_OscConfig+0x264>)
 80085b6:	4313      	orrs	r3, r2
 80085b8:	604b      	str	r3, [r1, #4]
 80085ba:	e020      	b.n	80085fe <HAL_RCC_OscConfig+0x2a6>
 80085bc:	40023800 	.word	0x40023800
 80085c0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80085c4:	4b99      	ldr	r3, [pc, #612]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a1b      	ldr	r3, [r3, #32]
 80085d0:	4996      	ldr	r1, [pc, #600]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80085d2:	4313      	orrs	r3, r2
 80085d4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80085d6:	4b95      	ldr	r3, [pc, #596]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80085d8:	685b      	ldr	r3, [r3, #4]
 80085da:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	69db      	ldr	r3, [r3, #28]
 80085e2:	061b      	lsls	r3, r3, #24
 80085e4:	4991      	ldr	r1, [pc, #580]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80085e6:	4313      	orrs	r3, r2
 80085e8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a1b      	ldr	r3, [r3, #32]
 80085ee:	4618      	mov	r0, r3
 80085f0:	f000 fc34 	bl	8008e5c <RCC_SetFlashLatencyFromMSIRange>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d001      	beq.n	80085fe <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e1d3      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	6a1b      	ldr	r3, [r3, #32]
 8008602:	0b5b      	lsrs	r3, r3, #13
 8008604:	3301      	adds	r3, #1
 8008606:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800860a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800860e:	4a87      	ldr	r2, [pc, #540]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008610:	6892      	ldr	r2, [r2, #8]
 8008612:	0912      	lsrs	r2, r2, #4
 8008614:	f002 020f 	and.w	r2, r2, #15
 8008618:	4985      	ldr	r1, [pc, #532]	; (8008830 <HAL_RCC_OscConfig+0x4d8>)
 800861a:	5c8a      	ldrb	r2, [r1, r2]
 800861c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800861e:	4a85      	ldr	r2, [pc, #532]	; (8008834 <HAL_RCC_OscConfig+0x4dc>)
 8008620:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8008622:	4b85      	ldr	r3, [pc, #532]	; (8008838 <HAL_RCC_OscConfig+0x4e0>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	4618      	mov	r0, r3
 8008628:	f7fc fbea 	bl	8004e00 <HAL_InitTick>
 800862c:	4603      	mov	r3, r0
 800862e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8008630:	7bfb      	ldrb	r3, [r7, #15]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d045      	beq.n	80086c2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	e1b5      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	699b      	ldr	r3, [r3, #24]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d029      	beq.n	8008696 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008642:	4b7e      	ldr	r3, [pc, #504]	; (800883c <HAL_RCC_OscConfig+0x4e4>)
 8008644:	2201      	movs	r2, #1
 8008646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008648:	f7fc fc26 	bl	8004e98 <HAL_GetTick>
 800864c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800864e:	e008      	b.n	8008662 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008650:	f7fc fc22 	bl	8004e98 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	2b02      	cmp	r3, #2
 800865c:	d901      	bls.n	8008662 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e1a1      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008662:	4b72      	ldr	r3, [pc, #456]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800866a:	2b00      	cmp	r3, #0
 800866c:	d0f0      	beq.n	8008650 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800866e:	4b6f      	ldr	r3, [pc, #444]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6a1b      	ldr	r3, [r3, #32]
 800867a:	496c      	ldr	r1, [pc, #432]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 800867c:	4313      	orrs	r3, r2
 800867e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008680:	4b6a      	ldr	r3, [pc, #424]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	69db      	ldr	r3, [r3, #28]
 800868c:	061b      	lsls	r3, r3, #24
 800868e:	4967      	ldr	r1, [pc, #412]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008690:	4313      	orrs	r3, r2
 8008692:	604b      	str	r3, [r1, #4]
 8008694:	e015      	b.n	80086c2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8008696:	4b69      	ldr	r3, [pc, #420]	; (800883c <HAL_RCC_OscConfig+0x4e4>)
 8008698:	2200      	movs	r2, #0
 800869a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800869c:	f7fc fbfc 	bl	8004e98 <HAL_GetTick>
 80086a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80086a2:	e008      	b.n	80086b6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80086a4:	f7fc fbf8 	bl	8004e98 <HAL_GetTick>
 80086a8:	4602      	mov	r2, r0
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	2b02      	cmp	r3, #2
 80086b0:	d901      	bls.n	80086b6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80086b2:	2303      	movs	r3, #3
 80086b4:	e177      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80086b6:	4b5d      	ldr	r3, [pc, #372]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1f0      	bne.n	80086a4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f003 0308 	and.w	r3, r3, #8
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d030      	beq.n	8008730 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	695b      	ldr	r3, [r3, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d016      	beq.n	8008704 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80086d6:	4b5a      	ldr	r3, [pc, #360]	; (8008840 <HAL_RCC_OscConfig+0x4e8>)
 80086d8:	2201      	movs	r2, #1
 80086da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80086dc:	f7fc fbdc 	bl	8004e98 <HAL_GetTick>
 80086e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086e2:	e008      	b.n	80086f6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80086e4:	f7fc fbd8 	bl	8004e98 <HAL_GetTick>
 80086e8:	4602      	mov	r2, r0
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	1ad3      	subs	r3, r2, r3
 80086ee:	2b02      	cmp	r3, #2
 80086f0:	d901      	bls.n	80086f6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80086f2:	2303      	movs	r3, #3
 80086f4:	e157      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80086f6:	4b4d      	ldr	r3, [pc, #308]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80086f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086fa:	f003 0302 	and.w	r3, r3, #2
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d0f0      	beq.n	80086e4 <HAL_RCC_OscConfig+0x38c>
 8008702:	e015      	b.n	8008730 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008704:	4b4e      	ldr	r3, [pc, #312]	; (8008840 <HAL_RCC_OscConfig+0x4e8>)
 8008706:	2200      	movs	r2, #0
 8008708:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800870a:	f7fc fbc5 	bl	8004e98 <HAL_GetTick>
 800870e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008710:	e008      	b.n	8008724 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008712:	f7fc fbc1 	bl	8004e98 <HAL_GetTick>
 8008716:	4602      	mov	r2, r0
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	1ad3      	subs	r3, r2, r3
 800871c:	2b02      	cmp	r3, #2
 800871e:	d901      	bls.n	8008724 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8008720:	2303      	movs	r3, #3
 8008722:	e140      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8008724:	4b41      	ldr	r3, [pc, #260]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008728:	f003 0302 	and.w	r3, r3, #2
 800872c:	2b00      	cmp	r3, #0
 800872e:	d1f0      	bne.n	8008712 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 0304 	and.w	r3, r3, #4
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 80b5 	beq.w	80088a8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800873e:	2300      	movs	r3, #0
 8008740:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008742:	4b3a      	ldr	r3, [pc, #232]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800874a:	2b00      	cmp	r3, #0
 800874c:	d10d      	bne.n	800876a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800874e:	4b37      	ldr	r3, [pc, #220]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008752:	4a36      	ldr	r2, [pc, #216]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008758:	6253      	str	r3, [r2, #36]	; 0x24
 800875a:	4b34      	ldr	r3, [pc, #208]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008762:	60bb      	str	r3, [r7, #8]
 8008764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008766:	2301      	movs	r3, #1
 8008768:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800876a:	4b36      	ldr	r3, [pc, #216]	; (8008844 <HAL_RCC_OscConfig+0x4ec>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008772:	2b00      	cmp	r3, #0
 8008774:	d118      	bne.n	80087a8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008776:	4b33      	ldr	r3, [pc, #204]	; (8008844 <HAL_RCC_OscConfig+0x4ec>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	4a32      	ldr	r2, [pc, #200]	; (8008844 <HAL_RCC_OscConfig+0x4ec>)
 800877c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008782:	f7fc fb89 	bl	8004e98 <HAL_GetTick>
 8008786:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008788:	e008      	b.n	800879c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800878a:	f7fc fb85 	bl	8004e98 <HAL_GetTick>
 800878e:	4602      	mov	r2, r0
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	1ad3      	subs	r3, r2, r3
 8008794:	2b64      	cmp	r3, #100	; 0x64
 8008796:	d901      	bls.n	800879c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8008798:	2303      	movs	r3, #3
 800879a:	e104      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800879c:	4b29      	ldr	r3, [pc, #164]	; (8008844 <HAL_RCC_OscConfig+0x4ec>)
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d0f0      	beq.n	800878a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	689b      	ldr	r3, [r3, #8]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d106      	bne.n	80087be <HAL_RCC_OscConfig+0x466>
 80087b0:	4b1e      	ldr	r3, [pc, #120]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087b4:	4a1d      	ldr	r2, [pc, #116]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087ba:	6353      	str	r3, [r2, #52]	; 0x34
 80087bc:	e02d      	b.n	800881a <HAL_RCC_OscConfig+0x4c2>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d10c      	bne.n	80087e0 <HAL_RCC_OscConfig+0x488>
 80087c6:	4b19      	ldr	r3, [pc, #100]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ca:	4a18      	ldr	r2, [pc, #96]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80087d0:	6353      	str	r3, [r2, #52]	; 0x34
 80087d2:	4b16      	ldr	r3, [pc, #88]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087d6:	4a15      	ldr	r2, [pc, #84]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087dc:	6353      	str	r3, [r2, #52]	; 0x34
 80087de:	e01c      	b.n	800881a <HAL_RCC_OscConfig+0x4c2>
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	689b      	ldr	r3, [r3, #8]
 80087e4:	2b05      	cmp	r3, #5
 80087e6:	d10c      	bne.n	8008802 <HAL_RCC_OscConfig+0x4aa>
 80087e8:	4b10      	ldr	r3, [pc, #64]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ec:	4a0f      	ldr	r2, [pc, #60]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80087f2:	6353      	str	r3, [r2, #52]	; 0x34
 80087f4:	4b0d      	ldr	r3, [pc, #52]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087f8:	4a0c      	ldr	r2, [pc, #48]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 80087fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80087fe:	6353      	str	r3, [r2, #52]	; 0x34
 8008800:	e00b      	b.n	800881a <HAL_RCC_OscConfig+0x4c2>
 8008802:	4b0a      	ldr	r3, [pc, #40]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008806:	4a09      	ldr	r2, [pc, #36]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008808:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800880c:	6353      	str	r3, [r2, #52]	; 0x34
 800880e:	4b07      	ldr	r3, [pc, #28]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008812:	4a06      	ldr	r2, [pc, #24]	; (800882c <HAL_RCC_OscConfig+0x4d4>)
 8008814:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008818:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	689b      	ldr	r3, [r3, #8]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d024      	beq.n	800886c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008822:	f7fc fb39 	bl	8004e98 <HAL_GetTick>
 8008826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008828:	e019      	b.n	800885e <HAL_RCC_OscConfig+0x506>
 800882a:	bf00      	nop
 800882c:	40023800 	.word	0x40023800
 8008830:	08013a2c 	.word	0x08013a2c
 8008834:	200007b4 	.word	0x200007b4
 8008838:	200007bc 	.word	0x200007bc
 800883c:	42470020 	.word	0x42470020
 8008840:	42470680 	.word	0x42470680
 8008844:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008848:	f7fc fb26 	bl	8004e98 <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	f241 3288 	movw	r2, #5000	; 0x1388
 8008856:	4293      	cmp	r3, r2
 8008858:	d901      	bls.n	800885e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800885a:	2303      	movs	r3, #3
 800885c:	e0a3      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800885e:	4b54      	ldr	r3, [pc, #336]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 8008860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008862:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008866:	2b00      	cmp	r3, #0
 8008868:	d0ee      	beq.n	8008848 <HAL_RCC_OscConfig+0x4f0>
 800886a:	e014      	b.n	8008896 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800886c:	f7fc fb14 	bl	8004e98 <HAL_GetTick>
 8008870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008872:	e00a      	b.n	800888a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008874:	f7fc fb10 	bl	8004e98 <HAL_GetTick>
 8008878:	4602      	mov	r2, r0
 800887a:	693b      	ldr	r3, [r7, #16]
 800887c:	1ad3      	subs	r3, r2, r3
 800887e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008882:	4293      	cmp	r3, r2
 8008884:	d901      	bls.n	800888a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8008886:	2303      	movs	r3, #3
 8008888:	e08d      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800888a:	4b49      	ldr	r3, [pc, #292]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 800888c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800888e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008892:	2b00      	cmp	r3, #0
 8008894:	d1ee      	bne.n	8008874 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008896:	7ffb      	ldrb	r3, [r7, #31]
 8008898:	2b01      	cmp	r3, #1
 800889a:	d105      	bne.n	80088a8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800889c:	4b44      	ldr	r3, [pc, #272]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 800889e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a0:	4a43      	ldr	r2, [pc, #268]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 80088a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80088a6:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d079      	beq.n	80089a4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80088b0:	69bb      	ldr	r3, [r7, #24]
 80088b2:	2b0c      	cmp	r3, #12
 80088b4:	d056      	beq.n	8008964 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ba:	2b02      	cmp	r3, #2
 80088bc:	d13b      	bne.n	8008936 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088be:	4b3d      	ldr	r3, [pc, #244]	; (80089b4 <HAL_RCC_OscConfig+0x65c>)
 80088c0:	2200      	movs	r2, #0
 80088c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80088c4:	f7fc fae8 	bl	8004e98 <HAL_GetTick>
 80088c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80088ca:	e008      	b.n	80088de <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80088cc:	f7fc fae4 	bl	8004e98 <HAL_GetTick>
 80088d0:	4602      	mov	r2, r0
 80088d2:	693b      	ldr	r3, [r7, #16]
 80088d4:	1ad3      	subs	r3, r2, r3
 80088d6:	2b02      	cmp	r3, #2
 80088d8:	d901      	bls.n	80088de <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80088da:	2303      	movs	r3, #3
 80088dc:	e063      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80088de:	4b34      	ldr	r3, [pc, #208]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1f0      	bne.n	80088cc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80088ea:	4b31      	ldr	r3, [pc, #196]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088fa:	4319      	orrs	r1, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008900:	430b      	orrs	r3, r1
 8008902:	492b      	ldr	r1, [pc, #172]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 8008904:	4313      	orrs	r3, r2
 8008906:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008908:	4b2a      	ldr	r3, [pc, #168]	; (80089b4 <HAL_RCC_OscConfig+0x65c>)
 800890a:	2201      	movs	r2, #1
 800890c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800890e:	f7fc fac3 	bl	8004e98 <HAL_GetTick>
 8008912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008914:	e008      	b.n	8008928 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008916:	f7fc fabf 	bl	8004e98 <HAL_GetTick>
 800891a:	4602      	mov	r2, r0
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	1ad3      	subs	r3, r2, r3
 8008920:	2b02      	cmp	r3, #2
 8008922:	d901      	bls.n	8008928 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e03e      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008928:	4b21      	ldr	r3, [pc, #132]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008930:	2b00      	cmp	r3, #0
 8008932:	d0f0      	beq.n	8008916 <HAL_RCC_OscConfig+0x5be>
 8008934:	e036      	b.n	80089a4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008936:	4b1f      	ldr	r3, [pc, #124]	; (80089b4 <HAL_RCC_OscConfig+0x65c>)
 8008938:	2200      	movs	r2, #0
 800893a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800893c:	f7fc faac 	bl	8004e98 <HAL_GetTick>
 8008940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008942:	e008      	b.n	8008956 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008944:	f7fc faa8 	bl	8004e98 <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	2b02      	cmp	r3, #2
 8008950:	d901      	bls.n	8008956 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e027      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8008956:	4b16      	ldr	r3, [pc, #88]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1f0      	bne.n	8008944 <HAL_RCC_OscConfig+0x5ec>
 8008962:	e01f      	b.n	80089a4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008968:	2b01      	cmp	r3, #1
 800896a:	d101      	bne.n	8008970 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 800896c:	2301      	movs	r3, #1
 800896e:	e01a      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008970:	4b0f      	ldr	r3, [pc, #60]	; (80089b0 <HAL_RCC_OscConfig+0x658>)
 8008972:	689b      	ldr	r3, [r3, #8]
 8008974:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008980:	429a      	cmp	r2, r3
 8008982:	d10d      	bne.n	80089a0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800898e:	429a      	cmp	r2, r3
 8008990:	d106      	bne.n	80089a0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800899c:	429a      	cmp	r2, r3
 800899e:	d001      	beq.n	80089a4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	e000      	b.n	80089a6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80089a4:	2300      	movs	r3, #0
}
 80089a6:	4618      	mov	r0, r3
 80089a8:	3720      	adds	r7, #32
 80089aa:	46bd      	mov	sp, r7
 80089ac:	bd80      	pop	{r7, pc}
 80089ae:	bf00      	nop
 80089b0:	40023800 	.word	0x40023800
 80089b4:	42470060 	.word	0x42470060

080089b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b084      	sub	sp, #16
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
 80089c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d101      	bne.n	80089cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80089c8:	2301      	movs	r3, #1
 80089ca:	e11a      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80089cc:	4b8f      	ldr	r3, [pc, #572]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f003 0301 	and.w	r3, r3, #1
 80089d4:	683a      	ldr	r2, [r7, #0]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d919      	bls.n	8008a0e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089da:	683b      	ldr	r3, [r7, #0]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d105      	bne.n	80089ec <HAL_RCC_ClockConfig+0x34>
 80089e0:	4b8a      	ldr	r3, [pc, #552]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a89      	ldr	r2, [pc, #548]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 80089e6:	f043 0304 	orr.w	r3, r3, #4
 80089ea:	6013      	str	r3, [r2, #0]
 80089ec:	4b87      	ldr	r3, [pc, #540]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f023 0201 	bic.w	r2, r3, #1
 80089f4:	4985      	ldr	r1, [pc, #532]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	4313      	orrs	r3, r2
 80089fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80089fc:	4b83      	ldr	r3, [pc, #524]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 0301 	and.w	r3, r3, #1
 8008a04:	683a      	ldr	r2, [r7, #0]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d001      	beq.n	8008a0e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e0f9      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f003 0302 	and.w	r3, r3, #2
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d008      	beq.n	8008a2c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a1a:	4b7d      	ldr	r3, [pc, #500]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	689b      	ldr	r3, [r3, #8]
 8008a26:	497a      	ldr	r1, [pc, #488]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a28:	4313      	orrs	r3, r2
 8008a2a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 0301 	and.w	r3, r3, #1
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 808e 	beq.w	8008b56 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	2b02      	cmp	r3, #2
 8008a40:	d107      	bne.n	8008a52 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008a42:	4b73      	ldr	r3, [pc, #460]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d121      	bne.n	8008a92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e0d7      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	2b03      	cmp	r3, #3
 8008a58:	d107      	bne.n	8008a6a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008a5a:	4b6d      	ldr	r3, [pc, #436]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d115      	bne.n	8008a92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e0cb      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d107      	bne.n	8008a82 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008a72:	4b67      	ldr	r3, [pc, #412]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0302 	and.w	r3, r3, #2
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d109      	bne.n	8008a92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	e0bf      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8008a82:	4b63      	ldr	r3, [pc, #396]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d101      	bne.n	8008a92 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e0b7      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a92:	4b5f      	ldr	r3, [pc, #380]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	f023 0203 	bic.w	r2, r3, #3
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	685b      	ldr	r3, [r3, #4]
 8008a9e:	495c      	ldr	r1, [pc, #368]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008aa0:	4313      	orrs	r3, r2
 8008aa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008aa4:	f7fc f9f8 	bl	8004e98 <HAL_GetTick>
 8008aa8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	685b      	ldr	r3, [r3, #4]
 8008aae:	2b02      	cmp	r3, #2
 8008ab0:	d112      	bne.n	8008ad8 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008ab2:	e00a      	b.n	8008aca <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ab4:	f7fc f9f0 	bl	8004e98 <HAL_GetTick>
 8008ab8:	4602      	mov	r2, r0
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	1ad3      	subs	r3, r2, r3
 8008abe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d901      	bls.n	8008aca <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8008ac6:	2303      	movs	r3, #3
 8008ac8:	e09b      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8008aca:	4b51      	ldr	r3, [pc, #324]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 030c 	and.w	r3, r3, #12
 8008ad2:	2b08      	cmp	r3, #8
 8008ad4:	d1ee      	bne.n	8008ab4 <HAL_RCC_ClockConfig+0xfc>
 8008ad6:	e03e      	b.n	8008b56 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	685b      	ldr	r3, [r3, #4]
 8008adc:	2b03      	cmp	r3, #3
 8008ade:	d112      	bne.n	8008b06 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008ae0:	e00a      	b.n	8008af8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ae2:	f7fc f9d9 	bl	8004e98 <HAL_GetTick>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	1ad3      	subs	r3, r2, r3
 8008aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8008af0:	4293      	cmp	r3, r2
 8008af2:	d901      	bls.n	8008af8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8008af4:	2303      	movs	r3, #3
 8008af6:	e084      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008af8:	4b45      	ldr	r3, [pc, #276]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	f003 030c 	and.w	r3, r3, #12
 8008b00:	2b0c      	cmp	r3, #12
 8008b02:	d1ee      	bne.n	8008ae2 <HAL_RCC_ClockConfig+0x12a>
 8008b04:	e027      	b.n	8008b56 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d11d      	bne.n	8008b4a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008b0e:	e00a      	b.n	8008b26 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b10:	f7fc f9c2 	bl	8004e98 <HAL_GetTick>
 8008b14:	4602      	mov	r2, r0
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	1ad3      	subs	r3, r2, r3
 8008b1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b1e:	4293      	cmp	r3, r2
 8008b20:	d901      	bls.n	8008b26 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8008b22:	2303      	movs	r3, #3
 8008b24:	e06d      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8008b26:	4b3a      	ldr	r3, [pc, #232]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	f003 030c 	and.w	r3, r3, #12
 8008b2e:	2b04      	cmp	r3, #4
 8008b30:	d1ee      	bne.n	8008b10 <HAL_RCC_ClockConfig+0x158>
 8008b32:	e010      	b.n	8008b56 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008b34:	f7fc f9b0 	bl	8004e98 <HAL_GetTick>
 8008b38:	4602      	mov	r2, r0
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	1ad3      	subs	r3, r2, r3
 8008b3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d901      	bls.n	8008b4a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8008b46:	2303      	movs	r3, #3
 8008b48:	e05b      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8008b4a:	4b31      	ldr	r3, [pc, #196]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008b4c:	689b      	ldr	r3, [r3, #8]
 8008b4e:	f003 030c 	and.w	r3, r3, #12
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1ee      	bne.n	8008b34 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008b56:	4b2d      	ldr	r3, [pc, #180]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	f003 0301 	and.w	r3, r3, #1
 8008b5e:	683a      	ldr	r2, [r7, #0]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d219      	bcs.n	8008b98 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d105      	bne.n	8008b76 <HAL_RCC_ClockConfig+0x1be>
 8008b6a:	4b28      	ldr	r3, [pc, #160]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a27      	ldr	r2, [pc, #156]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 8008b70:	f043 0304 	orr.w	r3, r3, #4
 8008b74:	6013      	str	r3, [r2, #0]
 8008b76:	4b25      	ldr	r3, [pc, #148]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f023 0201 	bic.w	r2, r3, #1
 8008b7e:	4923      	ldr	r1, [pc, #140]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b86:	4b21      	ldr	r3, [pc, #132]	; (8008c0c <HAL_RCC_ClockConfig+0x254>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f003 0301 	and.w	r3, r3, #1
 8008b8e:	683a      	ldr	r2, [r7, #0]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	d001      	beq.n	8008b98 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8008b94:	2301      	movs	r3, #1
 8008b96:	e034      	b.n	8008c02 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f003 0304 	and.w	r3, r3, #4
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d008      	beq.n	8008bb6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ba4:	4b1a      	ldr	r3, [pc, #104]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	68db      	ldr	r3, [r3, #12]
 8008bb0:	4917      	ldr	r1, [pc, #92]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008bb2:	4313      	orrs	r3, r2
 8008bb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f003 0308 	and.w	r3, r3, #8
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d009      	beq.n	8008bd6 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008bc2:	4b13      	ldr	r3, [pc, #76]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	691b      	ldr	r3, [r3, #16]
 8008bce:	00db      	lsls	r3, r3, #3
 8008bd0:	490f      	ldr	r1, [pc, #60]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008bd2:	4313      	orrs	r3, r2
 8008bd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008bd6:	f000 f823 	bl	8008c20 <HAL_RCC_GetSysClockFreq>
 8008bda:	4602      	mov	r2, r0
 8008bdc:	4b0c      	ldr	r3, [pc, #48]	; (8008c10 <HAL_RCC_ClockConfig+0x258>)
 8008bde:	689b      	ldr	r3, [r3, #8]
 8008be0:	091b      	lsrs	r3, r3, #4
 8008be2:	f003 030f 	and.w	r3, r3, #15
 8008be6:	490b      	ldr	r1, [pc, #44]	; (8008c14 <HAL_RCC_ClockConfig+0x25c>)
 8008be8:	5ccb      	ldrb	r3, [r1, r3]
 8008bea:	fa22 f303 	lsr.w	r3, r2, r3
 8008bee:	4a0a      	ldr	r2, [pc, #40]	; (8008c18 <HAL_RCC_ClockConfig+0x260>)
 8008bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008bf2:	4b0a      	ldr	r3, [pc, #40]	; (8008c1c <HAL_RCC_ClockConfig+0x264>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f7fc f902 	bl	8004e00 <HAL_InitTick>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	72fb      	strb	r3, [r7, #11]

  return status;
 8008c00:	7afb      	ldrb	r3, [r7, #11]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3710      	adds	r7, #16
 8008c06:	46bd      	mov	sp, r7
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	bf00      	nop
 8008c0c:	40023c00 	.word	0x40023c00
 8008c10:	40023800 	.word	0x40023800
 8008c14:	08013a2c 	.word	0x08013a2c
 8008c18:	200007b4 	.word	0x200007b4
 8008c1c:	200007bc 	.word	0x200007bc

08008c20 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008c20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008c24:	b092      	sub	sp, #72	; 0x48
 8008c26:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8008c28:	4b79      	ldr	r3, [pc, #484]	; (8008e10 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008c2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c30:	f003 030c 	and.w	r3, r3, #12
 8008c34:	2b0c      	cmp	r3, #12
 8008c36:	d00d      	beq.n	8008c54 <HAL_RCC_GetSysClockFreq+0x34>
 8008c38:	2b0c      	cmp	r3, #12
 8008c3a:	f200 80d5 	bhi.w	8008de8 <HAL_RCC_GetSysClockFreq+0x1c8>
 8008c3e:	2b04      	cmp	r3, #4
 8008c40:	d002      	beq.n	8008c48 <HAL_RCC_GetSysClockFreq+0x28>
 8008c42:	2b08      	cmp	r3, #8
 8008c44:	d003      	beq.n	8008c4e <HAL_RCC_GetSysClockFreq+0x2e>
 8008c46:	e0cf      	b.n	8008de8 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008c48:	4b72      	ldr	r3, [pc, #456]	; (8008e14 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8008c4a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008c4c:	e0da      	b.n	8008e04 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008c4e:	4b72      	ldr	r3, [pc, #456]	; (8008e18 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8008c50:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008c52:	e0d7      	b.n	8008e04 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8008c54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c56:	0c9b      	lsrs	r3, r3, #18
 8008c58:	f003 020f 	and.w	r2, r3, #15
 8008c5c:	4b6f      	ldr	r3, [pc, #444]	; (8008e1c <HAL_RCC_GetSysClockFreq+0x1fc>)
 8008c5e:	5c9b      	ldrb	r3, [r3, r2]
 8008c60:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8008c62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c64:	0d9b      	lsrs	r3, r3, #22
 8008c66:	f003 0303 	and.w	r3, r3, #3
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008c6e:	4b68      	ldr	r3, [pc, #416]	; (8008e10 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d05d      	beq.n	8008d36 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8008c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	4618      	mov	r0, r3
 8008c80:	4611      	mov	r1, r2
 8008c82:	4604      	mov	r4, r0
 8008c84:	460d      	mov	r5, r1
 8008c86:	4622      	mov	r2, r4
 8008c88:	462b      	mov	r3, r5
 8008c8a:	f04f 0000 	mov.w	r0, #0
 8008c8e:	f04f 0100 	mov.w	r1, #0
 8008c92:	0159      	lsls	r1, r3, #5
 8008c94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008c98:	0150      	lsls	r0, r2, #5
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	460b      	mov	r3, r1
 8008c9e:	4621      	mov	r1, r4
 8008ca0:	1a51      	subs	r1, r2, r1
 8008ca2:	6139      	str	r1, [r7, #16]
 8008ca4:	4629      	mov	r1, r5
 8008ca6:	eb63 0301 	sbc.w	r3, r3, r1
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	f04f 0200 	mov.w	r2, #0
 8008cb0:	f04f 0300 	mov.w	r3, #0
 8008cb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008cb8:	4659      	mov	r1, fp
 8008cba:	018b      	lsls	r3, r1, #6
 8008cbc:	4651      	mov	r1, sl
 8008cbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008cc2:	4651      	mov	r1, sl
 8008cc4:	018a      	lsls	r2, r1, #6
 8008cc6:	46d4      	mov	ip, sl
 8008cc8:	ebb2 080c 	subs.w	r8, r2, ip
 8008ccc:	4659      	mov	r1, fp
 8008cce:	eb63 0901 	sbc.w	r9, r3, r1
 8008cd2:	f04f 0200 	mov.w	r2, #0
 8008cd6:	f04f 0300 	mov.w	r3, #0
 8008cda:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008cde:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008ce2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ce6:	4690      	mov	r8, r2
 8008ce8:	4699      	mov	r9, r3
 8008cea:	4623      	mov	r3, r4
 8008cec:	eb18 0303 	adds.w	r3, r8, r3
 8008cf0:	60bb      	str	r3, [r7, #8]
 8008cf2:	462b      	mov	r3, r5
 8008cf4:	eb49 0303 	adc.w	r3, r9, r3
 8008cf8:	60fb      	str	r3, [r7, #12]
 8008cfa:	f04f 0200 	mov.w	r2, #0
 8008cfe:	f04f 0300 	mov.w	r3, #0
 8008d02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008d06:	4629      	mov	r1, r5
 8008d08:	024b      	lsls	r3, r1, #9
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	4604      	mov	r4, r0
 8008d10:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8008d14:	4601      	mov	r1, r0
 8008d16:	024a      	lsls	r2, r1, #9
 8008d18:	4610      	mov	r0, r2
 8008d1a:	4619      	mov	r1, r3
 8008d1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d1e:	2200      	movs	r2, #0
 8008d20:	62bb      	str	r3, [r7, #40]	; 0x28
 8008d22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008d28:	f7f8 fa34 	bl	8001194 <__aeabi_uldivmod>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	460b      	mov	r3, r1
 8008d30:	4613      	mov	r3, r2
 8008d32:	647b      	str	r3, [r7, #68]	; 0x44
 8008d34:	e055      	b.n	8008de2 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8008d36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d38:	2200      	movs	r2, #0
 8008d3a:	623b      	str	r3, [r7, #32]
 8008d3c:	627a      	str	r2, [r7, #36]	; 0x24
 8008d3e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008d42:	4642      	mov	r2, r8
 8008d44:	464b      	mov	r3, r9
 8008d46:	f04f 0000 	mov.w	r0, #0
 8008d4a:	f04f 0100 	mov.w	r1, #0
 8008d4e:	0159      	lsls	r1, r3, #5
 8008d50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008d54:	0150      	lsls	r0, r2, #5
 8008d56:	4602      	mov	r2, r0
 8008d58:	460b      	mov	r3, r1
 8008d5a:	46c4      	mov	ip, r8
 8008d5c:	ebb2 0a0c 	subs.w	sl, r2, ip
 8008d60:	4640      	mov	r0, r8
 8008d62:	4649      	mov	r1, r9
 8008d64:	468c      	mov	ip, r1
 8008d66:	eb63 0b0c 	sbc.w	fp, r3, ip
 8008d6a:	f04f 0200 	mov.w	r2, #0
 8008d6e:	f04f 0300 	mov.w	r3, #0
 8008d72:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008d76:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008d7a:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008d7e:	ebb2 040a 	subs.w	r4, r2, sl
 8008d82:	eb63 050b 	sbc.w	r5, r3, fp
 8008d86:	f04f 0200 	mov.w	r2, #0
 8008d8a:	f04f 0300 	mov.w	r3, #0
 8008d8e:	00eb      	lsls	r3, r5, #3
 8008d90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008d94:	00e2      	lsls	r2, r4, #3
 8008d96:	4614      	mov	r4, r2
 8008d98:	461d      	mov	r5, r3
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	18e3      	adds	r3, r4, r3
 8008d9e:	603b      	str	r3, [r7, #0]
 8008da0:	460b      	mov	r3, r1
 8008da2:	eb45 0303 	adc.w	r3, r5, r3
 8008da6:	607b      	str	r3, [r7, #4]
 8008da8:	f04f 0200 	mov.w	r2, #0
 8008dac:	f04f 0300 	mov.w	r3, #0
 8008db0:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008db4:	4629      	mov	r1, r5
 8008db6:	028b      	lsls	r3, r1, #10
 8008db8:	4620      	mov	r0, r4
 8008dba:	4629      	mov	r1, r5
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8008dc2:	4601      	mov	r1, r0
 8008dc4:	028a      	lsls	r2, r1, #10
 8008dc6:	4610      	mov	r0, r2
 8008dc8:	4619      	mov	r1, r3
 8008dca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008dcc:	2200      	movs	r2, #0
 8008dce:	61bb      	str	r3, [r7, #24]
 8008dd0:	61fa      	str	r2, [r7, #28]
 8008dd2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008dd6:	f7f8 f9dd 	bl	8001194 <__aeabi_uldivmod>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	4613      	mov	r3, r2
 8008de0:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8008de2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008de4:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008de6:	e00d      	b.n	8008e04 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8008de8:	4b09      	ldr	r3, [pc, #36]	; (8008e10 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8008dea:	685b      	ldr	r3, [r3, #4]
 8008dec:	0b5b      	lsrs	r3, r3, #13
 8008dee:	f003 0307 	and.w	r3, r3, #7
 8008df2:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8008df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008df6:	3301      	adds	r3, #1
 8008df8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8008dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8008e00:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8008e02:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008e04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	3748      	adds	r7, #72	; 0x48
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e10:	40023800 	.word	0x40023800
 8008e14:	00f42400 	.word	0x00f42400
 8008e18:	007a1200 	.word	0x007a1200
 8008e1c:	08013a20 	.word	0x08013a20

08008e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e20:	b480      	push	{r7}
 8008e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008e24:	4b02      	ldr	r3, [pc, #8]	; (8008e30 <HAL_RCC_GetHCLKFreq+0x10>)
 8008e26:	681b      	ldr	r3, [r3, #0]
}
 8008e28:	4618      	mov	r0, r3
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	bc80      	pop	{r7}
 8008e2e:	4770      	bx	lr
 8008e30:	200007b4 	.word	0x200007b4

08008e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008e38:	f7ff fff2 	bl	8008e20 <HAL_RCC_GetHCLKFreq>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	4b05      	ldr	r3, [pc, #20]	; (8008e54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	0a1b      	lsrs	r3, r3, #8
 8008e44:	f003 0307 	and.w	r3, r3, #7
 8008e48:	4903      	ldr	r1, [pc, #12]	; (8008e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e4a:	5ccb      	ldrb	r3, [r1, r3]
 8008e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	40023800 	.word	0x40023800
 8008e58:	08013a3c 	.word	0x08013a3c

08008e5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b087      	sub	sp, #28
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008e64:	2300      	movs	r3, #0
 8008e66:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8008e68:	4b29      	ldr	r3, [pc, #164]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d12c      	bne.n	8008ece <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008e74:	4b26      	ldr	r3, [pc, #152]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d005      	beq.n	8008e8c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8008e80:	4b24      	ldr	r3, [pc, #144]	; (8008f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8008e88:	617b      	str	r3, [r7, #20]
 8008e8a:	e016      	b.n	8008eba <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e8c:	4b20      	ldr	r3, [pc, #128]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e90:	4a1f      	ldr	r2, [pc, #124]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e96:	6253      	str	r3, [r2, #36]	; 0x24
 8008e98:	4b1d      	ldr	r3, [pc, #116]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ea0:	60fb      	str	r3, [r7, #12]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8008ea4:	4b1b      	ldr	r3, [pc, #108]	; (8008f14 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8008eac:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8008eae:	4b18      	ldr	r3, [pc, #96]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb2:	4a17      	ldr	r2, [pc, #92]	; (8008f10 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8008eb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008eb8:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8008ec0:	d105      	bne.n	8008ece <RCC_SetFlashLatencyFromMSIRange+0x72>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008ec8:	d101      	bne.n	8008ece <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8008eca:	2301      	movs	r3, #1
 8008ecc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d105      	bne.n	8008ee0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8008ed4:	4b10      	ldr	r3, [pc, #64]	; (8008f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a0f      	ldr	r2, [pc, #60]	; (8008f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008eda:	f043 0304 	orr.w	r3, r3, #4
 8008ede:	6013      	str	r3, [r2, #0]
 8008ee0:	4b0d      	ldr	r3, [pc, #52]	; (8008f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	f023 0201 	bic.w	r2, r3, #1
 8008ee8:	490b      	ldr	r1, [pc, #44]	; (8008f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008eea:	693b      	ldr	r3, [r7, #16]
 8008eec:	4313      	orrs	r3, r2
 8008eee:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008ef0:	4b09      	ldr	r3, [pc, #36]	; (8008f18 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	f003 0301 	and.w	r3, r3, #1
 8008ef8:	693a      	ldr	r2, [r7, #16]
 8008efa:	429a      	cmp	r2, r3
 8008efc:	d001      	beq.n	8008f02 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e000      	b.n	8008f04 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8008f02:	2300      	movs	r3, #0
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	371c      	adds	r7, #28
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bc80      	pop	{r7}
 8008f0c:	4770      	bx	lr
 8008f0e:	bf00      	nop
 8008f10:	40023800 	.word	0x40023800
 8008f14:	40007000 	.word	0x40007000
 8008f18:	40023c00 	.word	0x40023c00

08008f1c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f1c:	b580      	push	{r7, lr}
 8008f1e:	b082      	sub	sp, #8
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d101      	bne.n	8008f2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e06e      	b.n	800900c <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d108      	bne.n	8008f48 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f3e:	d009      	beq.n	8008f54 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	61da      	str	r2, [r3, #28]
 8008f46:	e005      	b.n	8008f54 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d106      	bne.n	8008f74 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f6e:	6878      	ldr	r0, [r7, #4]
 8008f70:	f7fb fafe 	bl	8004570 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2202      	movs	r2, #2
 8008f78:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f8a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	689b      	ldr	r3, [r3, #8]
 8008f98:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008f9c:	431a      	orrs	r2, r3
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	68db      	ldr	r3, [r3, #12]
 8008fa2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008fa6:	431a      	orrs	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	691b      	ldr	r3, [r3, #16]
 8008fac:	f003 0302 	and.w	r3, r3, #2
 8008fb0:	431a      	orrs	r2, r3
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	695b      	ldr	r3, [r3, #20]
 8008fb6:	f003 0301 	and.w	r3, r3, #1
 8008fba:	431a      	orrs	r2, r3
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	699b      	ldr	r3, [r3, #24]
 8008fc0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008fc4:	431a      	orrs	r2, r3
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	69db      	ldr	r3, [r3, #28]
 8008fca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008fce:	431a      	orrs	r2, r3
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a1b      	ldr	r3, [r3, #32]
 8008fd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008fd8:	ea42 0103 	orr.w	r1, r2, r3
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fe0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	430a      	orrs	r2, r1
 8008fea:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	699b      	ldr	r3, [r3, #24]
 8008ff0:	0c1a      	lsrs	r2, r3, #16
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f002 0204 	and.w	r2, r2, #4
 8008ffa:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2200      	movs	r2, #0
 8009000:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	3708      	adds	r7, #8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009014:	b580      	push	{r7, lr}
 8009016:	b088      	sub	sp, #32
 8009018:	af00      	add	r7, sp, #0
 800901a:	60f8      	str	r0, [r7, #12]
 800901c:	60b9      	str	r1, [r7, #8]
 800901e:	603b      	str	r3, [r7, #0]
 8009020:	4613      	mov	r3, r2
 8009022:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009024:	2300      	movs	r3, #0
 8009026:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800902e:	2b01      	cmp	r3, #1
 8009030:	d101      	bne.n	8009036 <HAL_SPI_Transmit+0x22>
 8009032:	2302      	movs	r3, #2
 8009034:	e126      	b.n	8009284 <HAL_SPI_Transmit+0x270>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2201      	movs	r2, #1
 800903a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800903e:	f7fb ff2b 	bl	8004e98 <HAL_GetTick>
 8009042:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009044:	88fb      	ldrh	r3, [r7, #6]
 8009046:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800904e:	b2db      	uxtb	r3, r3
 8009050:	2b01      	cmp	r3, #1
 8009052:	d002      	beq.n	800905a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009054:	2302      	movs	r3, #2
 8009056:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009058:	e10b      	b.n	8009272 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d002      	beq.n	8009066 <HAL_SPI_Transmit+0x52>
 8009060:	88fb      	ldrh	r3, [r7, #6]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d102      	bne.n	800906c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009066:	2301      	movs	r3, #1
 8009068:	77fb      	strb	r3, [r7, #31]
    goto error;
 800906a:	e102      	b.n	8009272 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	2203      	movs	r2, #3
 8009070:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	2200      	movs	r2, #0
 8009078:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	88fa      	ldrh	r2, [r7, #6]
 8009084:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	88fa      	ldrh	r2, [r7, #6]
 800908a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2200      	movs	r2, #0
 8009090:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	2200      	movs	r2, #0
 800909c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	2200      	movs	r2, #0
 80090a2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2200      	movs	r2, #0
 80090a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090b2:	d10f      	bne.n	80090d4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	681a      	ldr	r2, [r3, #0]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80090c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80090d2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090de:	2b40      	cmp	r3, #64	; 0x40
 80090e0:	d007      	beq.n	80090f2 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681a      	ldr	r2, [r3, #0]
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	68db      	ldr	r3, [r3, #12]
 80090f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090fa:	d14b      	bne.n	8009194 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d002      	beq.n	800910a <HAL_SPI_Transmit+0xf6>
 8009104:	8afb      	ldrh	r3, [r7, #22]
 8009106:	2b01      	cmp	r3, #1
 8009108:	d13e      	bne.n	8009188 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800910e:	881a      	ldrh	r2, [r3, #0]
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800911a:	1c9a      	adds	r2, r3, #2
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009124:	b29b      	uxth	r3, r3
 8009126:	3b01      	subs	r3, #1
 8009128:	b29a      	uxth	r2, r3
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800912e:	e02b      	b.n	8009188 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	689b      	ldr	r3, [r3, #8]
 8009136:	f003 0302 	and.w	r3, r3, #2
 800913a:	2b02      	cmp	r3, #2
 800913c:	d112      	bne.n	8009164 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009142:	881a      	ldrh	r2, [r3, #0]
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800914e:	1c9a      	adds	r2, r3, #2
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009158:	b29b      	uxth	r3, r3
 800915a:	3b01      	subs	r3, #1
 800915c:	b29a      	uxth	r2, r3
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	86da      	strh	r2, [r3, #54]	; 0x36
 8009162:	e011      	b.n	8009188 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009164:	f7fb fe98 	bl	8004e98 <HAL_GetTick>
 8009168:	4602      	mov	r2, r0
 800916a:	69bb      	ldr	r3, [r7, #24]
 800916c:	1ad3      	subs	r3, r2, r3
 800916e:	683a      	ldr	r2, [r7, #0]
 8009170:	429a      	cmp	r2, r3
 8009172:	d803      	bhi.n	800917c <HAL_SPI_Transmit+0x168>
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800917a:	d102      	bne.n	8009182 <HAL_SPI_Transmit+0x16e>
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d102      	bne.n	8009188 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009182:	2303      	movs	r3, #3
 8009184:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009186:	e074      	b.n	8009272 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800918c:	b29b      	uxth	r3, r3
 800918e:	2b00      	cmp	r3, #0
 8009190:	d1ce      	bne.n	8009130 <HAL_SPI_Transmit+0x11c>
 8009192:	e04c      	b.n	800922e <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d002      	beq.n	80091a2 <HAL_SPI_Transmit+0x18e>
 800919c:	8afb      	ldrh	r3, [r7, #22]
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d140      	bne.n	8009224 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	330c      	adds	r3, #12
 80091ac:	7812      	ldrb	r2, [r2, #0]
 80091ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091b4:	1c5a      	adds	r2, r3, #1
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091be:	b29b      	uxth	r3, r3
 80091c0:	3b01      	subs	r3, #1
 80091c2:	b29a      	uxth	r2, r3
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80091c8:	e02c      	b.n	8009224 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	f003 0302 	and.w	r3, r3, #2
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d113      	bne.n	8009200 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	330c      	adds	r3, #12
 80091e2:	7812      	ldrb	r2, [r2, #0]
 80091e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80091ea:	1c5a      	adds	r2, r3, #1
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	3b01      	subs	r3, #1
 80091f8:	b29a      	uxth	r2, r3
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80091fe:	e011      	b.n	8009224 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009200:	f7fb fe4a 	bl	8004e98 <HAL_GetTick>
 8009204:	4602      	mov	r2, r0
 8009206:	69bb      	ldr	r3, [r7, #24]
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	429a      	cmp	r2, r3
 800920e:	d803      	bhi.n	8009218 <HAL_SPI_Transmit+0x204>
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009216:	d102      	bne.n	800921e <HAL_SPI_Transmit+0x20a>
 8009218:	683b      	ldr	r3, [r7, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d102      	bne.n	8009224 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800921e:	2303      	movs	r3, #3
 8009220:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009222:	e026      	b.n	8009272 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009228:	b29b      	uxth	r3, r3
 800922a:	2b00      	cmp	r3, #0
 800922c:	d1cd      	bne.n	80091ca <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800922e:	69ba      	ldr	r2, [r7, #24]
 8009230:	6839      	ldr	r1, [r7, #0]
 8009232:	68f8      	ldr	r0, [r7, #12]
 8009234:	f000 fcd0 	bl	8009bd8 <SPI_EndRxTxTransaction>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d002      	beq.n	8009244 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2220      	movs	r2, #32
 8009242:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d10a      	bne.n	8009262 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800924c:	2300      	movs	r3, #0
 800924e:	613b      	str	r3, [r7, #16]
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68db      	ldr	r3, [r3, #12]
 8009256:	613b      	str	r3, [r7, #16]
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	689b      	ldr	r3, [r3, #8]
 800925e:	613b      	str	r3, [r7, #16]
 8009260:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009266:	2b00      	cmp	r3, #0
 8009268:	d002      	beq.n	8009270 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800926a:	2301      	movs	r3, #1
 800926c:	77fb      	strb	r3, [r7, #31]
 800926e:	e000      	b.n	8009272 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009270:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2201      	movs	r2, #1
 8009276:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009282:	7ffb      	ldrb	r3, [r7, #31]
}
 8009284:	4618      	mov	r0, r3
 8009286:	3720      	adds	r7, #32
 8009288:	46bd      	mov	sp, r7
 800928a:	bd80      	pop	{r7, pc}

0800928c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b088      	sub	sp, #32
 8009290:	af02      	add	r7, sp, #8
 8009292:	60f8      	str	r0, [r7, #12]
 8009294:	60b9      	str	r1, [r7, #8]
 8009296:	603b      	str	r3, [r7, #0]
 8009298:	4613      	mov	r3, r2
 800929a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800929c:	2300      	movs	r3, #0
 800929e:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	685b      	ldr	r3, [r3, #4]
 80092a4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80092a8:	d112      	bne.n	80092d0 <HAL_SPI_Receive+0x44>
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d10e      	bne.n	80092d0 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2204      	movs	r2, #4
 80092b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80092ba:	88fa      	ldrh	r2, [r7, #6]
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	9300      	str	r3, [sp, #0]
 80092c0:	4613      	mov	r3, r2
 80092c2:	68ba      	ldr	r2, [r7, #8]
 80092c4:	68b9      	ldr	r1, [r7, #8]
 80092c6:	68f8      	ldr	r0, [r7, #12]
 80092c8:	f000 f8f1 	bl	80094ae <HAL_SPI_TransmitReceive>
 80092cc:	4603      	mov	r3, r0
 80092ce:	e0ea      	b.n	80094a6 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d101      	bne.n	80092de <HAL_SPI_Receive+0x52>
 80092da:	2302      	movs	r3, #2
 80092dc:	e0e3      	b.n	80094a6 <HAL_SPI_Receive+0x21a>
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2201      	movs	r2, #1
 80092e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80092e6:	f7fb fdd7 	bl	8004e98 <HAL_GetTick>
 80092ea:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	2b01      	cmp	r3, #1
 80092f6:	d002      	beq.n	80092fe <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80092f8:	2302      	movs	r3, #2
 80092fa:	75fb      	strb	r3, [r7, #23]
    goto error;
 80092fc:	e0ca      	b.n	8009494 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d002      	beq.n	800930a <HAL_SPI_Receive+0x7e>
 8009304:	88fb      	ldrh	r3, [r7, #6]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d102      	bne.n	8009310 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800930e:	e0c1      	b.n	8009494 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2204      	movs	r2, #4
 8009314:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	2200      	movs	r2, #0
 800931c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	68ba      	ldr	r2, [r7, #8]
 8009322:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	88fa      	ldrh	r2, [r7, #6]
 8009328:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	88fa      	ldrh	r2, [r7, #6]
 800932e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2200      	movs	r2, #0
 8009334:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2200      	movs	r2, #0
 8009340:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2200      	movs	r2, #0
 8009346:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	2200      	movs	r2, #0
 800934c:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009356:	d10f      	bne.n	8009378 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	681a      	ldr	r2, [r3, #0]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009366:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009376:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009382:	2b40      	cmp	r3, #64	; 0x40
 8009384:	d007      	beq.n	8009396 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	681a      	ldr	r2, [r3, #0]
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009394:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	68db      	ldr	r3, [r3, #12]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d162      	bne.n	8009464 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800939e:	e02e      	b.n	80093fe <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	689b      	ldr	r3, [r3, #8]
 80093a6:	f003 0301 	and.w	r3, r3, #1
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d115      	bne.n	80093da <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f103 020c 	add.w	r2, r3, #12
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093ba:	7812      	ldrb	r2, [r2, #0]
 80093bc:	b2d2      	uxtb	r2, r2
 80093be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093c4:	1c5a      	adds	r2, r3, #1
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	3b01      	subs	r3, #1
 80093d2:	b29a      	uxth	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80093d8:	e011      	b.n	80093fe <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093da:	f7fb fd5d 	bl	8004e98 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	683a      	ldr	r2, [r7, #0]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	d803      	bhi.n	80093f2 <HAL_SPI_Receive+0x166>
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093f0:	d102      	bne.n	80093f8 <HAL_SPI_Receive+0x16c>
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d102      	bne.n	80093fe <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80093f8:	2303      	movs	r3, #3
 80093fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80093fc:	e04a      	b.n	8009494 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009402:	b29b      	uxth	r3, r3
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1cb      	bne.n	80093a0 <HAL_SPI_Receive+0x114>
 8009408:	e031      	b.n	800946e <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	f003 0301 	and.w	r3, r3, #1
 8009414:	2b01      	cmp	r3, #1
 8009416:	d113      	bne.n	8009440 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	68da      	ldr	r2, [r3, #12]
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009422:	b292      	uxth	r2, r2
 8009424:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800942a:	1c9a      	adds	r2, r3, #2
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009434:	b29b      	uxth	r3, r3
 8009436:	3b01      	subs	r3, #1
 8009438:	b29a      	uxth	r2, r3
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800943e:	e011      	b.n	8009464 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009440:	f7fb fd2a 	bl	8004e98 <HAL_GetTick>
 8009444:	4602      	mov	r2, r0
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	1ad3      	subs	r3, r2, r3
 800944a:	683a      	ldr	r2, [r7, #0]
 800944c:	429a      	cmp	r2, r3
 800944e:	d803      	bhi.n	8009458 <HAL_SPI_Receive+0x1cc>
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009456:	d102      	bne.n	800945e <HAL_SPI_Receive+0x1d2>
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d102      	bne.n	8009464 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800945e:	2303      	movs	r3, #3
 8009460:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009462:	e017      	b.n	8009494 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009468:	b29b      	uxth	r3, r3
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1cd      	bne.n	800940a <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800946e:	693a      	ldr	r2, [r7, #16]
 8009470:	6839      	ldr	r1, [r7, #0]
 8009472:	68f8      	ldr	r0, [r7, #12]
 8009474:	f000 fb4a 	bl	8009b0c <SPI_EndRxTransaction>
 8009478:	4603      	mov	r3, r0
 800947a:	2b00      	cmp	r3, #0
 800947c:	d002      	beq.n	8009484 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2220      	movs	r2, #32
 8009482:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009488:	2b00      	cmp	r3, #0
 800948a:	d002      	beq.n	8009492 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	75fb      	strb	r3, [r7, #23]
 8009490:	e000      	b.n	8009494 <HAL_SPI_Receive+0x208>
  }

error :
 8009492:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2201      	movs	r2, #1
 8009498:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80094a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	3718      	adds	r7, #24
 80094aa:	46bd      	mov	sp, r7
 80094ac:	bd80      	pop	{r7, pc}

080094ae <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80094ae:	b580      	push	{r7, lr}
 80094b0:	b08c      	sub	sp, #48	; 0x30
 80094b2:	af00      	add	r7, sp, #0
 80094b4:	60f8      	str	r0, [r7, #12]
 80094b6:	60b9      	str	r1, [r7, #8]
 80094b8:	607a      	str	r2, [r7, #4]
 80094ba:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80094bc:	2301      	movs	r3, #1
 80094be:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80094c0:	2300      	movs	r3, #0
 80094c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80094cc:	2b01      	cmp	r3, #1
 80094ce:	d101      	bne.n	80094d4 <HAL_SPI_TransmitReceive+0x26>
 80094d0:	2302      	movs	r3, #2
 80094d2:	e18a      	b.n	80097ea <HAL_SPI_TransmitReceive+0x33c>
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	2201      	movs	r2, #1
 80094d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80094dc:	f7fb fcdc 	bl	8004e98 <HAL_GetTick>
 80094e0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80094e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	685b      	ldr	r3, [r3, #4]
 80094f0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80094f2:	887b      	ldrh	r3, [r7, #2]
 80094f4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80094f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d00f      	beq.n	800951e <HAL_SPI_TransmitReceive+0x70>
 80094fe:	69fb      	ldr	r3, [r7, #28]
 8009500:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009504:	d107      	bne.n	8009516 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	689b      	ldr	r3, [r3, #8]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d103      	bne.n	8009516 <HAL_SPI_TransmitReceive+0x68>
 800950e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009512:	2b04      	cmp	r3, #4
 8009514:	d003      	beq.n	800951e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009516:	2302      	movs	r3, #2
 8009518:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800951c:	e15b      	b.n	80097d6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d005      	beq.n	8009530 <HAL_SPI_TransmitReceive+0x82>
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	2b00      	cmp	r3, #0
 8009528:	d002      	beq.n	8009530 <HAL_SPI_TransmitReceive+0x82>
 800952a:	887b      	ldrh	r3, [r7, #2]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d103      	bne.n	8009538 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009530:	2301      	movs	r3, #1
 8009532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009536:	e14e      	b.n	80097d6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800953e:	b2db      	uxtb	r3, r3
 8009540:	2b04      	cmp	r3, #4
 8009542:	d003      	beq.n	800954c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2205      	movs	r2, #5
 8009548:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2200      	movs	r2, #0
 8009550:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	687a      	ldr	r2, [r7, #4]
 8009556:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	887a      	ldrh	r2, [r7, #2]
 800955c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	887a      	ldrh	r2, [r7, #2]
 8009562:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	887a      	ldrh	r2, [r7, #2]
 800956e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	887a      	ldrh	r2, [r7, #2]
 8009574:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2200      	movs	r2, #0
 800957a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2200      	movs	r2, #0
 8009580:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800958c:	2b40      	cmp	r3, #64	; 0x40
 800958e:	d007      	beq.n	80095a0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	681a      	ldr	r2, [r3, #0]
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800959e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	68db      	ldr	r3, [r3, #12]
 80095a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80095a8:	d178      	bne.n	800969c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	685b      	ldr	r3, [r3, #4]
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d002      	beq.n	80095b8 <HAL_SPI_TransmitReceive+0x10a>
 80095b2:	8b7b      	ldrh	r3, [r7, #26]
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d166      	bne.n	8009686 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095bc:	881a      	ldrh	r2, [r3, #0]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095c8:	1c9a      	adds	r2, r3, #2
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	3b01      	subs	r3, #1
 80095d6:	b29a      	uxth	r2, r3
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80095dc:	e053      	b.n	8009686 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	f003 0302 	and.w	r3, r3, #2
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d11b      	bne.n	8009624 <HAL_SPI_TransmitReceive+0x176>
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80095f0:	b29b      	uxth	r3, r3
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d016      	beq.n	8009624 <HAL_SPI_TransmitReceive+0x176>
 80095f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d113      	bne.n	8009624 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009600:	881a      	ldrh	r2, [r3, #0]
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800960c:	1c9a      	adds	r2, r3, #2
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009616:	b29b      	uxth	r3, r3
 8009618:	3b01      	subs	r3, #1
 800961a:	b29a      	uxth	r2, r3
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009620:	2300      	movs	r3, #0
 8009622:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	689b      	ldr	r3, [r3, #8]
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	2b01      	cmp	r3, #1
 8009630:	d119      	bne.n	8009666 <HAL_SPI_TransmitReceive+0x1b8>
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009636:	b29b      	uxth	r3, r3
 8009638:	2b00      	cmp	r3, #0
 800963a:	d014      	beq.n	8009666 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	68da      	ldr	r2, [r3, #12]
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009646:	b292      	uxth	r2, r2
 8009648:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800964e:	1c9a      	adds	r2, r3, #2
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009658:	b29b      	uxth	r3, r3
 800965a:	3b01      	subs	r3, #1
 800965c:	b29a      	uxth	r2, r3
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009662:	2301      	movs	r3, #1
 8009664:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009666:	f7fb fc17 	bl	8004e98 <HAL_GetTick>
 800966a:	4602      	mov	r2, r0
 800966c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800966e:	1ad3      	subs	r3, r2, r3
 8009670:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009672:	429a      	cmp	r2, r3
 8009674:	d807      	bhi.n	8009686 <HAL_SPI_TransmitReceive+0x1d8>
 8009676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800967c:	d003      	beq.n	8009686 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800967e:	2303      	movs	r3, #3
 8009680:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009684:	e0a7      	b.n	80097d6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800968a:	b29b      	uxth	r3, r3
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1a6      	bne.n	80095de <HAL_SPI_TransmitReceive+0x130>
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009694:	b29b      	uxth	r3, r3
 8009696:	2b00      	cmp	r3, #0
 8009698:	d1a1      	bne.n	80095de <HAL_SPI_TransmitReceive+0x130>
 800969a:	e07c      	b.n	8009796 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d002      	beq.n	80096aa <HAL_SPI_TransmitReceive+0x1fc>
 80096a4:	8b7b      	ldrh	r3, [r7, #26]
 80096a6:	2b01      	cmp	r3, #1
 80096a8:	d16b      	bne.n	8009782 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	330c      	adds	r3, #12
 80096b4:	7812      	ldrb	r2, [r2, #0]
 80096b6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096bc:	1c5a      	adds	r2, r3, #1
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	3b01      	subs	r3, #1
 80096ca:	b29a      	uxth	r2, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80096d0:	e057      	b.n	8009782 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	689b      	ldr	r3, [r3, #8]
 80096d8:	f003 0302 	and.w	r3, r3, #2
 80096dc:	2b02      	cmp	r3, #2
 80096de:	d11c      	bne.n	800971a <HAL_SPI_TransmitReceive+0x26c>
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80096e4:	b29b      	uxth	r3, r3
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d017      	beq.n	800971a <HAL_SPI_TransmitReceive+0x26c>
 80096ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ec:	2b01      	cmp	r3, #1
 80096ee:	d114      	bne.n	800971a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	330c      	adds	r3, #12
 80096fa:	7812      	ldrb	r2, [r2, #0]
 80096fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009702:	1c5a      	adds	r2, r3, #1
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800970c:	b29b      	uxth	r3, r3
 800970e:	3b01      	subs	r3, #1
 8009710:	b29a      	uxth	r2, r3
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009716:	2300      	movs	r3, #0
 8009718:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	689b      	ldr	r3, [r3, #8]
 8009720:	f003 0301 	and.w	r3, r3, #1
 8009724:	2b01      	cmp	r3, #1
 8009726:	d119      	bne.n	800975c <HAL_SPI_TransmitReceive+0x2ae>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800972c:	b29b      	uxth	r3, r3
 800972e:	2b00      	cmp	r3, #0
 8009730:	d014      	beq.n	800975c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	68da      	ldr	r2, [r3, #12]
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800973c:	b2d2      	uxtb	r2, r2
 800973e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009744:	1c5a      	adds	r2, r3, #1
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800974e:	b29b      	uxth	r3, r3
 8009750:	3b01      	subs	r3, #1
 8009752:	b29a      	uxth	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009758:	2301      	movs	r3, #1
 800975a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800975c:	f7fb fb9c 	bl	8004e98 <HAL_GetTick>
 8009760:	4602      	mov	r2, r0
 8009762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009764:	1ad3      	subs	r3, r2, r3
 8009766:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009768:	429a      	cmp	r2, r3
 800976a:	d803      	bhi.n	8009774 <HAL_SPI_TransmitReceive+0x2c6>
 800976c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800976e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009772:	d102      	bne.n	800977a <HAL_SPI_TransmitReceive+0x2cc>
 8009774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009776:	2b00      	cmp	r3, #0
 8009778:	d103      	bne.n	8009782 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800977a:	2303      	movs	r3, #3
 800977c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009780:	e029      	b.n	80097d6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009786:	b29b      	uxth	r3, r3
 8009788:	2b00      	cmp	r3, #0
 800978a:	d1a2      	bne.n	80096d2 <HAL_SPI_TransmitReceive+0x224>
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009790:	b29b      	uxth	r3, r3
 8009792:	2b00      	cmp	r3, #0
 8009794:	d19d      	bne.n	80096d2 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009798:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f000 fa1c 	bl	8009bd8 <SPI_EndRxTxTransaction>
 80097a0:	4603      	mov	r3, r0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d006      	beq.n	80097b4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80097a6:	2301      	movs	r3, #1
 80097a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	2220      	movs	r2, #32
 80097b0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80097b2:	e010      	b.n	80097d6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	689b      	ldr	r3, [r3, #8]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d10b      	bne.n	80097d4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80097bc:	2300      	movs	r3, #0
 80097be:	617b      	str	r3, [r7, #20]
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68db      	ldr	r3, [r3, #12]
 80097c6:	617b      	str	r3, [r7, #20]
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	617b      	str	r3, [r7, #20]
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	e000      	b.n	80097d6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80097d4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80097d6:	68fb      	ldr	r3, [r7, #12]
 80097d8:	2201      	movs	r2, #1
 80097da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80097e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80097ea:	4618      	mov	r0, r3
 80097ec:	3730      	adds	r7, #48	; 0x30
 80097ee:	46bd      	mov	sp, r7
 80097f0:	bd80      	pop	{r7, pc}
	...

080097f4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b088      	sub	sp, #32
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	685b      	ldr	r3, [r3, #4]
 8009802:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800980c:	69bb      	ldr	r3, [r7, #24]
 800980e:	099b      	lsrs	r3, r3, #6
 8009810:	f003 0301 	and.w	r3, r3, #1
 8009814:	2b00      	cmp	r3, #0
 8009816:	d10f      	bne.n	8009838 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009818:	69bb      	ldr	r3, [r7, #24]
 800981a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800981e:	2b00      	cmp	r3, #0
 8009820:	d00a      	beq.n	8009838 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009822:	69fb      	ldr	r3, [r7, #28]
 8009824:	099b      	lsrs	r3, r3, #6
 8009826:	f003 0301 	and.w	r3, r3, #1
 800982a:	2b00      	cmp	r3, #0
 800982c:	d004      	beq.n	8009838 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	4798      	blx	r3
    return;
 8009836:	e0be      	b.n	80099b6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009838:	69bb      	ldr	r3, [r7, #24]
 800983a:	085b      	lsrs	r3, r3, #1
 800983c:	f003 0301 	and.w	r3, r3, #1
 8009840:	2b00      	cmp	r3, #0
 8009842:	d00a      	beq.n	800985a <HAL_SPI_IRQHandler+0x66>
 8009844:	69fb      	ldr	r3, [r7, #28]
 8009846:	09db      	lsrs	r3, r3, #7
 8009848:	f003 0301 	and.w	r3, r3, #1
 800984c:	2b00      	cmp	r3, #0
 800984e:	d004      	beq.n	800985a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	4798      	blx	r3
    return;
 8009858:	e0ad      	b.n	80099b6 <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	095b      	lsrs	r3, r3, #5
 800985e:	f003 0301 	and.w	r3, r3, #1
 8009862:	2b00      	cmp	r3, #0
 8009864:	d106      	bne.n	8009874 <HAL_SPI_IRQHandler+0x80>
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	099b      	lsrs	r3, r3, #6
 800986a:	f003 0301 	and.w	r3, r3, #1
 800986e:	2b00      	cmp	r3, #0
 8009870:	f000 80a1 	beq.w	80099b6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009874:	69fb      	ldr	r3, [r7, #28]
 8009876:	095b      	lsrs	r3, r3, #5
 8009878:	f003 0301 	and.w	r3, r3, #1
 800987c:	2b00      	cmp	r3, #0
 800987e:	f000 809a 	beq.w	80099b6 <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009882:	69bb      	ldr	r3, [r7, #24]
 8009884:	099b      	lsrs	r3, r3, #6
 8009886:	f003 0301 	and.w	r3, r3, #1
 800988a:	2b00      	cmp	r3, #0
 800988c:	d023      	beq.n	80098d6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009894:	b2db      	uxtb	r3, r3
 8009896:	2b03      	cmp	r3, #3
 8009898:	d011      	beq.n	80098be <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800989e:	f043 0204 	orr.w	r2, r3, #4
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098a6:	2300      	movs	r3, #0
 80098a8:	617b      	str	r3, [r7, #20]
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	68db      	ldr	r3, [r3, #12]
 80098b0:	617b      	str	r3, [r7, #20]
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	689b      	ldr	r3, [r3, #8]
 80098b8:	617b      	str	r3, [r7, #20]
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	e00b      	b.n	80098d6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80098be:	2300      	movs	r3, #0
 80098c0:	613b      	str	r3, [r7, #16]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68db      	ldr	r3, [r3, #12]
 80098c8:	613b      	str	r3, [r7, #16]
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	689b      	ldr	r3, [r3, #8]
 80098d0:	613b      	str	r3, [r7, #16]
 80098d2:	693b      	ldr	r3, [r7, #16]
        return;
 80098d4:	e06f      	b.n	80099b6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80098d6:	69bb      	ldr	r3, [r7, #24]
 80098d8:	095b      	lsrs	r3, r3, #5
 80098da:	f003 0301 	and.w	r3, r3, #1
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d014      	beq.n	800990c <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80098e6:	f043 0201 	orr.w	r2, r3, #1
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80098ee:	2300      	movs	r3, #0
 80098f0:	60fb      	str	r3, [r7, #12]
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	689b      	ldr	r3, [r3, #8]
 80098f8:	60fb      	str	r3, [r7, #12]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009908:	601a      	str	r2, [r3, #0]
 800990a:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009910:	2b00      	cmp	r3, #0
 8009912:	d04f      	beq.n	80099b4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	685a      	ldr	r2, [r3, #4]
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009922:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2201      	movs	r2, #1
 8009928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800992c:	69fb      	ldr	r3, [r7, #28]
 800992e:	f003 0302 	and.w	r3, r3, #2
 8009932:	2b00      	cmp	r3, #0
 8009934:	d104      	bne.n	8009940 <HAL_SPI_IRQHandler+0x14c>
 8009936:	69fb      	ldr	r3, [r7, #28]
 8009938:	f003 0301 	and.w	r3, r3, #1
 800993c:	2b00      	cmp	r3, #0
 800993e:	d034      	beq.n	80099aa <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	685a      	ldr	r2, [r3, #4]
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	f022 0203 	bic.w	r2, r2, #3
 800994e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009954:	2b00      	cmp	r3, #0
 8009956:	d011      	beq.n	800997c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800995c:	4a17      	ldr	r2, [pc, #92]	; (80099bc <HAL_SPI_IRQHandler+0x1c8>)
 800995e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009964:	4618      	mov	r0, r3
 8009966:	f7fb fbd0 	bl	800510a <HAL_DMA_Abort_IT>
 800996a:	4603      	mov	r3, r0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d005      	beq.n	800997c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009974:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009980:	2b00      	cmp	r3, #0
 8009982:	d016      	beq.n	80099b2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009988:	4a0c      	ldr	r2, [pc, #48]	; (80099bc <HAL_SPI_IRQHandler+0x1c8>)
 800998a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009990:	4618      	mov	r0, r3
 8009992:	f7fb fbba 	bl	800510a <HAL_DMA_Abort_IT>
 8009996:	4603      	mov	r3, r0
 8009998:	2b00      	cmp	r3, #0
 800999a:	d00a      	beq.n	80099b2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099a0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80099a8:	e003      	b.n	80099b2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f000 f808 	bl	80099c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80099b0:	e000      	b.n	80099b4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80099b2:	bf00      	nop
    return;
 80099b4:	bf00      	nop
  }
}
 80099b6:	3720      	adds	r7, #32
 80099b8:	46bd      	mov	sp, r7
 80099ba:	bd80      	pop	{r7, pc}
 80099bc:	080099d3 	.word	0x080099d3

080099c0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b083      	sub	sp, #12
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80099c8:	bf00      	nop
 80099ca:	370c      	adds	r7, #12
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bc80      	pop	{r7}
 80099d0:	4770      	bx	lr

080099d2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80099d2:	b580      	push	{r7, lr}
 80099d4:	b084      	sub	sp, #16
 80099d6:	af00      	add	r7, sp, #0
 80099d8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099de:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2200      	movs	r2, #0
 80099e4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	2200      	movs	r2, #0
 80099ea:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80099ec:	68f8      	ldr	r0, [r7, #12]
 80099ee:	f7ff ffe7 	bl	80099c0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80099f2:	bf00      	nop
 80099f4:	3710      	adds	r7, #16
 80099f6:	46bd      	mov	sp, r7
 80099f8:	bd80      	pop	{r7, pc}
	...

080099fc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b088      	sub	sp, #32
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	60f8      	str	r0, [r7, #12]
 8009a04:	60b9      	str	r1, [r7, #8]
 8009a06:	603b      	str	r3, [r7, #0]
 8009a08:	4613      	mov	r3, r2
 8009a0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009a0c:	f7fb fa44 	bl	8004e98 <HAL_GetTick>
 8009a10:	4602      	mov	r2, r0
 8009a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a14:	1a9b      	subs	r3, r3, r2
 8009a16:	683a      	ldr	r2, [r7, #0]
 8009a18:	4413      	add	r3, r2
 8009a1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009a1c:	f7fb fa3c 	bl	8004e98 <HAL_GetTick>
 8009a20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009a22:	4b39      	ldr	r3, [pc, #228]	; (8009b08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	015b      	lsls	r3, r3, #5
 8009a28:	0d1b      	lsrs	r3, r3, #20
 8009a2a:	69fa      	ldr	r2, [r7, #28]
 8009a2c:	fb02 f303 	mul.w	r3, r2, r3
 8009a30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009a32:	e054      	b.n	8009ade <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a3a:	d050      	beq.n	8009ade <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009a3c:	f7fb fa2c 	bl	8004e98 <HAL_GetTick>
 8009a40:	4602      	mov	r2, r0
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	69fa      	ldr	r2, [r7, #28]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d902      	bls.n	8009a52 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009a4c:	69fb      	ldr	r3, [r7, #28]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d13d      	bne.n	8009ace <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	685a      	ldr	r2, [r3, #4]
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009a60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	685b      	ldr	r3, [r3, #4]
 8009a66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a6a:	d111      	bne.n	8009a90 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009a74:	d004      	beq.n	8009a80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	689b      	ldr	r3, [r3, #8]
 8009a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a7e:	d107      	bne.n	8009a90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681a      	ldr	r2, [r3, #0]
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a98:	d10f      	bne.n	8009aba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	681a      	ldr	r2, [r3, #0]
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009aa8:	601a      	str	r2, [r3, #0]
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	681a      	ldr	r2, [r3, #0]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009ab8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	2201      	movs	r2, #1
 8009abe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009aca:	2303      	movs	r3, #3
 8009acc:	e017      	b.n	8009afe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009ace:	697b      	ldr	r3, [r7, #20]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d101      	bne.n	8009ad8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	3b01      	subs	r3, #1
 8009adc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	689a      	ldr	r2, [r3, #8]
 8009ae4:	68bb      	ldr	r3, [r7, #8]
 8009ae6:	4013      	ands	r3, r2
 8009ae8:	68ba      	ldr	r2, [r7, #8]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	bf0c      	ite	eq
 8009aee:	2301      	moveq	r3, #1
 8009af0:	2300      	movne	r3, #0
 8009af2:	b2db      	uxtb	r3, r3
 8009af4:	461a      	mov	r2, r3
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	429a      	cmp	r2, r3
 8009afa:	d19b      	bne.n	8009a34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009afc:	2300      	movs	r3, #0
}
 8009afe:	4618      	mov	r0, r3
 8009b00:	3720      	adds	r7, #32
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	bf00      	nop
 8009b08:	200007b4 	.word	0x200007b4

08009b0c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b086      	sub	sp, #24
 8009b10:	af02      	add	r7, sp, #8
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b20:	d111      	bne.n	8009b46 <SPI_EndRxTransaction+0x3a>
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	689b      	ldr	r3, [r3, #8]
 8009b26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b2a:	d004      	beq.n	8009b36 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	689b      	ldr	r3, [r3, #8]
 8009b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b34:	d107      	bne.n	8009b46 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b44:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	685b      	ldr	r3, [r3, #4]
 8009b4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b4e:	d12a      	bne.n	8009ba6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	689b      	ldr	r3, [r3, #8]
 8009b54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b58:	d012      	beq.n	8009b80 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	9300      	str	r3, [sp, #0]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	2200      	movs	r2, #0
 8009b62:	2180      	movs	r1, #128	; 0x80
 8009b64:	68f8      	ldr	r0, [r7, #12]
 8009b66:	f7ff ff49 	bl	80099fc <SPI_WaitFlagStateUntilTimeout>
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d02d      	beq.n	8009bcc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b74:	f043 0220 	orr.w	r2, r3, #32
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	e026      	b.n	8009bce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	2200      	movs	r2, #0
 8009b88:	2101      	movs	r1, #1
 8009b8a:	68f8      	ldr	r0, [r7, #12]
 8009b8c:	f7ff ff36 	bl	80099fc <SPI_WaitFlagStateUntilTimeout>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d01a      	beq.n	8009bcc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009b9a:	f043 0220 	orr.w	r2, r3, #32
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009ba2:	2303      	movs	r3, #3
 8009ba4:	e013      	b.n	8009bce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	2200      	movs	r2, #0
 8009bae:	2101      	movs	r1, #1
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f7ff ff23 	bl	80099fc <SPI_WaitFlagStateUntilTimeout>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d007      	beq.n	8009bcc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bc0:	f043 0220 	orr.w	r2, r3, #32
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009bc8:	2303      	movs	r3, #3
 8009bca:	e000      	b.n	8009bce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3710      	adds	r7, #16
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
	...

08009bd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b088      	sub	sp, #32
 8009bdc:	af02      	add	r7, sp, #8
 8009bde:	60f8      	str	r0, [r7, #12]
 8009be0:	60b9      	str	r1, [r7, #8]
 8009be2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009be4:	4b1b      	ldr	r3, [pc, #108]	; (8009c54 <SPI_EndRxTxTransaction+0x7c>)
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	4a1b      	ldr	r2, [pc, #108]	; (8009c58 <SPI_EndRxTxTransaction+0x80>)
 8009bea:	fba2 2303 	umull	r2, r3, r2, r3
 8009bee:	0d5b      	lsrs	r3, r3, #21
 8009bf0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bf4:	fb02 f303 	mul.w	r3, r2, r3
 8009bf8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	685b      	ldr	r3, [r3, #4]
 8009bfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c02:	d112      	bne.n	8009c2a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	9300      	str	r3, [sp, #0]
 8009c08:	68bb      	ldr	r3, [r7, #8]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	2180      	movs	r1, #128	; 0x80
 8009c0e:	68f8      	ldr	r0, [r7, #12]
 8009c10:	f7ff fef4 	bl	80099fc <SPI_WaitFlagStateUntilTimeout>
 8009c14:	4603      	mov	r3, r0
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d016      	beq.n	8009c48 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c1e:	f043 0220 	orr.w	r2, r3, #32
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009c26:	2303      	movs	r3, #3
 8009c28:	e00f      	b.n	8009c4a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d00a      	beq.n	8009c46 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009c30:	697b      	ldr	r3, [r7, #20]
 8009c32:	3b01      	subs	r3, #1
 8009c34:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c40:	2b80      	cmp	r3, #128	; 0x80
 8009c42:	d0f2      	beq.n	8009c2a <SPI_EndRxTxTransaction+0x52>
 8009c44:	e000      	b.n	8009c48 <SPI_EndRxTxTransaction+0x70>
        break;
 8009c46:	bf00      	nop
  }

  return HAL_OK;
 8009c48:	2300      	movs	r3, #0
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3718      	adds	r7, #24
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	bf00      	nop
 8009c54:	200007b4 	.word	0x200007b4
 8009c58:	165e9f81 	.word	0x165e9f81

08009c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b082      	sub	sp, #8
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d101      	bne.n	8009c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	e031      	b.n	8009cd2 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009c74:	b2db      	uxtb	r3, r3
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d106      	bne.n	8009c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f7fa ff5c 	bl	8004b40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2202      	movs	r2, #2
 8009c8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	681a      	ldr	r2, [r3, #0]
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	3304      	adds	r3, #4
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4610      	mov	r0, r2
 8009c9c:	f000 fb3c 	bl	800a318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8009cd0:	2300      	movs	r3, #0
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3708      	adds	r7, #8
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}
	...

08009cdc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009cdc:	b480      	push	{r7}
 8009cde:	b085      	sub	sp, #20
 8009ce0:	af00      	add	r7, sp, #0
 8009ce2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	2b01      	cmp	r3, #1
 8009cee:	d001      	beq.n	8009cf4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	e03a      	b.n	8009d6a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2202      	movs	r2, #2
 8009cf8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68da      	ldr	r2, [r3, #12]
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f042 0201 	orr.w	r2, r2, #1
 8009d0a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d14:	d00e      	beq.n	8009d34 <HAL_TIM_Base_Start_IT+0x58>
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a16      	ldr	r2, [pc, #88]	; (8009d74 <HAL_TIM_Base_Start_IT+0x98>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d009      	beq.n	8009d34 <HAL_TIM_Base_Start_IT+0x58>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	4a14      	ldr	r2, [pc, #80]	; (8009d78 <HAL_TIM_Base_Start_IT+0x9c>)
 8009d26:	4293      	cmp	r3, r2
 8009d28:	d004      	beq.n	8009d34 <HAL_TIM_Base_Start_IT+0x58>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a13      	ldr	r2, [pc, #76]	; (8009d7c <HAL_TIM_Base_Start_IT+0xa0>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d111      	bne.n	8009d58 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	689b      	ldr	r3, [r3, #8]
 8009d3a:	f003 0307 	and.w	r3, r3, #7
 8009d3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2b06      	cmp	r3, #6
 8009d44:	d010      	beq.n	8009d68 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	681a      	ldr	r2, [r3, #0]
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f042 0201 	orr.w	r2, r2, #1
 8009d54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d56:	e007      	b.n	8009d68 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	681a      	ldr	r2, [r3, #0]
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	f042 0201 	orr.w	r2, r2, #1
 8009d66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009d68:	2300      	movs	r3, #0
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3714      	adds	r7, #20
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bc80      	pop	{r7}
 8009d72:	4770      	bx	lr
 8009d74:	40000400 	.word	0x40000400
 8009d78:	40000800 	.word	0x40000800
 8009d7c:	40010800 	.word	0x40010800

08009d80 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	6078      	str	r0, [r7, #4]
 8009d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d101      	bne.n	8009d94 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	e08f      	b.n	8009eb4 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d106      	bne.n	8009dae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7fa ff09 	bl	8004bc0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2202      	movs	r2, #2
 8009db2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	689b      	ldr	r3, [r3, #8]
 8009dbc:	687a      	ldr	r2, [r7, #4]
 8009dbe:	6812      	ldr	r2, [r2, #0]
 8009dc0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009dc4:	f023 0307 	bic.w	r3, r3, #7
 8009dc8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681a      	ldr	r2, [r3, #0]
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	3304      	adds	r3, #4
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	f000 fa9f 	bl	800a318 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	699b      	ldr	r3, [r3, #24]
 8009de8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	6a1b      	ldr	r3, [r3, #32]
 8009df0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	697a      	ldr	r2, [r7, #20]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009dfc:	693b      	ldr	r3, [r7, #16]
 8009dfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009e02:	f023 0303 	bic.w	r3, r3, #3
 8009e06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	689a      	ldr	r2, [r3, #8]
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	699b      	ldr	r3, [r3, #24]
 8009e10:	021b      	lsls	r3, r3, #8
 8009e12:	4313      	orrs	r3, r2
 8009e14:	693a      	ldr	r2, [r7, #16]
 8009e16:	4313      	orrs	r3, r2
 8009e18:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009e1a:	693b      	ldr	r3, [r7, #16]
 8009e1c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009e20:	f023 030c 	bic.w	r3, r3, #12
 8009e24:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009e26:	693b      	ldr	r3, [r7, #16]
 8009e28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009e2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009e32:	683b      	ldr	r3, [r7, #0]
 8009e34:	68da      	ldr	r2, [r3, #12]
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	69db      	ldr	r3, [r3, #28]
 8009e3a:	021b      	lsls	r3, r3, #8
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	693a      	ldr	r2, [r7, #16]
 8009e40:	4313      	orrs	r3, r2
 8009e42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	691b      	ldr	r3, [r3, #16]
 8009e48:	011a      	lsls	r2, r3, #4
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	6a1b      	ldr	r3, [r3, #32]
 8009e4e:	031b      	lsls	r3, r3, #12
 8009e50:	4313      	orrs	r3, r2
 8009e52:	693a      	ldr	r2, [r7, #16]
 8009e54:	4313      	orrs	r3, r2
 8009e56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009e5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009e66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	685a      	ldr	r2, [r3, #4]
 8009e6c:	683b      	ldr	r3, [r7, #0]
 8009e6e:	695b      	ldr	r3, [r3, #20]
 8009e70:	011b      	lsls	r3, r3, #4
 8009e72:	4313      	orrs	r3, r2
 8009e74:	68fa      	ldr	r2, [r7, #12]
 8009e76:	4313      	orrs	r3, r2
 8009e78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	697a      	ldr	r2, [r7, #20]
 8009e80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	693a      	ldr	r2, [r7, #16]
 8009e88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	68fa      	ldr	r2, [r7, #12]
 8009e90:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	2201      	movs	r2, #1
 8009e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2201      	movs	r2, #1
 8009e9e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2201      	movs	r2, #1
 8009eae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8009eb2:	2300      	movs	r3, #0
}
 8009eb4:	4618      	mov	r0, r3
 8009eb6:	3718      	adds	r7, #24
 8009eb8:	46bd      	mov	sp, r7
 8009eba:	bd80      	pop	{r7, pc}

08009ebc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b084      	sub	sp, #16
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	6078      	str	r0, [r7, #4]
 8009ec4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009ecc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
 8009ed4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d109      	bne.n	8009ef0 <HAL_TIM_Encoder_Start+0x34>
  {
    if (channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009edc:	7bfb      	ldrb	r3, [r7, #15]
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d001      	beq.n	8009ee6 <HAL_TIM_Encoder_Start+0x2a>
    {
      return HAL_ERROR;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e050      	b.n	8009f88 <HAL_TIM_Encoder_Start+0xcc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2202      	movs	r2, #2
 8009eea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8009eee:	e01c      	b.n	8009f2a <HAL_TIM_Encoder_Start+0x6e>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	2b04      	cmp	r3, #4
 8009ef4:	d109      	bne.n	8009f0a <HAL_TIM_Encoder_Start+0x4e>
  {
    if (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ef6:	7bbb      	ldrb	r3, [r7, #14]
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d001      	beq.n	8009f00 <HAL_TIM_Encoder_Start+0x44>
    {
      return HAL_ERROR;
 8009efc:	2301      	movs	r3, #1
 8009efe:	e043      	b.n	8009f88 <HAL_TIM_Encoder_Start+0xcc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2202      	movs	r2, #2
 8009f04:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8009f08:	e00f      	b.n	8009f2a <HAL_TIM_Encoder_Start+0x6e>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f0a:	7bfb      	ldrb	r3, [r7, #15]
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d102      	bne.n	8009f16 <HAL_TIM_Encoder_Start+0x5a>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f10:	7bbb      	ldrb	r3, [r7, #14]
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d001      	beq.n	8009f1a <HAL_TIM_Encoder_Start+0x5e>
    {
      return HAL_ERROR;
 8009f16:	2301      	movs	r3, #1
 8009f18:	e036      	b.n	8009f88 <HAL_TIM_Encoder_Start+0xcc>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	2202      	movs	r2, #2
 8009f1e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2202      	movs	r2, #2
 8009f26:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d003      	beq.n	8009f38 <HAL_TIM_Encoder_Start+0x7c>
 8009f30:	683b      	ldr	r3, [r7, #0]
 8009f32:	2b04      	cmp	r3, #4
 8009f34:	d008      	beq.n	8009f48 <HAL_TIM_Encoder_Start+0x8c>
 8009f36:	e00f      	b.n	8009f58 <HAL_TIM_Encoder_Start+0x9c>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2201      	movs	r2, #1
 8009f3e:	2100      	movs	r1, #0
 8009f40:	4618      	mov	r0, r3
 8009f42:	f000 fae1 	bl	800a508 <TIM_CCxChannelCmd>
      break;
 8009f46:	e016      	b.n	8009f76 <HAL_TIM_Encoder_Start+0xba>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	2104      	movs	r1, #4
 8009f50:	4618      	mov	r0, r3
 8009f52:	f000 fad9 	bl	800a508 <TIM_CCxChannelCmd>
      break;
 8009f56:	e00e      	b.n	8009f76 <HAL_TIM_Encoder_Start+0xba>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2201      	movs	r2, #1
 8009f5e:	2100      	movs	r1, #0
 8009f60:	4618      	mov	r0, r3
 8009f62:	f000 fad1 	bl	800a508 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	2201      	movs	r2, #1
 8009f6c:	2104      	movs	r1, #4
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f000 faca 	bl	800a508 <TIM_CCxChannelCmd>
      break;
 8009f74:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	681a      	ldr	r2, [r3, #0]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f042 0201 	orr.w	r2, r2, #1
 8009f84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009f86:	2300      	movs	r3, #0
}
 8009f88:	4618      	mov	r0, r3
 8009f8a:	3710      	adds	r7, #16
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	691b      	ldr	r3, [r3, #16]
 8009f9e:	f003 0302 	and.w	r3, r3, #2
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	d122      	bne.n	8009fec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	68db      	ldr	r3, [r3, #12]
 8009fac:	f003 0302 	and.w	r3, r3, #2
 8009fb0:	2b02      	cmp	r3, #2
 8009fb2:	d11b      	bne.n	8009fec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f06f 0202 	mvn.w	r2, #2
 8009fbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	699b      	ldr	r3, [r3, #24]
 8009fca:	f003 0303 	and.w	r3, r3, #3
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d003      	beq.n	8009fda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009fd2:	6878      	ldr	r0, [r7, #4]
 8009fd4:	f000 f985 	bl	800a2e2 <HAL_TIM_IC_CaptureCallback>
 8009fd8:	e005      	b.n	8009fe6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 f978 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009fe0:	6878      	ldr	r0, [r7, #4]
 8009fe2:	f000 f987 	bl	800a2f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	2200      	movs	r2, #0
 8009fea:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	691b      	ldr	r3, [r3, #16]
 8009ff2:	f003 0304 	and.w	r3, r3, #4
 8009ff6:	2b04      	cmp	r3, #4
 8009ff8:	d122      	bne.n	800a040 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	68db      	ldr	r3, [r3, #12]
 800a000:	f003 0304 	and.w	r3, r3, #4
 800a004:	2b04      	cmp	r3, #4
 800a006:	d11b      	bne.n	800a040 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	f06f 0204 	mvn.w	r2, #4
 800a010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2202      	movs	r2, #2
 800a016:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	699b      	ldr	r3, [r3, #24]
 800a01e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a022:	2b00      	cmp	r3, #0
 800a024:	d003      	beq.n	800a02e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f95b 	bl	800a2e2 <HAL_TIM_IC_CaptureCallback>
 800a02c:	e005      	b.n	800a03a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	f000 f94e 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a034:	6878      	ldr	r0, [r7, #4]
 800a036:	f000 f95d 	bl	800a2f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2200      	movs	r2, #0
 800a03e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	691b      	ldr	r3, [r3, #16]
 800a046:	f003 0308 	and.w	r3, r3, #8
 800a04a:	2b08      	cmp	r3, #8
 800a04c:	d122      	bne.n	800a094 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	68db      	ldr	r3, [r3, #12]
 800a054:	f003 0308 	and.w	r3, r3, #8
 800a058:	2b08      	cmp	r3, #8
 800a05a:	d11b      	bne.n	800a094 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f06f 0208 	mvn.w	r2, #8
 800a064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2204      	movs	r2, #4
 800a06a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	69db      	ldr	r3, [r3, #28]
 800a072:	f003 0303 	and.w	r3, r3, #3
 800a076:	2b00      	cmp	r3, #0
 800a078:	d003      	beq.n	800a082 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f000 f931 	bl	800a2e2 <HAL_TIM_IC_CaptureCallback>
 800a080:	e005      	b.n	800a08e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 f924 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 f933 	bl	800a2f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	691b      	ldr	r3, [r3, #16]
 800a09a:	f003 0310 	and.w	r3, r3, #16
 800a09e:	2b10      	cmp	r3, #16
 800a0a0:	d122      	bne.n	800a0e8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	f003 0310 	and.w	r3, r3, #16
 800a0ac:	2b10      	cmp	r3, #16
 800a0ae:	d11b      	bne.n	800a0e8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f06f 0210 	mvn.w	r2, #16
 800a0b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2208      	movs	r2, #8
 800a0be:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	69db      	ldr	r3, [r3, #28]
 800a0c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d003      	beq.n	800a0d6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f000 f907 	bl	800a2e2 <HAL_TIM_IC_CaptureCallback>
 800a0d4:	e005      	b.n	800a0e2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0d6:	6878      	ldr	r0, [r7, #4]
 800a0d8:	f000 f8fa 	bl	800a2d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f000 f909 	bl	800a2f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	691b      	ldr	r3, [r3, #16]
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d10e      	bne.n	800a114 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	68db      	ldr	r3, [r3, #12]
 800a0fc:	f003 0301 	and.w	r3, r3, #1
 800a100:	2b01      	cmp	r3, #1
 800a102:	d107      	bne.n	800a114 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	f06f 0201 	mvn.w	r2, #1
 800a10c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7f9 fc30 	bl	8003974 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	691b      	ldr	r3, [r3, #16]
 800a11a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a11e:	2b40      	cmp	r3, #64	; 0x40
 800a120:	d10e      	bne.n	800a140 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	68db      	ldr	r3, [r3, #12]
 800a128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a12c:	2b40      	cmp	r3, #64	; 0x40
 800a12e:	d107      	bne.n	800a140 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a138:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a13a:	6878      	ldr	r0, [r7, #4]
 800a13c:	f000 f8e3 	bl	800a306 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a140:	bf00      	nop
 800a142:	3708      	adds	r7, #8
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d101      	bne.n	800a160 <HAL_TIM_ConfigClockSource+0x18>
 800a15c:	2302      	movs	r3, #2
 800a15e:	e0b3      	b.n	800a2c8 <HAL_TIM_ConfigClockSource+0x180>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	2201      	movs	r2, #1
 800a164:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	2202      	movs	r2, #2
 800a16c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a17e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a186:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	68fa      	ldr	r2, [r7, #12]
 800a18e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a198:	d03e      	beq.n	800a218 <HAL_TIM_ConfigClockSource+0xd0>
 800a19a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a19e:	f200 8087 	bhi.w	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1a6:	f000 8085 	beq.w	800a2b4 <HAL_TIM_ConfigClockSource+0x16c>
 800a1aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1ae:	d87f      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1b0:	2b70      	cmp	r3, #112	; 0x70
 800a1b2:	d01a      	beq.n	800a1ea <HAL_TIM_ConfigClockSource+0xa2>
 800a1b4:	2b70      	cmp	r3, #112	; 0x70
 800a1b6:	d87b      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1b8:	2b60      	cmp	r3, #96	; 0x60
 800a1ba:	d050      	beq.n	800a25e <HAL_TIM_ConfigClockSource+0x116>
 800a1bc:	2b60      	cmp	r3, #96	; 0x60
 800a1be:	d877      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1c0:	2b50      	cmp	r3, #80	; 0x50
 800a1c2:	d03c      	beq.n	800a23e <HAL_TIM_ConfigClockSource+0xf6>
 800a1c4:	2b50      	cmp	r3, #80	; 0x50
 800a1c6:	d873      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1c8:	2b40      	cmp	r3, #64	; 0x40
 800a1ca:	d058      	beq.n	800a27e <HAL_TIM_ConfigClockSource+0x136>
 800a1cc:	2b40      	cmp	r3, #64	; 0x40
 800a1ce:	d86f      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1d0:	2b30      	cmp	r3, #48	; 0x30
 800a1d2:	d064      	beq.n	800a29e <HAL_TIM_ConfigClockSource+0x156>
 800a1d4:	2b30      	cmp	r3, #48	; 0x30
 800a1d6:	d86b      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1d8:	2b20      	cmp	r3, #32
 800a1da:	d060      	beq.n	800a29e <HAL_TIM_ConfigClockSource+0x156>
 800a1dc:	2b20      	cmp	r3, #32
 800a1de:	d867      	bhi.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d05c      	beq.n	800a29e <HAL_TIM_ConfigClockSource+0x156>
 800a1e4:	2b10      	cmp	r3, #16
 800a1e6:	d05a      	beq.n	800a29e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a1e8:	e062      	b.n	800a2b0 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	6818      	ldr	r0, [r3, #0]
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	6899      	ldr	r1, [r3, #8]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	685a      	ldr	r2, [r3, #4]
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f000 f966 	bl	800a4ca <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a20c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	609a      	str	r2, [r3, #8]
      break;
 800a216:	e04e      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6818      	ldr	r0, [r3, #0]
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	6899      	ldr	r1, [r3, #8]
 800a220:	683b      	ldr	r3, [r7, #0]
 800a222:	685a      	ldr	r2, [r3, #4]
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	68db      	ldr	r3, [r3, #12]
 800a228:	f000 f94f 	bl	800a4ca <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	689a      	ldr	r2, [r3, #8]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a23a:	609a      	str	r2, [r3, #8]
      break;
 800a23c:	e03b      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6818      	ldr	r0, [r3, #0]
 800a242:	683b      	ldr	r3, [r7, #0]
 800a244:	6859      	ldr	r1, [r3, #4]
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	68db      	ldr	r3, [r3, #12]
 800a24a:	461a      	mov	r2, r3
 800a24c:	f000 f8c6 	bl	800a3dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	2150      	movs	r1, #80	; 0x50
 800a256:	4618      	mov	r0, r3
 800a258:	f000 f91d 	bl	800a496 <TIM_ITRx_SetConfig>
      break;
 800a25c:	e02b      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	6818      	ldr	r0, [r3, #0]
 800a262:	683b      	ldr	r3, [r7, #0]
 800a264:	6859      	ldr	r1, [r3, #4]
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	68db      	ldr	r3, [r3, #12]
 800a26a:	461a      	mov	r2, r3
 800a26c:	f000 f8e4 	bl	800a438 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	2160      	movs	r1, #96	; 0x60
 800a276:	4618      	mov	r0, r3
 800a278:	f000 f90d 	bl	800a496 <TIM_ITRx_SetConfig>
      break;
 800a27c:	e01b      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6818      	ldr	r0, [r3, #0]
 800a282:	683b      	ldr	r3, [r7, #0]
 800a284:	6859      	ldr	r1, [r3, #4]
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	68db      	ldr	r3, [r3, #12]
 800a28a:	461a      	mov	r2, r3
 800a28c:	f000 f8a6 	bl	800a3dc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	2140      	movs	r1, #64	; 0x40
 800a296:	4618      	mov	r0, r3
 800a298:	f000 f8fd 	bl	800a496 <TIM_ITRx_SetConfig>
      break;
 800a29c:	e00b      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	681a      	ldr	r2, [r3, #0]
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	4610      	mov	r0, r2
 800a2aa:	f000 f8f4 	bl	800a496 <TIM_ITRx_SetConfig>
        break;
 800a2ae:	e002      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a2b0:	bf00      	nop
 800a2b2:	e000      	b.n	800a2b6 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a2b4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800a2c6:	2300      	movs	r3, #0
}
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	3710      	adds	r7, #16
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	bd80      	pop	{r7, pc}

0800a2d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a2d0:	b480      	push	{r7}
 800a2d2:	b083      	sub	sp, #12
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a2d8:	bf00      	nop
 800a2da:	370c      	adds	r7, #12
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bc80      	pop	{r7}
 800a2e0:	4770      	bx	lr

0800a2e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a2e2:	b480      	push	{r7}
 800a2e4:	b083      	sub	sp, #12
 800a2e6:	af00      	add	r7, sp, #0
 800a2e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a2ea:	bf00      	nop
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	bc80      	pop	{r7}
 800a2f2:	4770      	bx	lr

0800a2f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a2f4:	b480      	push	{r7}
 800a2f6:	b083      	sub	sp, #12
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a2fc:	bf00      	nop
 800a2fe:	370c      	adds	r7, #12
 800a300:	46bd      	mov	sp, r7
 800a302:	bc80      	pop	{r7}
 800a304:	4770      	bx	lr

0800a306 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a306:	b480      	push	{r7}
 800a308:	b083      	sub	sp, #12
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a30e:	bf00      	nop
 800a310:	370c      	adds	r7, #12
 800a312:	46bd      	mov	sp, r7
 800a314:	bc80      	pop	{r7}
 800a316:	4770      	bx	lr

0800a318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a318:	b480      	push	{r7}
 800a31a:	b085      	sub	sp, #20
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a32e:	d007      	beq.n	800a340 <TIM_Base_SetConfig+0x28>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	4a25      	ldr	r2, [pc, #148]	; (800a3c8 <TIM_Base_SetConfig+0xb0>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d003      	beq.n	800a340 <TIM_Base_SetConfig+0x28>
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	4a24      	ldr	r2, [pc, #144]	; (800a3cc <TIM_Base_SetConfig+0xb4>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	d108      	bne.n	800a352 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a346:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	685b      	ldr	r3, [r3, #4]
 800a34c:	68fa      	ldr	r2, [r7, #12]
 800a34e:	4313      	orrs	r3, r2
 800a350:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a358:	d013      	beq.n	800a382 <TIM_Base_SetConfig+0x6a>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	4a1a      	ldr	r2, [pc, #104]	; (800a3c8 <TIM_Base_SetConfig+0xb0>)
 800a35e:	4293      	cmp	r3, r2
 800a360:	d00f      	beq.n	800a382 <TIM_Base_SetConfig+0x6a>
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	4a19      	ldr	r2, [pc, #100]	; (800a3cc <TIM_Base_SetConfig+0xb4>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d00b      	beq.n	800a382 <TIM_Base_SetConfig+0x6a>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	4a18      	ldr	r2, [pc, #96]	; (800a3d0 <TIM_Base_SetConfig+0xb8>)
 800a36e:	4293      	cmp	r3, r2
 800a370:	d007      	beq.n	800a382 <TIM_Base_SetConfig+0x6a>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	4a17      	ldr	r2, [pc, #92]	; (800a3d4 <TIM_Base_SetConfig+0xbc>)
 800a376:	4293      	cmp	r3, r2
 800a378:	d003      	beq.n	800a382 <TIM_Base_SetConfig+0x6a>
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	4a16      	ldr	r2, [pc, #88]	; (800a3d8 <TIM_Base_SetConfig+0xc0>)
 800a37e:	4293      	cmp	r3, r2
 800a380:	d108      	bne.n	800a394 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a388:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a38a:	683b      	ldr	r3, [r7, #0]
 800a38c:	68db      	ldr	r3, [r3, #12]
 800a38e:	68fa      	ldr	r2, [r7, #12]
 800a390:	4313      	orrs	r3, r2
 800a392:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a39a:	683b      	ldr	r3, [r7, #0]
 800a39c:	691b      	ldr	r3, [r3, #16]
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	68fa      	ldr	r2, [r7, #12]
 800a3a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	689a      	ldr	r2, [r3, #8]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	681a      	ldr	r2, [r3, #0]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	2201      	movs	r2, #1
 800a3bc:	615a      	str	r2, [r3, #20]
}
 800a3be:	bf00      	nop
 800a3c0:	3714      	adds	r7, #20
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bc80      	pop	{r7}
 800a3c6:	4770      	bx	lr
 800a3c8:	40000400 	.word	0x40000400
 800a3cc:	40000800 	.word	0x40000800
 800a3d0:	40010800 	.word	0x40010800
 800a3d4:	40010c00 	.word	0x40010c00
 800a3d8:	40011000 	.word	0x40011000

0800a3dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a3dc:	b480      	push	{r7}
 800a3de:	b087      	sub	sp, #28
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	60f8      	str	r0, [r7, #12]
 800a3e4:	60b9      	str	r1, [r7, #8]
 800a3e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	6a1b      	ldr	r3, [r3, #32]
 800a3ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	6a1b      	ldr	r3, [r3, #32]
 800a3f2:	f023 0201 	bic.w	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	699b      	ldr	r3, [r3, #24]
 800a3fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a406:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	011b      	lsls	r3, r3, #4
 800a40c:	693a      	ldr	r2, [r7, #16]
 800a40e:	4313      	orrs	r3, r2
 800a410:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a412:	697b      	ldr	r3, [r7, #20]
 800a414:	f023 030a 	bic.w	r3, r3, #10
 800a418:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a41a:	697a      	ldr	r2, [r7, #20]
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	4313      	orrs	r3, r2
 800a420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	693a      	ldr	r2, [r7, #16]
 800a426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	697a      	ldr	r2, [r7, #20]
 800a42c:	621a      	str	r2, [r3, #32]
}
 800a42e:	bf00      	nop
 800a430:	371c      	adds	r7, #28
 800a432:	46bd      	mov	sp, r7
 800a434:	bc80      	pop	{r7}
 800a436:	4770      	bx	lr

0800a438 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a438:	b480      	push	{r7}
 800a43a:	b087      	sub	sp, #28
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	60f8      	str	r0, [r7, #12]
 800a440:	60b9      	str	r1, [r7, #8]
 800a442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	6a1b      	ldr	r3, [r3, #32]
 800a448:	f023 0210 	bic.w	r2, r3, #16
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	699b      	ldr	r3, [r3, #24]
 800a454:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	6a1b      	ldr	r3, [r3, #32]
 800a45a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a462:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	031b      	lsls	r3, r3, #12
 800a468:	697a      	ldr	r2, [r7, #20]
 800a46a:	4313      	orrs	r3, r2
 800a46c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a474:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	011b      	lsls	r3, r3, #4
 800a47a:	693a      	ldr	r2, [r7, #16]
 800a47c:	4313      	orrs	r3, r2
 800a47e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	697a      	ldr	r2, [r7, #20]
 800a484:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	693a      	ldr	r2, [r7, #16]
 800a48a:	621a      	str	r2, [r3, #32]
}
 800a48c:	bf00      	nop
 800a48e:	371c      	adds	r7, #28
 800a490:	46bd      	mov	sp, r7
 800a492:	bc80      	pop	{r7}
 800a494:	4770      	bx	lr

0800a496 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a496:	b480      	push	{r7}
 800a498:	b085      	sub	sp, #20
 800a49a:	af00      	add	r7, sp, #0
 800a49c:	6078      	str	r0, [r7, #4]
 800a49e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a4ae:	683a      	ldr	r2, [r7, #0]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	f043 0307 	orr.w	r3, r3, #7
 800a4b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	68fa      	ldr	r2, [r7, #12]
 800a4be:	609a      	str	r2, [r3, #8]
}
 800a4c0:	bf00      	nop
 800a4c2:	3714      	adds	r7, #20
 800a4c4:	46bd      	mov	sp, r7
 800a4c6:	bc80      	pop	{r7}
 800a4c8:	4770      	bx	lr

0800a4ca <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a4ca:	b480      	push	{r7}
 800a4cc:	b087      	sub	sp, #28
 800a4ce:	af00      	add	r7, sp, #0
 800a4d0:	60f8      	str	r0, [r7, #12]
 800a4d2:	60b9      	str	r1, [r7, #8]
 800a4d4:	607a      	str	r2, [r7, #4]
 800a4d6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	689b      	ldr	r3, [r3, #8]
 800a4dc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4de:	697b      	ldr	r3, [r7, #20]
 800a4e0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a4e4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	021a      	lsls	r2, r3, #8
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	431a      	orrs	r2, r3
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	697a      	ldr	r2, [r7, #20]
 800a4f4:	4313      	orrs	r3, r2
 800a4f6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	697a      	ldr	r2, [r7, #20]
 800a4fc:	609a      	str	r2, [r3, #8]
}
 800a4fe:	bf00      	nop
 800a500:	371c      	adds	r7, #28
 800a502:	46bd      	mov	sp, r7
 800a504:	bc80      	pop	{r7}
 800a506:	4770      	bx	lr

0800a508 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a508:	b480      	push	{r7}
 800a50a:	b087      	sub	sp, #28
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	60b9      	str	r1, [r7, #8]
 800a512:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	f003 031f 	and.w	r3, r3, #31
 800a51a:	2201      	movs	r2, #1
 800a51c:	fa02 f303 	lsl.w	r3, r2, r3
 800a520:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6a1a      	ldr	r2, [r3, #32]
 800a526:	697b      	ldr	r3, [r7, #20]
 800a528:	43db      	mvns	r3, r3
 800a52a:	401a      	ands	r2, r3
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6a1a      	ldr	r2, [r3, #32]
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	f003 031f 	and.w	r3, r3, #31
 800a53a:	6879      	ldr	r1, [r7, #4]
 800a53c:	fa01 f303 	lsl.w	r3, r1, r3
 800a540:	431a      	orrs	r2, r3
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	621a      	str	r2, [r3, #32]
}
 800a546:	bf00      	nop
 800a548:	371c      	adds	r7, #28
 800a54a:	46bd      	mov	sp, r7
 800a54c:	bc80      	pop	{r7}
 800a54e:	4770      	bx	lr

0800a550 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a550:	b480      	push	{r7}
 800a552:	b085      	sub	sp, #20
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a560:	2b01      	cmp	r3, #1
 800a562:	d101      	bne.n	800a568 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a564:	2302      	movs	r3, #2
 800a566:	e046      	b.n	800a5f6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2202      	movs	r2, #2
 800a574:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	685b      	ldr	r3, [r3, #4]
 800a57e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a58e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a590:	683b      	ldr	r3, [r7, #0]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	68fa      	ldr	r2, [r7, #12]
 800a596:	4313      	orrs	r3, r2
 800a598:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	68fa      	ldr	r2, [r7, #12]
 800a5a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5aa:	d00e      	beq.n	800a5ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	4a13      	ldr	r2, [pc, #76]	; (800a600 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800a5b2:	4293      	cmp	r3, r2
 800a5b4:	d009      	beq.n	800a5ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a12      	ldr	r2, [pc, #72]	; (800a604 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d004      	beq.n	800a5ca <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	4a10      	ldr	r2, [pc, #64]	; (800a608 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d10c      	bne.n	800a5e4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a5ca:	68bb      	ldr	r3, [r7, #8]
 800a5cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a5d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	685b      	ldr	r3, [r3, #4]
 800a5d6:	68ba      	ldr	r2, [r7, #8]
 800a5d8:	4313      	orrs	r3, r2
 800a5da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	68ba      	ldr	r2, [r7, #8]
 800a5e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	2201      	movs	r2, #1
 800a5e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800a5f4:	2300      	movs	r3, #0
}
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	3714      	adds	r7, #20
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bc80      	pop	{r7}
 800a5fe:	4770      	bx	lr
 800a600:	40000400 	.word	0x40000400
 800a604:	40000800 	.word	0x40000800
 800a608:	40010800 	.word	0x40010800

0800a60c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b085      	sub	sp, #20
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	2200      	movs	r2, #0
 800a618:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a61c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a620:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	b29a      	uxth	r2, r3
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a62c:	2300      	movs	r3, #0
}
 800a62e:	4618      	mov	r0, r3
 800a630:	3714      	adds	r7, #20
 800a632:	46bd      	mov	sp, r7
 800a634:	bc80      	pop	{r7}
 800a636:	4770      	bx	lr

0800a638 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a638:	b480      	push	{r7}
 800a63a:	b085      	sub	sp, #20
 800a63c:	af00      	add	r7, sp, #0
 800a63e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a640:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800a644:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a64c:	b29a      	uxth	r2, r3
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	b29b      	uxth	r3, r3
 800a652:	43db      	mvns	r3, r3
 800a654:	b29b      	uxth	r3, r3
 800a656:	4013      	ands	r3, r2
 800a658:	b29a      	uxth	r2, r3
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800a660:	2300      	movs	r3, #0
}
 800a662:	4618      	mov	r0, r3
 800a664:	3714      	adds	r7, #20
 800a666:	46bd      	mov	sp, r7
 800a668:	bc80      	pop	{r7}
 800a66a:	4770      	bx	lr

0800a66c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a66c:	b084      	sub	sp, #16
 800a66e:	b480      	push	{r7}
 800a670:	b083      	sub	sp, #12
 800a672:	af00      	add	r7, sp, #0
 800a674:	6078      	str	r0, [r7, #4]
 800a676:	f107 0014 	add.w	r0, r7, #20
 800a67a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	2201      	movs	r2, #1
 800a682:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	2200      	movs	r2, #0
 800a68a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	2200      	movs	r2, #0
 800a692:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2200      	movs	r2, #0
 800a69a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800a69e:	2300      	movs	r3, #0
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	370c      	adds	r7, #12
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bc80      	pop	{r7}
 800a6a8:	b004      	add	sp, #16
 800a6aa:	4770      	bx	lr

0800a6ac <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a6ac:	b480      	push	{r7}
 800a6ae:	b09b      	sub	sp, #108	; 0x6c
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6b6:	2300      	movs	r3, #0
 800a6b8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a6bc:	687a      	ldr	r2, [r7, #4]
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	781b      	ldrb	r3, [r3, #0]
 800a6c2:	009b      	lsls	r3, r3, #2
 800a6c4:	4413      	add	r3, r2
 800a6c6:	881b      	ldrh	r3, [r3, #0]
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800a6ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6d2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	78db      	ldrb	r3, [r3, #3]
 800a6da:	2b03      	cmp	r3, #3
 800a6dc:	d81f      	bhi.n	800a71e <USB_ActivateEndpoint+0x72>
 800a6de:	a201      	add	r2, pc, #4	; (adr r2, 800a6e4 <USB_ActivateEndpoint+0x38>)
 800a6e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6e4:	0800a6f5 	.word	0x0800a6f5
 800a6e8:	0800a711 	.word	0x0800a711
 800a6ec:	0800a727 	.word	0x0800a727
 800a6f0:	0800a703 	.word	0x0800a703
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a6f4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a6f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a6fc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a700:	e012      	b.n	800a728 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a702:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a706:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800a70a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a70e:	e00b      	b.n	800a728 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a710:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a714:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a718:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800a71c:	e004      	b.n	800a728 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 800a724:	e000      	b.n	800a728 <USB_ActivateEndpoint+0x7c>
      break;
 800a726:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a728:	687a      	ldr	r2, [r7, #4]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	009b      	lsls	r3, r3, #2
 800a730:	441a      	add	r2, r3
 800a732:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800a736:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a73a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a73e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a742:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a746:	b29b      	uxth	r3, r3
 800a748:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a74a:	687a      	ldr	r2, [r7, #4]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	781b      	ldrb	r3, [r3, #0]
 800a750:	009b      	lsls	r3, r3, #2
 800a752:	4413      	add	r3, r2
 800a754:	881b      	ldrh	r3, [r3, #0]
 800a756:	b29b      	uxth	r3, r3
 800a758:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a75c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a760:	b29a      	uxth	r2, r3
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	b29b      	uxth	r3, r3
 800a768:	4313      	orrs	r3, r2
 800a76a:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800a76e:	687a      	ldr	r2, [r7, #4]
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	781b      	ldrb	r3, [r3, #0]
 800a774:	009b      	lsls	r3, r3, #2
 800a776:	441a      	add	r2, r3
 800a778:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800a77c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a780:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a784:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a78c:	b29b      	uxth	r3, r3
 800a78e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a790:	683b      	ldr	r3, [r7, #0]
 800a792:	7b1b      	ldrb	r3, [r3, #12]
 800a794:	2b00      	cmp	r3, #0
 800a796:	f040 8149 	bne.w	800aa2c <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	785b      	ldrb	r3, [r3, #1]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	f000 8084 	beq.w	800a8ac <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	617b      	str	r3, [r7, #20]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7ae:	b29b      	uxth	r3, r3
 800a7b0:	461a      	mov	r2, r3
 800a7b2:	697b      	ldr	r3, [r7, #20]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	617b      	str	r3, [r7, #20]
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	011a      	lsls	r2, r3, #4
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	4413      	add	r3, r2
 800a7c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7c6:	613b      	str	r3, [r7, #16]
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	88db      	ldrh	r3, [r3, #6]
 800a7cc:	085b      	lsrs	r3, r3, #1
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	005b      	lsls	r3, r3, #1
 800a7d2:	b29a      	uxth	r2, r3
 800a7d4:	693b      	ldr	r3, [r7, #16]
 800a7d6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a7d8:	687a      	ldr	r2, [r7, #4]
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
 800a7de:	009b      	lsls	r3, r3, #2
 800a7e0:	4413      	add	r3, r2
 800a7e2:	881b      	ldrh	r3, [r3, #0]
 800a7e4:	81fb      	strh	r3, [r7, #14]
 800a7e6:	89fb      	ldrh	r3, [r7, #14]
 800a7e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7ec:	2b00      	cmp	r3, #0
 800a7ee:	d01b      	beq.n	800a828 <USB_ActivateEndpoint+0x17c>
 800a7f0:	687a      	ldr	r2, [r7, #4]
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	781b      	ldrb	r3, [r3, #0]
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4413      	add	r3, r2
 800a7fa:	881b      	ldrh	r3, [r3, #0]
 800a7fc:	b29b      	uxth	r3, r3
 800a7fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a806:	81bb      	strh	r3, [r7, #12]
 800a808:	687a      	ldr	r2, [r7, #4]
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	009b      	lsls	r3, r3, #2
 800a810:	441a      	add	r2, r3
 800a812:	89bb      	ldrh	r3, [r7, #12]
 800a814:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a818:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a81c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a820:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a824:	b29b      	uxth	r3, r3
 800a826:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	78db      	ldrb	r3, [r3, #3]
 800a82c:	2b01      	cmp	r3, #1
 800a82e:	d020      	beq.n	800a872 <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	781b      	ldrb	r3, [r3, #0]
 800a836:	009b      	lsls	r3, r3, #2
 800a838:	4413      	add	r3, r2
 800a83a:	881b      	ldrh	r3, [r3, #0]
 800a83c:	b29b      	uxth	r3, r3
 800a83e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a842:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a846:	813b      	strh	r3, [r7, #8]
 800a848:	893b      	ldrh	r3, [r7, #8]
 800a84a:	f083 0320 	eor.w	r3, r3, #32
 800a84e:	813b      	strh	r3, [r7, #8]
 800a850:	687a      	ldr	r2, [r7, #4]
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	781b      	ldrb	r3, [r3, #0]
 800a856:	009b      	lsls	r3, r3, #2
 800a858:	441a      	add	r2, r3
 800a85a:	893b      	ldrh	r3, [r7, #8]
 800a85c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a860:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a864:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a868:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	8013      	strh	r3, [r2, #0]
 800a870:	e27f      	b.n	800ad72 <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	009b      	lsls	r3, r3, #2
 800a87a:	4413      	add	r3, r2
 800a87c:	881b      	ldrh	r3, [r3, #0]
 800a87e:	b29b      	uxth	r3, r3
 800a880:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a884:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a888:	817b      	strh	r3, [r7, #10]
 800a88a:	687a      	ldr	r2, [r7, #4]
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	441a      	add	r2, r3
 800a894:	897b      	ldrh	r3, [r7, #10]
 800a896:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a89a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a89e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a8a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8a6:	b29b      	uxth	r3, r3
 800a8a8:	8013      	strh	r3, [r2, #0]
 800a8aa:	e262      	b.n	800ad72 <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	461a      	mov	r2, r3
 800a8ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8bc:	4413      	add	r3, r2
 800a8be:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a8c0:	683b      	ldr	r3, [r7, #0]
 800a8c2:	781b      	ldrb	r3, [r3, #0]
 800a8c4:	011a      	lsls	r2, r3, #4
 800a8c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8c8:	4413      	add	r3, r2
 800a8ca:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800a8ce:	62bb      	str	r3, [r7, #40]	; 0x28
 800a8d0:	683b      	ldr	r3, [r7, #0]
 800a8d2:	88db      	ldrh	r3, [r3, #6]
 800a8d4:	085b      	lsrs	r3, r3, #1
 800a8d6:	b29b      	uxth	r3, r3
 800a8d8:	005b      	lsls	r3, r3, #1
 800a8da:	b29a      	uxth	r2, r3
 800a8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8de:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	627b      	str	r3, [r7, #36]	; 0x24
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a8ea:	b29b      	uxth	r3, r3
 800a8ec:	461a      	mov	r2, r3
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f0:	4413      	add	r3, r2
 800a8f2:	627b      	str	r3, [r7, #36]	; 0x24
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	011a      	lsls	r2, r3, #4
 800a8fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8fc:	4413      	add	r3, r2
 800a8fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800a902:	623b      	str	r3, [r7, #32]
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	691b      	ldr	r3, [r3, #16]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d112      	bne.n	800a932 <USB_ActivateEndpoint+0x286>
 800a90c:	6a3b      	ldr	r3, [r7, #32]
 800a90e:	881b      	ldrh	r3, [r3, #0]
 800a910:	b29b      	uxth	r3, r3
 800a912:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a916:	b29a      	uxth	r2, r3
 800a918:	6a3b      	ldr	r3, [r7, #32]
 800a91a:	801a      	strh	r2, [r3, #0]
 800a91c:	6a3b      	ldr	r3, [r7, #32]
 800a91e:	881b      	ldrh	r3, [r3, #0]
 800a920:	b29b      	uxth	r3, r3
 800a922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a92a:	b29a      	uxth	r2, r3
 800a92c:	6a3b      	ldr	r3, [r7, #32]
 800a92e:	801a      	strh	r2, [r3, #0]
 800a930:	e02f      	b.n	800a992 <USB_ActivateEndpoint+0x2e6>
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	691b      	ldr	r3, [r3, #16]
 800a936:	2b3e      	cmp	r3, #62	; 0x3e
 800a938:	d813      	bhi.n	800a962 <USB_ActivateEndpoint+0x2b6>
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	691b      	ldr	r3, [r3, #16]
 800a93e:	085b      	lsrs	r3, r3, #1
 800a940:	663b      	str	r3, [r7, #96]	; 0x60
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	691b      	ldr	r3, [r3, #16]
 800a946:	f003 0301 	and.w	r3, r3, #1
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d002      	beq.n	800a954 <USB_ActivateEndpoint+0x2a8>
 800a94e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a950:	3301      	adds	r3, #1
 800a952:	663b      	str	r3, [r7, #96]	; 0x60
 800a954:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a956:	b29b      	uxth	r3, r3
 800a958:	029b      	lsls	r3, r3, #10
 800a95a:	b29a      	uxth	r2, r3
 800a95c:	6a3b      	ldr	r3, [r7, #32]
 800a95e:	801a      	strh	r2, [r3, #0]
 800a960:	e017      	b.n	800a992 <USB_ActivateEndpoint+0x2e6>
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	691b      	ldr	r3, [r3, #16]
 800a966:	095b      	lsrs	r3, r3, #5
 800a968:	663b      	str	r3, [r7, #96]	; 0x60
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	f003 031f 	and.w	r3, r3, #31
 800a972:	2b00      	cmp	r3, #0
 800a974:	d102      	bne.n	800a97c <USB_ActivateEndpoint+0x2d0>
 800a976:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a978:	3b01      	subs	r3, #1
 800a97a:	663b      	str	r3, [r7, #96]	; 0x60
 800a97c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a97e:	b29b      	uxth	r3, r3
 800a980:	029b      	lsls	r3, r3, #10
 800a982:	b29b      	uxth	r3, r3
 800a984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a98c:	b29a      	uxth	r2, r3
 800a98e:	6a3b      	ldr	r3, [r7, #32]
 800a990:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a992:	687a      	ldr	r2, [r7, #4]
 800a994:	683b      	ldr	r3, [r7, #0]
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	4413      	add	r3, r2
 800a99c:	881b      	ldrh	r3, [r3, #0]
 800a99e:	83fb      	strh	r3, [r7, #30]
 800a9a0:	8bfb      	ldrh	r3, [r7, #30]
 800a9a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a9a6:	2b00      	cmp	r3, #0
 800a9a8:	d01b      	beq.n	800a9e2 <USB_ActivateEndpoint+0x336>
 800a9aa:	687a      	ldr	r2, [r7, #4]
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	4413      	add	r3, r2
 800a9b4:	881b      	ldrh	r3, [r3, #0]
 800a9b6:	b29b      	uxth	r3, r3
 800a9b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a9bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9c0:	83bb      	strh	r3, [r7, #28]
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	683b      	ldr	r3, [r7, #0]
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	009b      	lsls	r3, r3, #2
 800a9ca:	441a      	add	r2, r3
 800a9cc:	8bbb      	ldrh	r3, [r7, #28]
 800a9ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a9d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a9d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800a9da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800a9e2:	687a      	ldr	r2, [r7, #4]
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	781b      	ldrb	r3, [r3, #0]
 800a9e8:	009b      	lsls	r3, r3, #2
 800a9ea:	4413      	add	r3, r2
 800a9ec:	881b      	ldrh	r3, [r3, #0]
 800a9ee:	b29b      	uxth	r3, r3
 800a9f0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a9f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9f8:	837b      	strh	r3, [r7, #26]
 800a9fa:	8b7b      	ldrh	r3, [r7, #26]
 800a9fc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800aa00:	837b      	strh	r3, [r7, #26]
 800aa02:	8b7b      	ldrh	r3, [r7, #26]
 800aa04:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800aa08:	837b      	strh	r3, [r7, #26]
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	441a      	add	r2, r3
 800aa14:	8b7b      	ldrh	r3, [r7, #26]
 800aa16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aa22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa26:	b29b      	uxth	r3, r3
 800aa28:	8013      	strh	r3, [r2, #0]
 800aa2a:	e1a2      	b.n	800ad72 <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 800aa2c:	687a      	ldr	r2, [r7, #4]
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	781b      	ldrb	r3, [r3, #0]
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	4413      	add	r3, r2
 800aa36:	881b      	ldrh	r3, [r3, #0]
 800aa38:	b29b      	uxth	r3, r3
 800aa3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aa3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa42:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800aa46:	687a      	ldr	r2, [r7, #4]
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	009b      	lsls	r3, r3, #2
 800aa4e:	441a      	add	r2, r3
 800aa50:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800aa54:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aa58:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aa5c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800aa60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa64:	b29b      	uxth	r3, r3
 800aa66:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	65bb      	str	r3, [r7, #88]	; 0x58
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa72:	b29b      	uxth	r3, r3
 800aa74:	461a      	mov	r2, r3
 800aa76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aa78:	4413      	add	r3, r2
 800aa7a:	65bb      	str	r3, [r7, #88]	; 0x58
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	781b      	ldrb	r3, [r3, #0]
 800aa80:	011a      	lsls	r2, r3, #4
 800aa82:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800aa84:	4413      	add	r3, r2
 800aa86:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa8a:	657b      	str	r3, [r7, #84]	; 0x54
 800aa8c:	683b      	ldr	r3, [r7, #0]
 800aa8e:	891b      	ldrh	r3, [r3, #8]
 800aa90:	085b      	lsrs	r3, r3, #1
 800aa92:	b29b      	uxth	r3, r3
 800aa94:	005b      	lsls	r3, r3, #1
 800aa96:	b29a      	uxth	r2, r3
 800aa98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800aa9a:	801a      	strh	r2, [r3, #0]
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	653b      	str	r3, [r7, #80]	; 0x50
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aaa6:	b29b      	uxth	r3, r3
 800aaa8:	461a      	mov	r2, r3
 800aaaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aaac:	4413      	add	r3, r2
 800aaae:	653b      	str	r3, [r7, #80]	; 0x50
 800aab0:	683b      	ldr	r3, [r7, #0]
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	011a      	lsls	r2, r3, #4
 800aab6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800aab8:	4413      	add	r3, r2
 800aaba:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800aabe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	895b      	ldrh	r3, [r3, #10]
 800aac4:	085b      	lsrs	r3, r3, #1
 800aac6:	b29b      	uxth	r3, r3
 800aac8:	005b      	lsls	r3, r3, #1
 800aaca:	b29a      	uxth	r2, r3
 800aacc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aace:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	785b      	ldrb	r3, [r3, #1]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	f040 8091 	bne.w	800abfc <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aada:	687a      	ldr	r2, [r7, #4]
 800aadc:	683b      	ldr	r3, [r7, #0]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	4413      	add	r3, r2
 800aae4:	881b      	ldrh	r3, [r3, #0]
 800aae6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800aae8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800aaea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	d01b      	beq.n	800ab2a <USB_ActivateEndpoint+0x47e>
 800aaf2:	687a      	ldr	r2, [r7, #4]
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	781b      	ldrb	r3, [r3, #0]
 800aaf8:	009b      	lsls	r3, r3, #2
 800aafa:	4413      	add	r3, r2
 800aafc:	881b      	ldrh	r3, [r3, #0]
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab08:	877b      	strh	r3, [r7, #58]	; 0x3a
 800ab0a:	687a      	ldr	r2, [r7, #4]
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	781b      	ldrb	r3, [r3, #0]
 800ab10:	009b      	lsls	r3, r3, #2
 800ab12:	441a      	add	r2, r3
 800ab14:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800ab16:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab1a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab1e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ab22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab26:	b29b      	uxth	r3, r3
 800ab28:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ab2a:	687a      	ldr	r2, [r7, #4]
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	009b      	lsls	r3, r3, #2
 800ab32:	4413      	add	r3, r2
 800ab34:	881b      	ldrh	r3, [r3, #0]
 800ab36:	873b      	strh	r3, [r7, #56]	; 0x38
 800ab38:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ab3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d01b      	beq.n	800ab7a <USB_ActivateEndpoint+0x4ce>
 800ab42:	687a      	ldr	r2, [r7, #4]
 800ab44:	683b      	ldr	r3, [r7, #0]
 800ab46:	781b      	ldrb	r3, [r3, #0]
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	4413      	add	r3, r2
 800ab4c:	881b      	ldrh	r3, [r3, #0]
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ab54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab58:	86fb      	strh	r3, [r7, #54]	; 0x36
 800ab5a:	687a      	ldr	r2, [r7, #4]
 800ab5c:	683b      	ldr	r3, [r7, #0]
 800ab5e:	781b      	ldrb	r3, [r3, #0]
 800ab60:	009b      	lsls	r3, r3, #2
 800ab62:	441a      	add	r2, r3
 800ab64:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ab66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ab6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ab6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab72:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ab76:	b29b      	uxth	r3, r3
 800ab78:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ab7a:	687a      	ldr	r2, [r7, #4]
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	781b      	ldrb	r3, [r3, #0]
 800ab80:	009b      	lsls	r3, r3, #2
 800ab82:	4413      	add	r3, r2
 800ab84:	881b      	ldrh	r3, [r3, #0]
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ab8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab90:	86bb      	strh	r3, [r7, #52]	; 0x34
 800ab92:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ab94:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ab98:	86bb      	strh	r3, [r7, #52]	; 0x34
 800ab9a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800ab9c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800aba0:	86bb      	strh	r3, [r7, #52]	; 0x34
 800aba2:	687a      	ldr	r2, [r7, #4]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	009b      	lsls	r3, r3, #2
 800abaa:	441a      	add	r2, r3
 800abac:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800abae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abb2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abbe:	b29b      	uxth	r3, r3
 800abc0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	781b      	ldrb	r3, [r3, #0]
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4413      	add	r3, r2
 800abcc:	881b      	ldrh	r3, [r3, #0]
 800abce:	b29b      	uxth	r3, r3
 800abd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800abd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800abd8:	867b      	strh	r3, [r7, #50]	; 0x32
 800abda:	687a      	ldr	r2, [r7, #4]
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	781b      	ldrb	r3, [r3, #0]
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	441a      	add	r2, r3
 800abe4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800abe6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800abea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800abee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800abf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800abf6:	b29b      	uxth	r3, r3
 800abf8:	8013      	strh	r3, [r2, #0]
 800abfa:	e0ba      	b.n	800ad72 <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800abfc:	687a      	ldr	r2, [r7, #4]
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	781b      	ldrb	r3, [r3, #0]
 800ac02:	009b      	lsls	r3, r3, #2
 800ac04:	4413      	add	r3, r2
 800ac06:	881b      	ldrh	r3, [r3, #0]
 800ac08:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800ac0c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ac10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d01d      	beq.n	800ac54 <USB_ActivateEndpoint+0x5a8>
 800ac18:	687a      	ldr	r2, [r7, #4]
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	009b      	lsls	r3, r3, #2
 800ac20:	4413      	add	r3, r2
 800ac22:	881b      	ldrh	r3, [r3, #0]
 800ac24:	b29b      	uxth	r3, r3
 800ac26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac2e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800ac32:	687a      	ldr	r2, [r7, #4]
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	781b      	ldrb	r3, [r3, #0]
 800ac38:	009b      	lsls	r3, r3, #2
 800ac3a:	441a      	add	r2, r3
 800ac3c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800ac40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ac48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ac4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ac54:	687a      	ldr	r2, [r7, #4]
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	781b      	ldrb	r3, [r3, #0]
 800ac5a:	009b      	lsls	r3, r3, #2
 800ac5c:	4413      	add	r3, r2
 800ac5e:	881b      	ldrh	r3, [r3, #0]
 800ac60:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800ac64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800ac68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d01d      	beq.n	800acac <USB_ActivateEndpoint+0x600>
 800ac70:	687a      	ldr	r2, [r7, #4]
 800ac72:	683b      	ldr	r3, [r7, #0]
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	009b      	lsls	r3, r3, #2
 800ac78:	4413      	add	r3, r2
 800ac7a:	881b      	ldrh	r3, [r3, #0]
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ac82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac86:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	009b      	lsls	r3, r3, #2
 800ac92:	441a      	add	r2, r3
 800ac94:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800ac98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ac9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aca0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aca4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	78db      	ldrb	r3, [r3, #3]
 800acb0:	2b01      	cmp	r3, #1
 800acb2:	d024      	beq.n	800acfe <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800acb4:	687a      	ldr	r2, [r7, #4]
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	781b      	ldrb	r3, [r3, #0]
 800acba:	009b      	lsls	r3, r3, #2
 800acbc:	4413      	add	r3, r2
 800acbe:	881b      	ldrh	r3, [r3, #0]
 800acc0:	b29b      	uxth	r3, r3
 800acc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800acc6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800acca:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800acce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800acd2:	f083 0320 	eor.w	r3, r3, #32
 800acd6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	009b      	lsls	r3, r3, #2
 800ace2:	441a      	add	r2, r3
 800ace4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800ace8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800acf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acf8:	b29b      	uxth	r3, r3
 800acfa:	8013      	strh	r3, [r2, #0]
 800acfc:	e01d      	b.n	800ad3a <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800acfe:	687a      	ldr	r2, [r7, #4]
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	4413      	add	r3, r2
 800ad08:	881b      	ldrh	r3, [r3, #0]
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad14:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800ad18:	687a      	ldr	r2, [r7, #4]
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	781b      	ldrb	r3, [r3, #0]
 800ad1e:	009b      	lsls	r3, r3, #2
 800ad20:	441a      	add	r2, r3
 800ad22:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800ad26:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad2a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad36:	b29b      	uxth	r3, r3
 800ad38:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ad3a:	687a      	ldr	r2, [r7, #4]
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	781b      	ldrb	r3, [r3, #0]
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4413      	add	r3, r2
 800ad44:	881b      	ldrh	r3, [r3, #0]
 800ad46:	b29b      	uxth	r3, r3
 800ad48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad50:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800ad52:	687a      	ldr	r2, [r7, #4]
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	781b      	ldrb	r3, [r3, #0]
 800ad58:	009b      	lsls	r3, r3, #2
 800ad5a:	441a      	add	r2, r3
 800ad5c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800ad5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad6e:	b29b      	uxth	r3, r3
 800ad70:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800ad72:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800ad76:	4618      	mov	r0, r3
 800ad78:	376c      	adds	r7, #108	; 0x6c
 800ad7a:	46bd      	mov	sp, r7
 800ad7c:	bc80      	pop	{r7}
 800ad7e:	4770      	bx	lr

0800ad80 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ad80:	b480      	push	{r7}
 800ad82:	b08d      	sub	sp, #52	; 0x34
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
 800ad88:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	7b1b      	ldrb	r3, [r3, #12]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	f040 808e 	bne.w	800aeb0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	785b      	ldrb	r3, [r3, #1]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d044      	beq.n	800ae26 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ad9c:	687a      	ldr	r2, [r7, #4]
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	009b      	lsls	r3, r3, #2
 800ada4:	4413      	add	r3, r2
 800ada6:	881b      	ldrh	r3, [r3, #0]
 800ada8:	81bb      	strh	r3, [r7, #12]
 800adaa:	89bb      	ldrh	r3, [r7, #12]
 800adac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d01b      	beq.n	800adec <USB_DeactivateEndpoint+0x6c>
 800adb4:	687a      	ldr	r2, [r7, #4]
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	781b      	ldrb	r3, [r3, #0]
 800adba:	009b      	lsls	r3, r3, #2
 800adbc:	4413      	add	r3, r2
 800adbe:	881b      	ldrh	r3, [r3, #0]
 800adc0:	b29b      	uxth	r3, r3
 800adc2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adc6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adca:	817b      	strh	r3, [r7, #10]
 800adcc:	687a      	ldr	r2, [r7, #4]
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	009b      	lsls	r3, r3, #2
 800add4:	441a      	add	r2, r3
 800add6:	897b      	ldrh	r3, [r7, #10]
 800add8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800addc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ade0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ade4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ade8:	b29b      	uxth	r3, r3
 800adea:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	781b      	ldrb	r3, [r3, #0]
 800adf2:	009b      	lsls	r3, r3, #2
 800adf4:	4413      	add	r3, r2
 800adf6:	881b      	ldrh	r3, [r3, #0]
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adfe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae02:	813b      	strh	r3, [r7, #8]
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	441a      	add	r2, r3
 800ae0e:	893b      	ldrh	r3, [r7, #8]
 800ae10:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae14:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	8013      	strh	r3, [r2, #0]
 800ae24:	e192      	b.n	800b14c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ae26:	687a      	ldr	r2, [r7, #4]
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	009b      	lsls	r3, r3, #2
 800ae2e:	4413      	add	r3, r2
 800ae30:	881b      	ldrh	r3, [r3, #0]
 800ae32:	827b      	strh	r3, [r7, #18]
 800ae34:	8a7b      	ldrh	r3, [r7, #18]
 800ae36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d01b      	beq.n	800ae76 <USB_DeactivateEndpoint+0xf6>
 800ae3e:	687a      	ldr	r2, [r7, #4]
 800ae40:	683b      	ldr	r3, [r7, #0]
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	009b      	lsls	r3, r3, #2
 800ae46:	4413      	add	r3, r2
 800ae48:	881b      	ldrh	r3, [r3, #0]
 800ae4a:	b29b      	uxth	r3, r3
 800ae4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae54:	823b      	strh	r3, [r7, #16]
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	781b      	ldrb	r3, [r3, #0]
 800ae5c:	009b      	lsls	r3, r3, #2
 800ae5e:	441a      	add	r2, r3
 800ae60:	8a3b      	ldrh	r3, [r7, #16]
 800ae62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ae6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae72:	b29b      	uxth	r3, r3
 800ae74:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	009b      	lsls	r3, r3, #2
 800ae7e:	4413      	add	r3, r2
 800ae80:	881b      	ldrh	r3, [r3, #0]
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ae88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae8c:	81fb      	strh	r3, [r7, #14]
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	781b      	ldrb	r3, [r3, #0]
 800ae94:	009b      	lsls	r3, r3, #2
 800ae96:	441a      	add	r2, r3
 800ae98:	89fb      	ldrh	r3, [r7, #14]
 800ae9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aea2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeaa:	b29b      	uxth	r3, r3
 800aeac:	8013      	strh	r3, [r2, #0]
 800aeae:	e14d      	b.n	800b14c <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800aeb0:	683b      	ldr	r3, [r7, #0]
 800aeb2:	785b      	ldrb	r3, [r3, #1]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	f040 80a5 	bne.w	800b004 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800aeba:	687a      	ldr	r2, [r7, #4]
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	009b      	lsls	r3, r3, #2
 800aec2:	4413      	add	r3, r2
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	843b      	strh	r3, [r7, #32]
 800aec8:	8c3b      	ldrh	r3, [r7, #32]
 800aeca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d01b      	beq.n	800af0a <USB_DeactivateEndpoint+0x18a>
 800aed2:	687a      	ldr	r2, [r7, #4]
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	781b      	ldrb	r3, [r3, #0]
 800aed8:	009b      	lsls	r3, r3, #2
 800aeda:	4413      	add	r3, r2
 800aedc:	881b      	ldrh	r3, [r3, #0]
 800aede:	b29b      	uxth	r3, r3
 800aee0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800aee4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aee8:	83fb      	strh	r3, [r7, #30]
 800aeea:	687a      	ldr	r2, [r7, #4]
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	781b      	ldrb	r3, [r3, #0]
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	441a      	add	r2, r3
 800aef4:	8bfb      	ldrh	r3, [r7, #30]
 800aef6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aefa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aefe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800af02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af06:	b29b      	uxth	r3, r3
 800af08:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	781b      	ldrb	r3, [r3, #0]
 800af10:	009b      	lsls	r3, r3, #2
 800af12:	4413      	add	r3, r2
 800af14:	881b      	ldrh	r3, [r3, #0]
 800af16:	83bb      	strh	r3, [r7, #28]
 800af18:	8bbb      	ldrh	r3, [r7, #28]
 800af1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d01b      	beq.n	800af5a <USB_DeactivateEndpoint+0x1da>
 800af22:	687a      	ldr	r2, [r7, #4]
 800af24:	683b      	ldr	r3, [r7, #0]
 800af26:	781b      	ldrb	r3, [r3, #0]
 800af28:	009b      	lsls	r3, r3, #2
 800af2a:	4413      	add	r3, r2
 800af2c:	881b      	ldrh	r3, [r3, #0]
 800af2e:	b29b      	uxth	r3, r3
 800af30:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af38:	837b      	strh	r3, [r7, #26]
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	781b      	ldrb	r3, [r3, #0]
 800af40:	009b      	lsls	r3, r3, #2
 800af42:	441a      	add	r2, r3
 800af44:	8b7b      	ldrh	r3, [r7, #26]
 800af46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af52:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800af56:	b29b      	uxth	r3, r3
 800af58:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800af5a:	687a      	ldr	r2, [r7, #4]
 800af5c:	683b      	ldr	r3, [r7, #0]
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	009b      	lsls	r3, r3, #2
 800af62:	4413      	add	r3, r2
 800af64:	881b      	ldrh	r3, [r3, #0]
 800af66:	b29b      	uxth	r3, r3
 800af68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af70:	833b      	strh	r3, [r7, #24]
 800af72:	687a      	ldr	r2, [r7, #4]
 800af74:	683b      	ldr	r3, [r7, #0]
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	009b      	lsls	r3, r3, #2
 800af7a:	441a      	add	r2, r3
 800af7c:	8b3b      	ldrh	r3, [r7, #24]
 800af7e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800af82:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800af86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800af8a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800af8e:	b29b      	uxth	r3, r3
 800af90:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800af92:	687a      	ldr	r2, [r7, #4]
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	009b      	lsls	r3, r3, #2
 800af9a:	4413      	add	r3, r2
 800af9c:	881b      	ldrh	r3, [r3, #0]
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800afa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afa8:	82fb      	strh	r3, [r7, #22]
 800afaa:	687a      	ldr	r2, [r7, #4]
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	781b      	ldrb	r3, [r3, #0]
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	441a      	add	r2, r3
 800afb4:	8afb      	ldrh	r3, [r7, #22]
 800afb6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800afba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800afbe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afc6:	b29b      	uxth	r3, r3
 800afc8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	781b      	ldrb	r3, [r3, #0]
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	4413      	add	r3, r2
 800afd4:	881b      	ldrh	r3, [r3, #0]
 800afd6:	b29b      	uxth	r3, r3
 800afd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800afdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afe0:	82bb      	strh	r3, [r7, #20]
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	441a      	add	r2, r3
 800afec:	8abb      	ldrh	r3, [r7, #20]
 800afee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aff2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aff6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800affa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800affe:	b29b      	uxth	r3, r3
 800b000:	8013      	strh	r3, [r2, #0]
 800b002:	e0a3      	b.n	800b14c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b004:	687a      	ldr	r2, [r7, #4]
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	781b      	ldrb	r3, [r3, #0]
 800b00a:	009b      	lsls	r3, r3, #2
 800b00c:	4413      	add	r3, r2
 800b00e:	881b      	ldrh	r3, [r3, #0]
 800b010:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800b012:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b014:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d01b      	beq.n	800b054 <USB_DeactivateEndpoint+0x2d4>
 800b01c:	687a      	ldr	r2, [r7, #4]
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	009b      	lsls	r3, r3, #2
 800b024:	4413      	add	r3, r2
 800b026:	881b      	ldrh	r3, [r3, #0]
 800b028:	b29b      	uxth	r3, r3
 800b02a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b02e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b032:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b034:	687a      	ldr	r2, [r7, #4]
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	781b      	ldrb	r3, [r3, #0]
 800b03a:	009b      	lsls	r3, r3, #2
 800b03c:	441a      	add	r2, r3
 800b03e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b040:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b044:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b048:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b04c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b050:	b29b      	uxth	r3, r3
 800b052:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b054:	687a      	ldr	r2, [r7, #4]
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	009b      	lsls	r3, r3, #2
 800b05c:	4413      	add	r3, r2
 800b05e:	881b      	ldrh	r3, [r3, #0]
 800b060:	857b      	strh	r3, [r7, #42]	; 0x2a
 800b062:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d01b      	beq.n	800b0a4 <USB_DeactivateEndpoint+0x324>
 800b06c:	687a      	ldr	r2, [r7, #4]
 800b06e:	683b      	ldr	r3, [r7, #0]
 800b070:	781b      	ldrb	r3, [r3, #0]
 800b072:	009b      	lsls	r3, r3, #2
 800b074:	4413      	add	r3, r2
 800b076:	881b      	ldrh	r3, [r3, #0]
 800b078:	b29b      	uxth	r3, r3
 800b07a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b07e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b082:	853b      	strh	r3, [r7, #40]	; 0x28
 800b084:	687a      	ldr	r2, [r7, #4]
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	781b      	ldrb	r3, [r3, #0]
 800b08a:	009b      	lsls	r3, r3, #2
 800b08c:	441a      	add	r2, r3
 800b08e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b090:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b094:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b098:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b09c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b0a0:	b29b      	uxth	r3, r3
 800b0a2:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b0a4:	687a      	ldr	r2, [r7, #4]
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	781b      	ldrb	r3, [r3, #0]
 800b0aa:	009b      	lsls	r3, r3, #2
 800b0ac:	4413      	add	r3, r2
 800b0ae:	881b      	ldrh	r3, [r3, #0]
 800b0b0:	b29b      	uxth	r3, r3
 800b0b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0ba:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b0bc:	687a      	ldr	r2, [r7, #4]
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	009b      	lsls	r3, r3, #2
 800b0c4:	441a      	add	r2, r3
 800b0c6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b0c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b0d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0d8:	b29b      	uxth	r3, r3
 800b0da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b0dc:	687a      	ldr	r2, [r7, #4]
 800b0de:	683b      	ldr	r3, [r7, #0]
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	009b      	lsls	r3, r3, #2
 800b0e4:	4413      	add	r3, r2
 800b0e6:	881b      	ldrh	r3, [r3, #0]
 800b0e8:	b29b      	uxth	r3, r3
 800b0ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b0ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b0f2:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	683b      	ldr	r3, [r7, #0]
 800b0f8:	781b      	ldrb	r3, [r3, #0]
 800b0fa:	009b      	lsls	r3, r3, #2
 800b0fc:	441a      	add	r2, r3
 800b0fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b100:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b104:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b108:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b10c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b110:	b29b      	uxth	r3, r3
 800b112:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b114:	687a      	ldr	r2, [r7, #4]
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	781b      	ldrb	r3, [r3, #0]
 800b11a:	009b      	lsls	r3, r3, #2
 800b11c:	4413      	add	r3, r2
 800b11e:	881b      	ldrh	r3, [r3, #0]
 800b120:	b29b      	uxth	r3, r3
 800b122:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b126:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b12a:	847b      	strh	r3, [r7, #34]	; 0x22
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	781b      	ldrb	r3, [r3, #0]
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	441a      	add	r2, r3
 800b136:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b138:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b13c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b140:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b148:	b29b      	uxth	r3, r3
 800b14a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800b14c:	2300      	movs	r3, #0
}
 800b14e:	4618      	mov	r0, r3
 800b150:	3734      	adds	r7, #52	; 0x34
 800b152:	46bd      	mov	sp, r7
 800b154:	bc80      	pop	{r7}
 800b156:	4770      	bx	lr

0800b158 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b0cc      	sub	sp, #304	; 0x130
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b162:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b166:	6018      	str	r0, [r3, #0]
 800b168:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b16c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b170:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b172:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b176:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	785b      	ldrb	r3, [r3, #1]
 800b17e:	2b01      	cmp	r3, #1
 800b180:	f041 817d 	bne.w	800c47e <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b184:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b188:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	699a      	ldr	r2, [r3, #24]
 800b190:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b194:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	691b      	ldr	r3, [r3, #16]
 800b19c:	429a      	cmp	r2, r3
 800b19e:	d908      	bls.n	800b1b2 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800b1a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	691b      	ldr	r3, [r3, #16]
 800b1ac:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800b1b0:	e007      	b.n	800b1c2 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800b1b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	699b      	ldr	r3, [r3, #24]
 800b1be:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b1c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1ca:	681b      	ldr	r3, [r3, #0]
 800b1cc:	7b1b      	ldrb	r3, [r3, #12]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d152      	bne.n	800b278 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b1d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	6959      	ldr	r1, [r3, #20]
 800b1de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b1e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	88da      	ldrh	r2, [r3, #6]
 800b1ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b1ee:	b29b      	uxth	r3, r3
 800b1f0:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b1f4:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b1f8:	6800      	ldr	r0, [r0, #0]
 800b1fa:	f001 ff0e 	bl	800d01a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b1fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b202:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800b206:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b20a:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800b20e:	6812      	ldr	r2, [r2, #0]
 800b210:	601a      	str	r2, [r3, #0]
 800b212:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b216:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b220:	b29b      	uxth	r3, r3
 800b222:	4619      	mov	r1, r3
 800b224:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b228:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800b22c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b230:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 800b234:	6812      	ldr	r2, [r2, #0]
 800b236:	440a      	add	r2, r1
 800b238:	601a      	str	r2, [r3, #0]
 800b23a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b23e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	781b      	ldrb	r3, [r3, #0]
 800b246:	011a      	lsls	r2, r3, #4
 800b248:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b24c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	4413      	add	r3, r2
 800b254:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800b258:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b25c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800b260:	601a      	str	r2, [r3, #0]
 800b262:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b266:	b29a      	uxth	r2, r3
 800b268:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b26c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	801a      	strh	r2, [r3, #0]
 800b274:	f001 b8b5 	b.w	800c3e2 <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b278:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b27c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	78db      	ldrb	r3, [r3, #3]
 800b284:	2b02      	cmp	r3, #2
 800b286:	f040 84c6 	bne.w	800bc16 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b28a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b28e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	6a1a      	ldr	r2, [r3, #32]
 800b296:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b29a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	691b      	ldr	r3, [r3, #16]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	f240 8443 	bls.w	800bb2e <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 800b2a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2ac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b2b0:	681a      	ldr	r2, [r3, #0]
 800b2b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	781b      	ldrb	r3, [r3, #0]
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	4413      	add	r3, r2
 800b2c2:	881b      	ldrh	r3, [r3, #0]
 800b2c4:	b29b      	uxth	r3, r3
 800b2c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2ce:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b2d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2d6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b2da:	681a      	ldr	r2, [r3, #0]
 800b2dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b2e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	781b      	ldrb	r3, [r3, #0]
 800b2e8:	009b      	lsls	r3, r3, #2
 800b2ea:	441a      	add	r2, r3
 800b2ec:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b2f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2f8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b2fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b300:	b29b      	uxth	r3, r3
 800b302:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b304:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b308:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	6a1a      	ldr	r2, [r3, #32]
 800b310:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b314:	1ad2      	subs	r2, r2, r3
 800b316:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b31a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b322:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b326:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b32a:	681a      	ldr	r2, [r3, #0]
 800b32c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b330:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	781b      	ldrb	r3, [r3, #0]
 800b338:	009b      	lsls	r3, r3, #2
 800b33a:	4413      	add	r3, r2
 800b33c:	881b      	ldrh	r3, [r3, #0]
 800b33e:	b29b      	uxth	r3, r3
 800b340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b344:	2b00      	cmp	r3, #0
 800b346:	f000 823e 	beq.w	800b7c6 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b34a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b34e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800b352:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b356:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800b35a:	6812      	ldr	r2, [r2, #0]
 800b35c:	601a      	str	r2, [r3, #0]
 800b35e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b362:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	785b      	ldrb	r3, [r3, #1]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	f040 809a 	bne.w	800b4a4 <USB_EPStartXfer+0x34c>
 800b370:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b374:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b378:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b37c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800b380:	6812      	ldr	r2, [r2, #0]
 800b382:	601a      	str	r2, [r3, #0]
 800b384:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b388:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b392:	b29b      	uxth	r3, r3
 800b394:	4619      	mov	r1, r3
 800b396:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b39a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b39e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b3a2:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 800b3a6:	6812      	ldr	r2, [r2, #0]
 800b3a8:	440a      	add	r2, r1
 800b3aa:	601a      	str	r2, [r3, #0]
 800b3ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b3b0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	781b      	ldrb	r3, [r3, #0]
 800b3b8:	011a      	lsls	r2, r3, #4
 800b3ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b3be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800b3ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b3ce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b3d2:	601a      	str	r2, [r3, #0]
 800b3d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	d122      	bne.n	800b422 <USB_EPStartXfer+0x2ca>
 800b3dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b3e0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	881b      	ldrh	r3, [r3, #0]
 800b3e8:	b29b      	uxth	r3, r3
 800b3ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b3ee:	b29a      	uxth	r2, r3
 800b3f0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b3f4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	801a      	strh	r2, [r3, #0]
 800b3fc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b400:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	881b      	ldrh	r3, [r3, #0]
 800b408:	b29b      	uxth	r3, r3
 800b40a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b40e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b412:	b29a      	uxth	r2, r3
 800b414:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b418:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	801a      	strh	r2, [r3, #0]
 800b420:	e079      	b.n	800b516 <USB_EPStartXfer+0x3be>
 800b422:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b426:	2b3e      	cmp	r3, #62	; 0x3e
 800b428:	d81b      	bhi.n	800b462 <USB_EPStartXfer+0x30a>
 800b42a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b42e:	085b      	lsrs	r3, r3, #1
 800b430:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b434:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b438:	f003 0301 	and.w	r3, r3, #1
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d004      	beq.n	800b44a <USB_EPStartXfer+0x2f2>
 800b440:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b444:	3301      	adds	r3, #1
 800b446:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b44a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b44e:	b29b      	uxth	r3, r3
 800b450:	029b      	lsls	r3, r3, #10
 800b452:	b29a      	uxth	r2, r3
 800b454:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b458:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	801a      	strh	r2, [r3, #0]
 800b460:	e059      	b.n	800b516 <USB_EPStartXfer+0x3be>
 800b462:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b466:	095b      	lsrs	r3, r3, #5
 800b468:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b46c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b470:	f003 031f 	and.w	r3, r3, #31
 800b474:	2b00      	cmp	r3, #0
 800b476:	d104      	bne.n	800b482 <USB_EPStartXfer+0x32a>
 800b478:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b47c:	3b01      	subs	r3, #1
 800b47e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800b482:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800b486:	b29b      	uxth	r3, r3
 800b488:	029b      	lsls	r3, r3, #10
 800b48a:	b29b      	uxth	r3, r3
 800b48c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b490:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b494:	b29a      	uxth	r2, r3
 800b496:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b49a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	801a      	strh	r2, [r3, #0]
 800b4a2:	e038      	b.n	800b516 <USB_EPStartXfer+0x3be>
 800b4a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	785b      	ldrb	r3, [r3, #1]
 800b4b0:	2b01      	cmp	r3, #1
 800b4b2:	d130      	bne.n	800b516 <USB_EPStartXfer+0x3be>
 800b4b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b4c2:	b29b      	uxth	r3, r3
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4ca:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800b4ce:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b4d2:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 800b4d6:	6812      	ldr	r2, [r2, #0]
 800b4d8:	440a      	add	r2, r1
 800b4da:	601a      	str	r2, [r3, #0]
 800b4dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	781b      	ldrb	r3, [r3, #0]
 800b4e8:	011a      	lsls	r2, r3, #4
 800b4ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4ee:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	4413      	add	r3, r2
 800b4f6:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 800b4fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b4fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b502:	601a      	str	r2, [r3, #0]
 800b504:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b508:	b29a      	uxth	r2, r3
 800b50a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b50e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b516:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b51a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	895b      	ldrh	r3, [r3, #10]
 800b522:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b526:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b52a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	6959      	ldr	r1, [r3, #20]
 800b532:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b536:	b29b      	uxth	r3, r3
 800b538:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b53c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b540:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b544:	6800      	ldr	r0, [r0, #0]
 800b546:	f001 fd68 	bl	800d01a <USB_WritePMA>
            ep->xfer_buff += len;
 800b54a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b54e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	695a      	ldr	r2, [r3, #20]
 800b556:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b55a:	441a      	add	r2, r3
 800b55c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b560:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b568:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b56c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	6a1a      	ldr	r2, [r3, #32]
 800b574:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b578:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	691b      	ldr	r3, [r3, #16]
 800b580:	429a      	cmp	r2, r3
 800b582:	d90f      	bls.n	800b5a4 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 800b584:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b588:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	6a1a      	ldr	r2, [r3, #32]
 800b590:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b594:	1ad2      	subs	r2, r2, r3
 800b596:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b59a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	621a      	str	r2, [r3, #32]
 800b5a2:	e00e      	b.n	800b5c2 <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 800b5a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b5ac:	681b      	ldr	r3, [r3, #0]
 800b5ae:	6a1b      	ldr	r3, [r3, #32]
 800b5b0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800b5b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b5c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	785b      	ldrb	r3, [r3, #1]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	f040 809a 	bne.w	800b708 <USB_EPStartXfer+0x5b0>
 800b5d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5d8:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800b5dc:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b5e0:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800b5e4:	6812      	ldr	r2, [r2, #0]
 800b5e6:	601a      	str	r2, [r3, #0]
 800b5e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b5f6:	b29b      	uxth	r3, r3
 800b5f8:	4619      	mov	r1, r3
 800b5fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b5fe:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800b602:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b606:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 800b60a:	6812      	ldr	r2, [r2, #0]
 800b60c:	440a      	add	r2, r1
 800b60e:	601a      	str	r2, [r3, #0]
 800b610:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b614:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	011a      	lsls	r2, r3, #4
 800b61e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b622:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	4413      	add	r3, r2
 800b62a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800b62e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b632:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b636:	601a      	str	r2, [r3, #0]
 800b638:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d122      	bne.n	800b686 <USB_EPStartXfer+0x52e>
 800b640:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b644:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	881b      	ldrh	r3, [r3, #0]
 800b64c:	b29b      	uxth	r3, r3
 800b64e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b652:	b29a      	uxth	r2, r3
 800b654:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b658:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	801a      	strh	r2, [r3, #0]
 800b660:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b664:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	881b      	ldrh	r3, [r3, #0]
 800b66c:	b29b      	uxth	r3, r3
 800b66e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b672:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b676:	b29a      	uxth	r2, r3
 800b678:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b67c:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	801a      	strh	r2, [r3, #0]
 800b684:	e083      	b.n	800b78e <USB_EPStartXfer+0x636>
 800b686:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b68a:	2b3e      	cmp	r3, #62	; 0x3e
 800b68c:	d81b      	bhi.n	800b6c6 <USB_EPStartXfer+0x56e>
 800b68e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b692:	085b      	lsrs	r3, r3, #1
 800b694:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b698:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b69c:	f003 0301 	and.w	r3, r3, #1
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d004      	beq.n	800b6ae <USB_EPStartXfer+0x556>
 800b6a4:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b6a8:	3301      	adds	r3, #1
 800b6aa:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b6ae:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b6b2:	b29b      	uxth	r3, r3
 800b6b4:	029b      	lsls	r3, r3, #10
 800b6b6:	b29a      	uxth	r2, r3
 800b6b8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6bc:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	801a      	strh	r2, [r3, #0]
 800b6c4:	e063      	b.n	800b78e <USB_EPStartXfer+0x636>
 800b6c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b6ca:	095b      	lsrs	r3, r3, #5
 800b6cc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b6d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b6d4:	f003 031f 	and.w	r3, r3, #31
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d104      	bne.n	800b6e6 <USB_EPStartXfer+0x58e>
 800b6dc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b6e0:	3b01      	subs	r3, #1
 800b6e2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800b6e6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800b6ea:	b29b      	uxth	r3, r3
 800b6ec:	029b      	lsls	r3, r3, #10
 800b6ee:	b29b      	uxth	r3, r3
 800b6f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b6f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b6f8:	b29a      	uxth	r2, r3
 800b6fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b6fe:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	801a      	strh	r2, [r3, #0]
 800b706:	e042      	b.n	800b78e <USB_EPStartXfer+0x636>
 800b708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b70c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	785b      	ldrb	r3, [r3, #1]
 800b714:	2b01      	cmp	r3, #1
 800b716:	d13a      	bne.n	800b78e <USB_EPStartXfer+0x636>
 800b718:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b71c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800b720:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b724:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800b728:	6812      	ldr	r2, [r2, #0]
 800b72a:	601a      	str	r2, [r3, #0]
 800b72c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b730:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	4619      	mov	r1, r3
 800b73e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b742:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800b746:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800b74a:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800b74e:	6812      	ldr	r2, [r2, #0]
 800b750:	440a      	add	r2, r1
 800b752:	601a      	str	r2, [r3, #0]
 800b754:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b758:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	011a      	lsls	r2, r3, #4
 800b762:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b766:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	4413      	add	r3, r2
 800b76e:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800b772:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b776:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800b77a:	601a      	str	r2, [r3, #0]
 800b77c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b780:	b29a      	uxth	r2, r3
 800b782:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b786:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b78e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b792:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	891b      	ldrh	r3, [r3, #8]
 800b79a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b79e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	6959      	ldr	r1, [r3, #20]
 800b7aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b7ae:	b29b      	uxth	r3, r3
 800b7b0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b7b4:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b7b8:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b7bc:	6800      	ldr	r0, [r0, #0]
 800b7be:	f001 fc2c 	bl	800d01a <USB_WritePMA>
 800b7c2:	f000 be0e 	b.w	800c3e2 <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b7c6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7ca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	785b      	ldrb	r3, [r3, #1]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d16d      	bne.n	800b8b2 <USB_EPStartXfer+0x75a>
 800b7d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7da:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	64bb      	str	r3, [r7, #72]	; 0x48
 800b7e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b7f0:	b29b      	uxth	r3, r3
 800b7f2:	461a      	mov	r2, r3
 800b7f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b7f6:	4413      	add	r3, r2
 800b7f8:	64bb      	str	r3, [r7, #72]	; 0x48
 800b7fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b7fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	781b      	ldrb	r3, [r3, #0]
 800b806:	011a      	lsls	r2, r3, #4
 800b808:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b80a:	4413      	add	r3, r2
 800b80c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b810:	647b      	str	r3, [r7, #68]	; 0x44
 800b812:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b816:	2b00      	cmp	r3, #0
 800b818:	d112      	bne.n	800b840 <USB_EPStartXfer+0x6e8>
 800b81a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b81c:	881b      	ldrh	r3, [r3, #0]
 800b81e:	b29b      	uxth	r3, r3
 800b820:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800b824:	b29a      	uxth	r2, r3
 800b826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b828:	801a      	strh	r2, [r3, #0]
 800b82a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b82c:	881b      	ldrh	r3, [r3, #0]
 800b82e:	b29b      	uxth	r3, r3
 800b830:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b834:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b838:	b29a      	uxth	r2, r3
 800b83a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b83c:	801a      	strh	r2, [r3, #0]
 800b83e:	e063      	b.n	800b908 <USB_EPStartXfer+0x7b0>
 800b840:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b844:	2b3e      	cmp	r3, #62	; 0x3e
 800b846:	d817      	bhi.n	800b878 <USB_EPStartXfer+0x720>
 800b848:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b84c:	085b      	lsrs	r3, r3, #1
 800b84e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b852:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b856:	f003 0301 	and.w	r3, r3, #1
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d004      	beq.n	800b868 <USB_EPStartXfer+0x710>
 800b85e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b862:	3301      	adds	r3, #1
 800b864:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b868:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b86c:	b29b      	uxth	r3, r3
 800b86e:	029b      	lsls	r3, r3, #10
 800b870:	b29a      	uxth	r2, r3
 800b872:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b874:	801a      	strh	r2, [r3, #0]
 800b876:	e047      	b.n	800b908 <USB_EPStartXfer+0x7b0>
 800b878:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b87c:	095b      	lsrs	r3, r3, #5
 800b87e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b882:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b886:	f003 031f 	and.w	r3, r3, #31
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d104      	bne.n	800b898 <USB_EPStartXfer+0x740>
 800b88e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b892:	3b01      	subs	r3, #1
 800b894:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 800b898:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800b89c:	b29b      	uxth	r3, r3
 800b89e:	029b      	lsls	r3, r3, #10
 800b8a0:	b29b      	uxth	r3, r3
 800b8a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8aa:	b29a      	uxth	r2, r3
 800b8ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b8ae:	801a      	strh	r2, [r3, #0]
 800b8b0:	e02a      	b.n	800b908 <USB_EPStartXfer+0x7b0>
 800b8b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	785b      	ldrb	r3, [r3, #1]
 800b8be:	2b01      	cmp	r3, #1
 800b8c0:	d122      	bne.n	800b908 <USB_EPStartXfer+0x7b0>
 800b8c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8c6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	653b      	str	r3, [r7, #80]	; 0x50
 800b8ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8d2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b8dc:	b29b      	uxth	r3, r3
 800b8de:	461a      	mov	r2, r3
 800b8e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8e2:	4413      	add	r3, r2
 800b8e4:	653b      	str	r3, [r7, #80]	; 0x50
 800b8e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b8ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	781b      	ldrb	r3, [r3, #0]
 800b8f2:	011a      	lsls	r2, r3, #4
 800b8f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b8f6:	4413      	add	r3, r2
 800b8f8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b8fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b8fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b902:	b29a      	uxth	r2, r3
 800b904:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b906:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b908:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b90c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	891b      	ldrh	r3, [r3, #8]
 800b914:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b918:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b91c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b920:	681b      	ldr	r3, [r3, #0]
 800b922:	6959      	ldr	r1, [r3, #20]
 800b924:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b928:	b29b      	uxth	r3, r3
 800b92a:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800b92e:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800b932:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800b936:	6800      	ldr	r0, [r0, #0]
 800b938:	f001 fb6f 	bl	800d01a <USB_WritePMA>
            ep->xfer_buff += len;
 800b93c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b940:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	695a      	ldr	r2, [r3, #20]
 800b948:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b94c:	441a      	add	r2, r3
 800b94e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b952:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b95a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b95e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	6a1a      	ldr	r2, [r3, #32]
 800b966:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b96a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	691b      	ldr	r3, [r3, #16]
 800b972:	429a      	cmp	r2, r3
 800b974:	d90f      	bls.n	800b996 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 800b976:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b97a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b97e:	681b      	ldr	r3, [r3, #0]
 800b980:	6a1a      	ldr	r2, [r3, #32]
 800b982:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800b986:	1ad2      	subs	r2, r2, r3
 800b988:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b98c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	621a      	str	r2, [r3, #32]
 800b994:	e00e      	b.n	800b9b4 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 800b996:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b99a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	6a1b      	ldr	r3, [r3, #32]
 800b9a2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 800b9a6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9aa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b9b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9b8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	643b      	str	r3, [r7, #64]	; 0x40
 800b9c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	785b      	ldrb	r3, [r3, #1]
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d16d      	bne.n	800baac <USB_EPStartXfer+0x954>
 800b9d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9d4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	63bb      	str	r3, [r7, #56]	; 0x38
 800b9dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9e0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9ea:	b29b      	uxth	r3, r3
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b9f0:	4413      	add	r3, r2
 800b9f2:	63bb      	str	r3, [r7, #56]	; 0x38
 800b9f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800b9f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	011a      	lsls	r2, r3, #4
 800ba02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba04:	4413      	add	r3, r2
 800ba06:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ba0a:	637b      	str	r3, [r7, #52]	; 0x34
 800ba0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d112      	bne.n	800ba3a <USB_EPStartXfer+0x8e2>
 800ba14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba16:	881b      	ldrh	r3, [r3, #0]
 800ba18:	b29b      	uxth	r3, r3
 800ba1a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800ba1e:	b29a      	uxth	r2, r3
 800ba20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba22:	801a      	strh	r2, [r3, #0]
 800ba24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba26:	881b      	ldrh	r3, [r3, #0]
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba32:	b29a      	uxth	r2, r3
 800ba34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba36:	801a      	strh	r2, [r3, #0]
 800ba38:	e05d      	b.n	800baf6 <USB_EPStartXfer+0x99e>
 800ba3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba3e:	2b3e      	cmp	r3, #62	; 0x3e
 800ba40:	d817      	bhi.n	800ba72 <USB_EPStartXfer+0x91a>
 800ba42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba46:	085b      	lsrs	r3, r3, #1
 800ba48:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ba4c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba50:	f003 0301 	and.w	r3, r3, #1
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d004      	beq.n	800ba62 <USB_EPStartXfer+0x90a>
 800ba58:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ba5c:	3301      	adds	r3, #1
 800ba5e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ba62:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ba66:	b29b      	uxth	r3, r3
 800ba68:	029b      	lsls	r3, r3, #10
 800ba6a:	b29a      	uxth	r2, r3
 800ba6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ba6e:	801a      	strh	r2, [r3, #0]
 800ba70:	e041      	b.n	800baf6 <USB_EPStartXfer+0x99e>
 800ba72:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba76:	095b      	lsrs	r3, r3, #5
 800ba78:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ba7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ba80:	f003 031f 	and.w	r3, r3, #31
 800ba84:	2b00      	cmp	r3, #0
 800ba86:	d104      	bne.n	800ba92 <USB_EPStartXfer+0x93a>
 800ba88:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ba8c:	3b01      	subs	r3, #1
 800ba8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800ba92:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800ba96:	b29b      	uxth	r3, r3
 800ba98:	029b      	lsls	r3, r3, #10
 800ba9a:	b29b      	uxth	r3, r3
 800ba9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800baa0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800baa4:	b29a      	uxth	r2, r3
 800baa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800baa8:	801a      	strh	r2, [r3, #0]
 800baaa:	e024      	b.n	800baf6 <USB_EPStartXfer+0x99e>
 800baac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bab0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	785b      	ldrb	r3, [r3, #1]
 800bab8:	2b01      	cmp	r3, #1
 800baba:	d11c      	bne.n	800baf6 <USB_EPStartXfer+0x99e>
 800babc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bac0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bac4:	681b      	ldr	r3, [r3, #0]
 800bac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800baca:	b29b      	uxth	r3, r3
 800bacc:	461a      	mov	r2, r3
 800bace:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bad0:	4413      	add	r3, r2
 800bad2:	643b      	str	r3, [r7, #64]	; 0x40
 800bad4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bad8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	781b      	ldrb	r3, [r3, #0]
 800bae0:	011a      	lsls	r2, r3, #4
 800bae2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bae4:	4413      	add	r3, r2
 800bae6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800baea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800baec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800baf0:	b29a      	uxth	r2, r3
 800baf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800baf4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800baf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bafa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	895b      	ldrh	r3, [r3, #10]
 800bb02:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb06:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb0a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	6959      	ldr	r1, [r3, #20]
 800bb12:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb16:	b29b      	uxth	r3, r3
 800bb18:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800bb1c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800bb20:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800bb24:	6800      	ldr	r0, [r0, #0]
 800bb26:	f001 fa78 	bl	800d01a <USB_WritePMA>
 800bb2a:	f000 bc5a 	b.w	800c3e2 <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bb2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	6a1b      	ldr	r3, [r3, #32]
 800bb3a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800bb3e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb42:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bb46:	681a      	ldr	r2, [r3, #0]
 800bb48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	781b      	ldrb	r3, [r3, #0]
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	4413      	add	r3, r2
 800bb58:	881b      	ldrh	r3, [r3, #0]
 800bb5a:	b29b      	uxth	r3, r3
 800bb5c:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800bb60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb64:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800bb68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb6c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bb70:	681a      	ldr	r2, [r3, #0]
 800bb72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb76:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	781b      	ldrb	r3, [r3, #0]
 800bb7e:	009b      	lsls	r3, r3, #2
 800bb80:	441a      	add	r2, r3
 800bb82:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800bb86:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bb8a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bb8e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bb92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb96:	b29b      	uxth	r3, r3
 800bb98:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bb9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bb9e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bba6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bbaa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbb4:	b29b      	uxth	r3, r3
 800bbb6:	461a      	mov	r2, r3
 800bbb8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbba:	4413      	add	r3, r2
 800bbbc:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bbbe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bbc2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	781b      	ldrb	r3, [r3, #0]
 800bbca:	011a      	lsls	r2, r3, #4
 800bbcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bbce:	4413      	add	r3, r2
 800bbd0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bbd4:	65bb      	str	r3, [r7, #88]	; 0x58
 800bbd6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbda:	b29a      	uxth	r2, r3
 800bbdc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bbde:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bbe0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bbe4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	891b      	ldrh	r3, [r3, #8]
 800bbec:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bbf0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bbf4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	6959      	ldr	r1, [r3, #20]
 800bbfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc00:	b29b      	uxth	r3, r3
 800bc02:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800bc06:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800bc0a:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800bc0e:	6800      	ldr	r0, [r0, #0]
 800bc10:	f001 fa03 	bl	800d01a <USB_WritePMA>
 800bc14:	e3e5      	b.n	800c3e2 <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 800bc16:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc1a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc1e:	681a      	ldr	r2, [r3, #0]
 800bc20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	781b      	ldrb	r3, [r3, #0]
 800bc2c:	009b      	lsls	r3, r3, #2
 800bc2e:	4413      	add	r3, r2
 800bc30:	881b      	ldrh	r3, [r3, #0]
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800bc38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc3c:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 800bc40:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc44:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc4e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	009b      	lsls	r3, r3, #2
 800bc58:	441a      	add	r2, r3
 800bc5a:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 800bc5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800bc62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800bc66:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800bc6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc6e:	b29b      	uxth	r3, r3
 800bc70:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bc72:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc76:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	6a1a      	ldr	r2, [r3, #32]
 800bc7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bc82:	1ad2      	subs	r2, r2, r3
 800bc84:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc88:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bc90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc94:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bc98:	681a      	ldr	r2, [r3, #0]
 800bc9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bc9e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	781b      	ldrb	r3, [r3, #0]
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	4413      	add	r3, r2
 800bcaa:	881b      	ldrh	r3, [r3, #0]
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f000 81bc 	beq.w	800c030 <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bcb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bcc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	785b      	ldrb	r3, [r3, #1]
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d16d      	bne.n	800bdb2 <USB_EPStartXfer+0xc5a>
 800bcd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcda:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	67bb      	str	r3, [r7, #120]	; 0x78
 800bce2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bce6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bcf0:	b29b      	uxth	r3, r3
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bcf6:	4413      	add	r3, r2
 800bcf8:	67bb      	str	r3, [r7, #120]	; 0x78
 800bcfa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bcfe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	781b      	ldrb	r3, [r3, #0]
 800bd06:	011a      	lsls	r2, r3, #4
 800bd08:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800bd0a:	4413      	add	r3, r2
 800bd0c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bd10:	677b      	str	r3, [r7, #116]	; 0x74
 800bd12:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d112      	bne.n	800bd40 <USB_EPStartXfer+0xbe8>
 800bd1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd1c:	881b      	ldrh	r3, [r3, #0]
 800bd1e:	b29b      	uxth	r3, r3
 800bd20:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bd24:	b29a      	uxth	r2, r3
 800bd26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd28:	801a      	strh	r2, [r3, #0]
 800bd2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd2c:	881b      	ldrh	r3, [r3, #0]
 800bd2e:	b29b      	uxth	r3, r3
 800bd30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd38:	b29a      	uxth	r2, r3
 800bd3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd3c:	801a      	strh	r2, [r3, #0]
 800bd3e:	e060      	b.n	800be02 <USB_EPStartXfer+0xcaa>
 800bd40:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd44:	2b3e      	cmp	r3, #62	; 0x3e
 800bd46:	d817      	bhi.n	800bd78 <USB_EPStartXfer+0xc20>
 800bd48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd4c:	085b      	lsrs	r3, r3, #1
 800bd4e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd52:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd56:	f003 0301 	and.w	r3, r3, #1
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d004      	beq.n	800bd68 <USB_EPStartXfer+0xc10>
 800bd5e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd62:	3301      	adds	r3, #1
 800bd64:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd68:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd6c:	b29b      	uxth	r3, r3
 800bd6e:	029b      	lsls	r3, r3, #10
 800bd70:	b29a      	uxth	r2, r3
 800bd72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bd74:	801a      	strh	r2, [r3, #0]
 800bd76:	e044      	b.n	800be02 <USB_EPStartXfer+0xcaa>
 800bd78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd7c:	095b      	lsrs	r3, r3, #5
 800bd7e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd82:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bd86:	f003 031f 	and.w	r3, r3, #31
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d104      	bne.n	800bd98 <USB_EPStartXfer+0xc40>
 800bd8e:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd92:	3b01      	subs	r3, #1
 800bd94:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800bd98:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd9c:	b29b      	uxth	r3, r3
 800bd9e:	029b      	lsls	r3, r3, #10
 800bda0:	b29b      	uxth	r3, r3
 800bda2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bda6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdaa:	b29a      	uxth	r2, r3
 800bdac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bdae:	801a      	strh	r2, [r3, #0]
 800bdb0:	e027      	b.n	800be02 <USB_EPStartXfer+0xcaa>
 800bdb2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdb6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	785b      	ldrb	r3, [r3, #1]
 800bdbe:	2b01      	cmp	r3, #1
 800bdc0:	d11f      	bne.n	800be02 <USB_EPStartXfer+0xcaa>
 800bdc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bdc6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bdd8:	4413      	add	r3, r2
 800bdda:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bdde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bde2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	781b      	ldrb	r3, [r3, #0]
 800bdea:	011a      	lsls	r2, r3, #4
 800bdec:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800bdf0:	4413      	add	r3, r2
 800bdf2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bdf6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bdf8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bdfc:	b29a      	uxth	r2, r3
 800bdfe:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800be00:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800be02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be06:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	895b      	ldrh	r3, [r3, #10]
 800be0e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	6959      	ldr	r1, [r3, #20]
 800be1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be22:	b29b      	uxth	r3, r3
 800be24:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800be28:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800be2c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800be30:	6800      	ldr	r0, [r0, #0]
 800be32:	f001 f8f2 	bl	800d01a <USB_WritePMA>
          ep->xfer_buff += len;
 800be36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	695a      	ldr	r2, [r3, #20]
 800be42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be46:	441a      	add	r2, r3
 800be48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800be54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be58:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	6a1a      	ldr	r2, [r3, #32]
 800be60:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be64:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	691b      	ldr	r3, [r3, #16]
 800be6c:	429a      	cmp	r2, r3
 800be6e:	d90f      	bls.n	800be90 <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800be70:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be74:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	6a1a      	ldr	r2, [r3, #32]
 800be7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800be80:	1ad2      	subs	r2, r2, r3
 800be82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	621a      	str	r2, [r3, #32]
 800be8e:	e00e      	b.n	800beae <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 800be90:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800be94:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	6a1b      	ldr	r3, [r3, #32]
 800be9c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800bea0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bea4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	2200      	movs	r2, #0
 800beac:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800beae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	f000 8295 	beq.w	800c3e2 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800beb8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bebc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	785b      	ldrb	r3, [r3, #1]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d16d      	bne.n	800bfa4 <USB_EPStartXfer+0xe4c>
 800bec8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800becc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	66bb      	str	r3, [r7, #104]	; 0x68
 800bed4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bed8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bee2:	b29b      	uxth	r3, r3
 800bee4:	461a      	mov	r2, r3
 800bee6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800bee8:	4413      	add	r3, r2
 800beea:	66bb      	str	r3, [r7, #104]	; 0x68
 800beec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bef0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	781b      	ldrb	r3, [r3, #0]
 800bef8:	011a      	lsls	r2, r3, #4
 800befa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800befc:	4413      	add	r3, r2
 800befe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bf02:	667b      	str	r3, [r7, #100]	; 0x64
 800bf04:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d112      	bne.n	800bf32 <USB_EPStartXfer+0xdda>
 800bf0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf0e:	881b      	ldrh	r3, [r3, #0]
 800bf10:	b29b      	uxth	r3, r3
 800bf12:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800bf16:	b29a      	uxth	r2, r3
 800bf18:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf1a:	801a      	strh	r2, [r3, #0]
 800bf1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf1e:	881b      	ldrh	r3, [r3, #0]
 800bf20:	b29b      	uxth	r3, r3
 800bf22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf2a:	b29a      	uxth	r2, r3
 800bf2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf2e:	801a      	strh	r2, [r3, #0]
 800bf30:	e063      	b.n	800bffa <USB_EPStartXfer+0xea2>
 800bf32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf36:	2b3e      	cmp	r3, #62	; 0x3e
 800bf38:	d817      	bhi.n	800bf6a <USB_EPStartXfer+0xe12>
 800bf3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf3e:	085b      	lsrs	r3, r3, #1
 800bf40:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bf44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf48:	f003 0301 	and.w	r3, r3, #1
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d004      	beq.n	800bf5a <USB_EPStartXfer+0xe02>
 800bf50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf54:	3301      	adds	r3, #1
 800bf56:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bf5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf5e:	b29b      	uxth	r3, r3
 800bf60:	029b      	lsls	r3, r3, #10
 800bf62:	b29a      	uxth	r2, r3
 800bf64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bf66:	801a      	strh	r2, [r3, #0]
 800bf68:	e047      	b.n	800bffa <USB_EPStartXfer+0xea2>
 800bf6a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf6e:	095b      	lsrs	r3, r3, #5
 800bf70:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bf74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bf78:	f003 031f 	and.w	r3, r3, #31
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d104      	bne.n	800bf8a <USB_EPStartXfer+0xe32>
 800bf80:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf84:	3b01      	subs	r3, #1
 800bf86:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800bf8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800bf8e:	b29b      	uxth	r3, r3
 800bf90:	029b      	lsls	r3, r3, #10
 800bf92:	b29b      	uxth	r3, r3
 800bf94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bf98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bf9c:	b29a      	uxth	r2, r3
 800bf9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800bfa0:	801a      	strh	r2, [r3, #0]
 800bfa2:	e02a      	b.n	800bffa <USB_EPStartXfer+0xea2>
 800bfa4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bfa8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	785b      	ldrb	r3, [r3, #1]
 800bfb0:	2b01      	cmp	r3, #1
 800bfb2:	d122      	bne.n	800bffa <USB_EPStartXfer+0xea2>
 800bfb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bfb8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	673b      	str	r3, [r7, #112]	; 0x70
 800bfc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bfc4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bfce:	b29b      	uxth	r3, r3
 800bfd0:	461a      	mov	r2, r3
 800bfd2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bfd4:	4413      	add	r3, r2
 800bfd6:	673b      	str	r3, [r7, #112]	; 0x70
 800bfd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bfdc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	781b      	ldrb	r3, [r3, #0]
 800bfe4:	011a      	lsls	r2, r3, #4
 800bfe6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800bfe8:	4413      	add	r3, r2
 800bfea:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bfee:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bff0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bff4:	b29a      	uxth	r2, r3
 800bff6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bff8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bffa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800bffe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	891b      	ldrh	r3, [r3, #8]
 800c006:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c00a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c00e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	6959      	ldr	r1, [r3, #20]
 800c016:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800c020:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800c024:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800c028:	6800      	ldr	r0, [r0, #0]
 800c02a:	f000 fff6 	bl	800d01a <USB_WritePMA>
 800c02e:	e1d8      	b.n	800c3e2 <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c030:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c034:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	785b      	ldrb	r3, [r3, #1]
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d178      	bne.n	800c132 <USB_EPStartXfer+0xfda>
 800c040:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c044:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c04e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c052:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c05c:	b29b      	uxth	r3, r3
 800c05e:	461a      	mov	r2, r3
 800c060:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c064:	4413      	add	r3, r2
 800c066:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c06a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c06e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	781b      	ldrb	r3, [r3, #0]
 800c076:	011a      	lsls	r2, r3, #4
 800c078:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c07c:	4413      	add	r3, r2
 800c07e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c082:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c086:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	d116      	bne.n	800c0bc <USB_EPStartXfer+0xf64>
 800c08e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c092:	881b      	ldrh	r3, [r3, #0]
 800c094:	b29b      	uxth	r3, r3
 800c096:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c09a:	b29a      	uxth	r2, r3
 800c09c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0a0:	801a      	strh	r2, [r3, #0]
 800c0a2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0a6:	881b      	ldrh	r3, [r3, #0]
 800c0a8:	b29b      	uxth	r3, r3
 800c0aa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c0ae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c0b2:	b29a      	uxth	r2, r3
 800c0b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0b8:	801a      	strh	r2, [r3, #0]
 800c0ba:	e06b      	b.n	800c194 <USB_EPStartXfer+0x103c>
 800c0bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0c0:	2b3e      	cmp	r3, #62	; 0x3e
 800c0c2:	d818      	bhi.n	800c0f6 <USB_EPStartXfer+0xf9e>
 800c0c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0c8:	085b      	lsrs	r3, r3, #1
 800c0ca:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c0ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0d2:	f003 0301 	and.w	r3, r3, #1
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d004      	beq.n	800c0e4 <USB_EPStartXfer+0xf8c>
 800c0da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c0de:	3301      	adds	r3, #1
 800c0e0:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c0e4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c0e8:	b29b      	uxth	r3, r3
 800c0ea:	029b      	lsls	r3, r3, #10
 800c0ec:	b29a      	uxth	r2, r3
 800c0ee:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c0f2:	801a      	strh	r2, [r3, #0]
 800c0f4:	e04e      	b.n	800c194 <USB_EPStartXfer+0x103c>
 800c0f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c0fa:	095b      	lsrs	r3, r3, #5
 800c0fc:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c100:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c104:	f003 031f 	and.w	r3, r3, #31
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d104      	bne.n	800c116 <USB_EPStartXfer+0xfbe>
 800c10c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c110:	3b01      	subs	r3, #1
 800c112:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800c116:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800c11a:	b29b      	uxth	r3, r3
 800c11c:	029b      	lsls	r3, r3, #10
 800c11e:	b29b      	uxth	r3, r3
 800c120:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c124:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c128:	b29a      	uxth	r2, r3
 800c12a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c12e:	801a      	strh	r2, [r3, #0]
 800c130:	e030      	b.n	800c194 <USB_EPStartXfer+0x103c>
 800c132:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c136:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	785b      	ldrb	r3, [r3, #1]
 800c13e:	2b01      	cmp	r3, #1
 800c140:	d128      	bne.n	800c194 <USB_EPStartXfer+0x103c>
 800c142:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c146:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c150:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c154:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c15e:	b29b      	uxth	r3, r3
 800c160:	461a      	mov	r2, r3
 800c162:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c166:	4413      	add	r3, r2
 800c168:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c16c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c170:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	781b      	ldrb	r3, [r3, #0]
 800c178:	011a      	lsls	r2, r3, #4
 800c17a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800c17e:	4413      	add	r3, r2
 800c180:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c184:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800c188:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c18c:	b29a      	uxth	r2, r3
 800c18e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c192:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c194:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c198:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	891b      	ldrh	r3, [r3, #8]
 800c1a0:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c1a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c1a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	6959      	ldr	r1, [r3, #20]
 800c1b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c1b4:	b29b      	uxth	r3, r3
 800c1b6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800c1ba:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800c1be:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800c1c2:	6800      	ldr	r0, [r0, #0]
 800c1c4:	f000 ff29 	bl	800d01a <USB_WritePMA>
          ep->xfer_buff += len;
 800c1c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c1cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	695a      	ldr	r2, [r3, #20]
 800c1d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c1d8:	441a      	add	r2, r3
 800c1da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c1de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c1e2:	681b      	ldr	r3, [r3, #0]
 800c1e4:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 800c1e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c1ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	6a1a      	ldr	r2, [r3, #32]
 800c1f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c1f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	691b      	ldr	r3, [r3, #16]
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d90f      	bls.n	800c222 <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800c202:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c206:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	6a1a      	ldr	r2, [r3, #32]
 800c20e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c212:	1ad2      	subs	r2, r2, r3
 800c214:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c218:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	621a      	str	r2, [r3, #32]
 800c220:	e00e      	b.n	800c240 <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800c222:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c226:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	6a1b      	ldr	r3, [r3, #32]
 800c22e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800c232:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c236:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	2200      	movs	r2, #0
 800c23e:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800c240:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c244:	2b00      	cmp	r3, #0
 800c246:	f000 80cc 	beq.w	800c3e2 <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c24a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c24e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c258:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c25c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	785b      	ldrb	r3, [r3, #1]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d178      	bne.n	800c35a <USB_EPStartXfer+0x1202>
 800c268:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c26c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c276:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c27a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c284:	b29b      	uxth	r3, r3
 800c286:	461a      	mov	r2, r3
 800c288:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c28c:	4413      	add	r3, r2
 800c28e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800c292:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c296:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	011a      	lsls	r2, r3, #4
 800c2a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c2a4:	4413      	add	r3, r2
 800c2a6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c2aa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c2ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	d116      	bne.n	800c2e4 <USB_EPStartXfer+0x118c>
 800c2b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c2ba:	881b      	ldrh	r3, [r3, #0]
 800c2bc:	b29b      	uxth	r3, r3
 800c2be:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c2c2:	b29a      	uxth	r2, r3
 800c2c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c2c8:	801a      	strh	r2, [r3, #0]
 800c2ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c2ce:	881b      	ldrh	r3, [r3, #0]
 800c2d0:	b29b      	uxth	r3, r3
 800c2d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c2d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c2da:	b29a      	uxth	r2, r3
 800c2dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c2e0:	801a      	strh	r2, [r3, #0]
 800c2e2:	e064      	b.n	800c3ae <USB_EPStartXfer+0x1256>
 800c2e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2e8:	2b3e      	cmp	r3, #62	; 0x3e
 800c2ea:	d818      	bhi.n	800c31e <USB_EPStartXfer+0x11c6>
 800c2ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2f0:	085b      	lsrs	r3, r3, #1
 800c2f2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c2f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c2fa:	f003 0301 	and.w	r3, r3, #1
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d004      	beq.n	800c30c <USB_EPStartXfer+0x11b4>
 800c302:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c306:	3301      	adds	r3, #1
 800c308:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c30c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c310:	b29b      	uxth	r3, r3
 800c312:	029b      	lsls	r3, r3, #10
 800c314:	b29a      	uxth	r2, r3
 800c316:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c31a:	801a      	strh	r2, [r3, #0]
 800c31c:	e047      	b.n	800c3ae <USB_EPStartXfer+0x1256>
 800c31e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c322:	095b      	lsrs	r3, r3, #5
 800c324:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c328:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c32c:	f003 031f 	and.w	r3, r3, #31
 800c330:	2b00      	cmp	r3, #0
 800c332:	d104      	bne.n	800c33e <USB_EPStartXfer+0x11e6>
 800c334:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c338:	3b01      	subs	r3, #1
 800c33a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800c33e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800c342:	b29b      	uxth	r3, r3
 800c344:	029b      	lsls	r3, r3, #10
 800c346:	b29b      	uxth	r3, r3
 800c348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c34c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c350:	b29a      	uxth	r2, r3
 800c352:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c356:	801a      	strh	r2, [r3, #0]
 800c358:	e029      	b.n	800c3ae <USB_EPStartXfer+0x1256>
 800c35a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c35e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	785b      	ldrb	r3, [r3, #1]
 800c366:	2b01      	cmp	r3, #1
 800c368:	d121      	bne.n	800c3ae <USB_EPStartXfer+0x1256>
 800c36a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c36e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c378:	b29b      	uxth	r3, r3
 800c37a:	461a      	mov	r2, r3
 800c37c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c380:	4413      	add	r3, r2
 800c382:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c386:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c38a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	781b      	ldrb	r3, [r3, #0]
 800c392:	011a      	lsls	r2, r3, #4
 800c394:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c398:	4413      	add	r3, r2
 800c39a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c39e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c3a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c3a6:	b29a      	uxth	r2, r3
 800c3a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c3ac:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c3ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	895b      	ldrh	r3, [r3, #10]
 800c3ba:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c3be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	6959      	ldr	r1, [r3, #20]
 800c3ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c3ce:	b29b      	uxth	r3, r3
 800c3d0:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800c3d4:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800c3d8:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800c3dc:	6800      	ldr	r0, [r0, #0]
 800c3de:	f000 fe1c 	bl	800d01a <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c3e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3e6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c3ea:	681a      	ldr	r2, [r3, #0]
 800c3ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c3f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	781b      	ldrb	r3, [r3, #0]
 800c3f8:	009b      	lsls	r3, r3, #2
 800c3fa:	4413      	add	r3, r2
 800c3fc:	881b      	ldrh	r3, [r3, #0]
 800c3fe:	b29b      	uxth	r3, r3
 800c400:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c404:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800c408:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c40c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c410:	8013      	strh	r3, [r2, #0]
 800c412:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c416:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800c41a:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c41e:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800c422:	8812      	ldrh	r2, [r2, #0]
 800c424:	f082 0210 	eor.w	r2, r2, #16
 800c428:	801a      	strh	r2, [r3, #0]
 800c42a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c42e:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800c432:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800c436:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800c43a:	8812      	ldrh	r2, [r2, #0]
 800c43c:	f082 0220 	eor.w	r2, r2, #32
 800c440:	801a      	strh	r2, [r3, #0]
 800c442:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c446:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c44a:	681a      	ldr	r2, [r3, #0]
 800c44c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c450:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	781b      	ldrb	r3, [r3, #0]
 800c458:	009b      	lsls	r3, r3, #2
 800c45a:	441a      	add	r2, r3
 800c45c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c460:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800c464:	881b      	ldrh	r3, [r3, #0]
 800c466:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c46a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c46e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c472:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c476:	b29b      	uxth	r3, r3
 800c478:	8013      	strh	r3, [r2, #0]
 800c47a:	f000 bc9f 	b.w	800cdbc <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c47e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c482:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c486:	681b      	ldr	r3, [r3, #0]
 800c488:	7b1b      	ldrb	r3, [r3, #12]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	f040 80ae 	bne.w	800c5ec <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c490:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c494:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	699a      	ldr	r2, [r3, #24]
 800c49c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c4a4:	681b      	ldr	r3, [r3, #0]
 800c4a6:	691b      	ldr	r3, [r3, #16]
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	d917      	bls.n	800c4dc <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 800c4ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4b0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	691b      	ldr	r3, [r3, #16]
 800c4b8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 800c4bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	699a      	ldr	r2, [r3, #24]
 800c4c8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c4cc:	1ad2      	subs	r2, r2, r3
 800c4ce:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4d2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	619a      	str	r2, [r3, #24]
 800c4da:	e00e      	b.n	800c4fa <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 800c4dc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4e0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	699b      	ldr	r3, [r3, #24]
 800c4e8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 800c4ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c4fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c4fe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c508:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c50c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c516:	b29b      	uxth	r3, r3
 800c518:	461a      	mov	r2, r3
 800c51a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c51e:	4413      	add	r3, r2
 800c520:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c524:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c528:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	011a      	lsls	r2, r3, #4
 800c532:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c536:	4413      	add	r3, r2
 800c538:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c53c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c540:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c544:	2b00      	cmp	r3, #0
 800c546:	d116      	bne.n	800c576 <USB_EPStartXfer+0x141e>
 800c548:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c54c:	881b      	ldrh	r3, [r3, #0]
 800c54e:	b29b      	uxth	r3, r3
 800c550:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c554:	b29a      	uxth	r2, r3
 800c556:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c55a:	801a      	strh	r2, [r3, #0]
 800c55c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c560:	881b      	ldrh	r3, [r3, #0]
 800c562:	b29b      	uxth	r3, r3
 800c564:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c568:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c56c:	b29a      	uxth	r2, r3
 800c56e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c572:	801a      	strh	r2, [r3, #0]
 800c574:	e3e8      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
 800c576:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c57a:	2b3e      	cmp	r3, #62	; 0x3e
 800c57c:	d818      	bhi.n	800c5b0 <USB_EPStartXfer+0x1458>
 800c57e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c582:	085b      	lsrs	r3, r3, #1
 800c584:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c588:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c58c:	f003 0301 	and.w	r3, r3, #1
 800c590:	2b00      	cmp	r3, #0
 800c592:	d004      	beq.n	800c59e <USB_EPStartXfer+0x1446>
 800c594:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c598:	3301      	adds	r3, #1
 800c59a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c59e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c5a2:	b29b      	uxth	r3, r3
 800c5a4:	029b      	lsls	r3, r3, #10
 800c5a6:	b29a      	uxth	r2, r3
 800c5a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c5ac:	801a      	strh	r2, [r3, #0]
 800c5ae:	e3cb      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
 800c5b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c5b4:	095b      	lsrs	r3, r3, #5
 800c5b6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c5ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800c5be:	f003 031f 	and.w	r3, r3, #31
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d104      	bne.n	800c5d0 <USB_EPStartXfer+0x1478>
 800c5c6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c5ca:	3b01      	subs	r3, #1
 800c5cc:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 800c5d0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c5d4:	b29b      	uxth	r3, r3
 800c5d6:	029b      	lsls	r3, r3, #10
 800c5d8:	b29b      	uxth	r3, r3
 800c5da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c5de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c5e2:	b29a      	uxth	r2, r3
 800c5e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c5e8:	801a      	strh	r2, [r3, #0]
 800c5ea:	e3ad      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c5ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c5f0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	78db      	ldrb	r3, [r3, #3]
 800c5f8:	2b02      	cmp	r3, #2
 800c5fa:	f040 8200 	bne.w	800c9fe <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c5fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c602:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	785b      	ldrb	r3, [r3, #1]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	f040 8091 	bne.w	800c732 <USB_EPStartXfer+0x15da>
 800c610:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c614:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c61e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c622:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c62c:	b29b      	uxth	r3, r3
 800c62e:	461a      	mov	r2, r3
 800c630:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c634:	4413      	add	r3, r2
 800c636:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c63a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c63e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	781b      	ldrb	r3, [r3, #0]
 800c646:	011a      	lsls	r2, r3, #4
 800c648:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800c64c:	4413      	add	r3, r2
 800c64e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c652:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c656:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c65a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	691b      	ldr	r3, [r3, #16]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d116      	bne.n	800c694 <USB_EPStartXfer+0x153c>
 800c666:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c66a:	881b      	ldrh	r3, [r3, #0]
 800c66c:	b29b      	uxth	r3, r3
 800c66e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c672:	b29a      	uxth	r2, r3
 800c674:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c678:	801a      	strh	r2, [r3, #0]
 800c67a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c67e:	881b      	ldrh	r3, [r3, #0]
 800c680:	b29b      	uxth	r3, r3
 800c682:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c686:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c68a:	b29a      	uxth	r2, r3
 800c68c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c690:	801a      	strh	r2, [r3, #0]
 800c692:	e083      	b.n	800c79c <USB_EPStartXfer+0x1644>
 800c694:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c698:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c69c:	681b      	ldr	r3, [r3, #0]
 800c69e:	691b      	ldr	r3, [r3, #16]
 800c6a0:	2b3e      	cmp	r3, #62	; 0x3e
 800c6a2:	d820      	bhi.n	800c6e6 <USB_EPStartXfer+0x158e>
 800c6a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c6a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	691b      	ldr	r3, [r3, #16]
 800c6b0:	085b      	lsrs	r3, r3, #1
 800c6b2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c6b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c6ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	f003 0301 	and.w	r3, r3, #1
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d004      	beq.n	800c6d4 <USB_EPStartXfer+0x157c>
 800c6ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c6d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6d8:	b29b      	uxth	r3, r3
 800c6da:	029b      	lsls	r3, r3, #10
 800c6dc:	b29a      	uxth	r2, r3
 800c6de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c6e2:	801a      	strh	r2, [r3, #0]
 800c6e4:	e05a      	b.n	800c79c <USB_EPStartXfer+0x1644>
 800c6e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c6ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	691b      	ldr	r3, [r3, #16]
 800c6f2:	095b      	lsrs	r3, r3, #5
 800c6f4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c6f8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c6fc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	691b      	ldr	r3, [r3, #16]
 800c704:	f003 031f 	and.w	r3, r3, #31
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d104      	bne.n	800c716 <USB_EPStartXfer+0x15be>
 800c70c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c710:	3b01      	subs	r3, #1
 800c712:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800c716:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c71a:	b29b      	uxth	r3, r3
 800c71c:	029b      	lsls	r3, r3, #10
 800c71e:	b29b      	uxth	r3, r3
 800c720:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c724:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c728:	b29a      	uxth	r2, r3
 800c72a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c72e:	801a      	strh	r2, [r3, #0]
 800c730:	e034      	b.n	800c79c <USB_EPStartXfer+0x1644>
 800c732:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c736:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	785b      	ldrb	r3, [r3, #1]
 800c73e:	2b01      	cmp	r3, #1
 800c740:	d12c      	bne.n	800c79c <USB_EPStartXfer+0x1644>
 800c742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c746:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c750:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c754:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c75e:	b29b      	uxth	r3, r3
 800c760:	461a      	mov	r2, r3
 800c762:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c766:	4413      	add	r3, r2
 800c768:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c76c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c770:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	011a      	lsls	r2, r3, #4
 800c77a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c77e:	4413      	add	r3, r2
 800c780:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c784:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c788:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c78c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	691b      	ldr	r3, [r3, #16]
 800c794:	b29a      	uxth	r2, r3
 800c796:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800c79a:	801a      	strh	r2, [r3, #0]
 800c79c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c7aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	785b      	ldrb	r3, [r3, #1]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	f040 8091 	bne.w	800c8de <USB_EPStartXfer+0x1786>
 800c7bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7c0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c7ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7ce:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c7d8:	b29b      	uxth	r3, r3
 800c7da:	461a      	mov	r2, r3
 800c7dc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c7e0:	4413      	add	r3, r2
 800c7e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c7e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c7ea:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	011a      	lsls	r2, r3, #4
 800c7f4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800c7f8:	4413      	add	r3, r2
 800c7fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c7fe:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c802:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c806:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	691b      	ldr	r3, [r3, #16]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d116      	bne.n	800c840 <USB_EPStartXfer+0x16e8>
 800c812:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c816:	881b      	ldrh	r3, [r3, #0]
 800c818:	b29b      	uxth	r3, r3
 800c81a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800c81e:	b29a      	uxth	r2, r3
 800c820:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c824:	801a      	strh	r2, [r3, #0]
 800c826:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c82a:	881b      	ldrh	r3, [r3, #0]
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c832:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c836:	b29a      	uxth	r2, r3
 800c838:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c83c:	801a      	strh	r2, [r3, #0]
 800c83e:	e07c      	b.n	800c93a <USB_EPStartXfer+0x17e2>
 800c840:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c844:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	691b      	ldr	r3, [r3, #16]
 800c84c:	2b3e      	cmp	r3, #62	; 0x3e
 800c84e:	d820      	bhi.n	800c892 <USB_EPStartXfer+0x173a>
 800c850:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c854:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	691b      	ldr	r3, [r3, #16]
 800c85c:	085b      	lsrs	r3, r3, #1
 800c85e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c862:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c866:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	691b      	ldr	r3, [r3, #16]
 800c86e:	f003 0301 	and.w	r3, r3, #1
 800c872:	2b00      	cmp	r3, #0
 800c874:	d004      	beq.n	800c880 <USB_EPStartXfer+0x1728>
 800c876:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c87a:	3301      	adds	r3, #1
 800c87c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c880:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c884:	b29b      	uxth	r3, r3
 800c886:	029b      	lsls	r3, r3, #10
 800c888:	b29a      	uxth	r2, r3
 800c88a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c88e:	801a      	strh	r2, [r3, #0]
 800c890:	e053      	b.n	800c93a <USB_EPStartXfer+0x17e2>
 800c892:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c896:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	691b      	ldr	r3, [r3, #16]
 800c89e:	095b      	lsrs	r3, r3, #5
 800c8a0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c8a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c8a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	691b      	ldr	r3, [r3, #16]
 800c8b0:	f003 031f 	and.w	r3, r3, #31
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d104      	bne.n	800c8c2 <USB_EPStartXfer+0x176a>
 800c8b8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c8bc:	3b01      	subs	r3, #1
 800c8be:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800c8c2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800c8c6:	b29b      	uxth	r3, r3
 800c8c8:	029b      	lsls	r3, r3, #10
 800c8ca:	b29b      	uxth	r3, r3
 800c8cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c8d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c8d4:	b29a      	uxth	r2, r3
 800c8d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c8da:	801a      	strh	r2, [r3, #0]
 800c8dc:	e02d      	b.n	800c93a <USB_EPStartXfer+0x17e2>
 800c8de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c8e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	785b      	ldrb	r3, [r3, #1]
 800c8ea:	2b01      	cmp	r3, #1
 800c8ec:	d125      	bne.n	800c93a <USB_EPStartXfer+0x17e2>
 800c8ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c8f2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8fc:	b29b      	uxth	r3, r3
 800c8fe:	461a      	mov	r2, r3
 800c900:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c904:	4413      	add	r3, r2
 800c906:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c90a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c90e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	011a      	lsls	r2, r3, #4
 800c918:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800c91c:	4413      	add	r3, r2
 800c91e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c922:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c926:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c92a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	691b      	ldr	r3, [r3, #16]
 800c932:	b29a      	uxth	r2, r3
 800c934:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c938:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800c93a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c93e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	69db      	ldr	r3, [r3, #28]
 800c946:	2b00      	cmp	r3, #0
 800c948:	f000 81fe 	beq.w	800cd48 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800c94c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c950:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c954:	681a      	ldr	r2, [r3, #0]
 800c956:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c95a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	009b      	lsls	r3, r3, #2
 800c964:	4413      	add	r3, r2
 800c966:	881b      	ldrh	r3, [r3, #0]
 800c968:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c96c:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c970:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c974:	2b00      	cmp	r3, #0
 800c976:	d005      	beq.n	800c984 <USB_EPStartXfer+0x182c>
 800c978:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c97c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c980:	2b00      	cmp	r3, #0
 800c982:	d10d      	bne.n	800c9a0 <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c984:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c988:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	f040 81db 	bne.w	800cd48 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800c992:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 800c996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c99a:	2b00      	cmp	r3, #0
 800c99c:	f040 81d4 	bne.w	800cd48 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 800c9a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c9a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c9a8:	681a      	ldr	r2, [r3, #0]
 800c9aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c9ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	781b      	ldrb	r3, [r3, #0]
 800c9b6:	009b      	lsls	r3, r3, #2
 800c9b8:	4413      	add	r3, r2
 800c9ba:	881b      	ldrh	r3, [r3, #0]
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c9c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9c6:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 800c9ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c9ce:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800c9d2:	681a      	ldr	r2, [r3, #0]
 800c9d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800c9d8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	009b      	lsls	r3, r3, #2
 800c9e2:	441a      	add	r2, r3
 800c9e4:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 800c9e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c9ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c9f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c9f4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800c9f8:	b29b      	uxth	r3, r3
 800c9fa:	8013      	strh	r3, [r2, #0]
 800c9fc:	e1a4      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800c9fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca02:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	78db      	ldrb	r3, [r3, #3]
 800ca0a:	2b01      	cmp	r3, #1
 800ca0c:	f040 819a 	bne.w	800cd44 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800ca10:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca14:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	699a      	ldr	r2, [r3, #24]
 800ca1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca20:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	691b      	ldr	r3, [r3, #16]
 800ca28:	429a      	cmp	r2, r3
 800ca2a:	d917      	bls.n	800ca5c <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 800ca2c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca30:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca34:	681b      	ldr	r3, [r3, #0]
 800ca36:	691b      	ldr	r3, [r3, #16]
 800ca38:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 800ca3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	699a      	ldr	r2, [r3, #24]
 800ca48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ca4c:	1ad2      	subs	r2, r2, r3
 800ca4e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca52:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	619a      	str	r2, [r3, #24]
 800ca5a:	e00e      	b.n	800ca7a <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 800ca5c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca60:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	699b      	ldr	r3, [r3, #24]
 800ca68:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 800ca6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	2200      	movs	r2, #0
 800ca78:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800ca7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	785b      	ldrb	r3, [r3, #1]
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d178      	bne.n	800cb7c <USB_EPStartXfer+0x1a24>
 800ca8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca8e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ca98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ca9c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800caa6:	b29b      	uxth	r3, r3
 800caa8:	461a      	mov	r2, r3
 800caaa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800caae:	4413      	add	r3, r2
 800cab0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800cab4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cab8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cabc:	681b      	ldr	r3, [r3, #0]
 800cabe:	781b      	ldrb	r3, [r3, #0]
 800cac0:	011a      	lsls	r2, r3, #4
 800cac2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800cac6:	4413      	add	r3, r2
 800cac8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cacc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800cad0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d116      	bne.n	800cb06 <USB_EPStartXfer+0x19ae>
 800cad8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800cadc:	881b      	ldrh	r3, [r3, #0]
 800cade:	b29b      	uxth	r3, r3
 800cae0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800cae4:	b29a      	uxth	r2, r3
 800cae6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800caea:	801a      	strh	r2, [r3, #0]
 800caec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800caf0:	881b      	ldrh	r3, [r3, #0]
 800caf2:	b29b      	uxth	r3, r3
 800caf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800caf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cafc:	b29a      	uxth	r2, r3
 800cafe:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800cb02:	801a      	strh	r2, [r3, #0]
 800cb04:	e06b      	b.n	800cbde <USB_EPStartXfer+0x1a86>
 800cb06:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb0a:	2b3e      	cmp	r3, #62	; 0x3e
 800cb0c:	d818      	bhi.n	800cb40 <USB_EPStartXfer+0x19e8>
 800cb0e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb12:	085b      	lsrs	r3, r3, #1
 800cb14:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb1c:	f003 0301 	and.w	r3, r3, #1
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d004      	beq.n	800cb2e <USB_EPStartXfer+0x19d6>
 800cb24:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb28:	3301      	adds	r3, #1
 800cb2a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	029b      	lsls	r3, r3, #10
 800cb36:	b29a      	uxth	r2, r3
 800cb38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800cb3c:	801a      	strh	r2, [r3, #0]
 800cb3e:	e04e      	b.n	800cbde <USB_EPStartXfer+0x1a86>
 800cb40:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb44:	095b      	lsrs	r3, r3, #5
 800cb46:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb4a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cb4e:	f003 031f 	and.w	r3, r3, #31
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d104      	bne.n	800cb60 <USB_EPStartXfer+0x1a08>
 800cb56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb5a:	3b01      	subs	r3, #1
 800cb5c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800cb60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb64:	b29b      	uxth	r3, r3
 800cb66:	029b      	lsls	r3, r3, #10
 800cb68:	b29b      	uxth	r3, r3
 800cb6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cb6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cb72:	b29a      	uxth	r2, r3
 800cb74:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800cb78:	801a      	strh	r2, [r3, #0]
 800cb7a:	e030      	b.n	800cbde <USB_EPStartXfer+0x1a86>
 800cb7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cb80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	785b      	ldrb	r3, [r3, #1]
 800cb88:	2b01      	cmp	r3, #1
 800cb8a:	d128      	bne.n	800cbde <USB_EPStartXfer+0x1a86>
 800cb8c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cb90:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800cb9a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cb9e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	461a      	mov	r2, r3
 800cbac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cbb0:	4413      	add	r3, r2
 800cbb2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800cbb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cbba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	781b      	ldrb	r3, [r3, #0]
 800cbc2:	011a      	lsls	r2, r3, #4
 800cbc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cbc8:	4413      	add	r3, r2
 800cbca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cbce:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800cbd2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cbd6:	b29a      	uxth	r2, r3
 800cbd8:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800cbdc:	801a      	strh	r2, [r3, #0]
 800cbde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cbe2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cbec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cbf0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	785b      	ldrb	r3, [r3, #1]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d178      	bne.n	800ccee <USB_EPStartXfer+0x1b96>
 800cbfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cc0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cc18:	b29b      	uxth	r3, r3
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cc20:	4413      	add	r3, r2
 800cc22:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cc26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cc2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	781b      	ldrb	r3, [r3, #0]
 800cc32:	011a      	lsls	r2, r3, #4
 800cc34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cc38:	4413      	add	r3, r2
 800cc3a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cc3e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cc42:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d116      	bne.n	800cc78 <USB_EPStartXfer+0x1b20>
 800cc4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc4e:	881b      	ldrh	r3, [r3, #0]
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800cc56:	b29a      	uxth	r2, r3
 800cc58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc5c:	801a      	strh	r2, [r3, #0]
 800cc5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc62:	881b      	ldrh	r3, [r3, #0]
 800cc64:	b29b      	uxth	r3, r3
 800cc66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc6e:	b29a      	uxth	r2, r3
 800cc70:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cc74:	801a      	strh	r2, [r3, #0]
 800cc76:	e067      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
 800cc78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cc7c:	2b3e      	cmp	r3, #62	; 0x3e
 800cc7e:	d818      	bhi.n	800ccb2 <USB_EPStartXfer+0x1b5a>
 800cc80:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cc84:	085b      	lsrs	r3, r3, #1
 800cc86:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cc8a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cc8e:	f003 0301 	and.w	r3, r3, #1
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d004      	beq.n	800cca0 <USB_EPStartXfer+0x1b48>
 800cc96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cc9a:	3301      	adds	r3, #1
 800cc9c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800cca0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cca4:	b29b      	uxth	r3, r3
 800cca6:	029b      	lsls	r3, r3, #10
 800cca8:	b29a      	uxth	r2, r3
 800ccaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ccae:	801a      	strh	r2, [r3, #0]
 800ccb0:	e04a      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
 800ccb2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ccb6:	095b      	lsrs	r3, r3, #5
 800ccb8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ccbc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800ccc0:	f003 031f 	and.w	r3, r3, #31
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d104      	bne.n	800ccd2 <USB_EPStartXfer+0x1b7a>
 800ccc8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800cccc:	3b01      	subs	r3, #1
 800ccce:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800ccd2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800ccd6:	b29b      	uxth	r3, r3
 800ccd8:	029b      	lsls	r3, r3, #10
 800ccda:	b29b      	uxth	r3, r3
 800ccdc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cce0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cce4:	b29a      	uxth	r2, r3
 800cce6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ccea:	801a      	strh	r2, [r3, #0]
 800ccec:	e02c      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
 800ccee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800ccf2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ccf6:	681b      	ldr	r3, [r3, #0]
 800ccf8:	785b      	ldrb	r3, [r3, #1]
 800ccfa:	2b01      	cmp	r3, #1
 800ccfc:	d124      	bne.n	800cd48 <USB_EPStartXfer+0x1bf0>
 800ccfe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd02:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cd06:	681b      	ldr	r3, [r3, #0]
 800cd08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cd0c:	b29b      	uxth	r3, r3
 800cd0e:	461a      	mov	r2, r3
 800cd10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cd14:	4413      	add	r3, r2
 800cd16:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cd1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	011a      	lsls	r2, r3, #4
 800cd28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800cd2c:	4413      	add	r3, r2
 800cd2e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cd32:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cd36:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800cd3a:	b29a      	uxth	r2, r3
 800cd3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800cd40:	801a      	strh	r2, [r3, #0]
 800cd42:	e001      	b.n	800cd48 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 800cd44:	2301      	movs	r3, #1
 800cd46:	e03a      	b.n	800cdbe <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cd48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd4c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cd50:	681a      	ldr	r2, [r3, #0]
 800cd52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	781b      	ldrb	r3, [r3, #0]
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	4413      	add	r3, r2
 800cd62:	881b      	ldrh	r3, [r3, #0]
 800cd64:	b29b      	uxth	r3, r3
 800cd66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cd6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd6e:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800cd72:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800cd76:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cd7a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800cd7e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800cd82:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cd86:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 800cd8a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd8e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800cd92:	681a      	ldr	r2, [r3, #0]
 800cd94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800cd98:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	781b      	ldrb	r3, [r3, #0]
 800cda0:	009b      	lsls	r3, r3, #2
 800cda2:	441a      	add	r2, r3
 800cda4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800cda8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cdac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cdb0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cdb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cdb8:	b29b      	uxth	r3, r3
 800cdba:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800cdbc:	2300      	movs	r3, #0
}
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800cdc4:	46bd      	mov	sp, r7
 800cdc6:	bd80      	pop	{r7, pc}

0800cdc8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cdc8:	b480      	push	{r7}
 800cdca:	b085      	sub	sp, #20
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	6078      	str	r0, [r7, #4]
 800cdd0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	785b      	ldrb	r3, [r3, #1]
 800cdd6:	2b00      	cmp	r3, #0
 800cdd8:	d020      	beq.n	800ce1c <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800cdda:	687a      	ldr	r2, [r7, #4]
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	781b      	ldrb	r3, [r3, #0]
 800cde0:	009b      	lsls	r3, r3, #2
 800cde2:	4413      	add	r3, r2
 800cde4:	881b      	ldrh	r3, [r3, #0]
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cdec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cdf0:	81bb      	strh	r3, [r7, #12]
 800cdf2:	89bb      	ldrh	r3, [r7, #12]
 800cdf4:	f083 0310 	eor.w	r3, r3, #16
 800cdf8:	81bb      	strh	r3, [r7, #12]
 800cdfa:	687a      	ldr	r2, [r7, #4]
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	009b      	lsls	r3, r3, #2
 800ce02:	441a      	add	r2, r3
 800ce04:	89bb      	ldrh	r3, [r7, #12]
 800ce06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ce0a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ce0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ce12:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce16:	b29b      	uxth	r3, r3
 800ce18:	8013      	strh	r3, [r2, #0]
 800ce1a:	e01f      	b.n	800ce5c <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ce1c:	687a      	ldr	r2, [r7, #4]
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	781b      	ldrb	r3, [r3, #0]
 800ce22:	009b      	lsls	r3, r3, #2
 800ce24:	4413      	add	r3, r2
 800ce26:	881b      	ldrh	r3, [r3, #0]
 800ce28:	b29b      	uxth	r3, r3
 800ce2a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ce2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce32:	81fb      	strh	r3, [r7, #14]
 800ce34:	89fb      	ldrh	r3, [r7, #14]
 800ce36:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ce3a:	81fb      	strh	r3, [r7, #14]
 800ce3c:	687a      	ldr	r2, [r7, #4]
 800ce3e:	683b      	ldr	r3, [r7, #0]
 800ce40:	781b      	ldrb	r3, [r3, #0]
 800ce42:	009b      	lsls	r3, r3, #2
 800ce44:	441a      	add	r2, r3
 800ce46:	89fb      	ldrh	r3, [r7, #14]
 800ce48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ce4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ce50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ce54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce58:	b29b      	uxth	r3, r3
 800ce5a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ce5c:	2300      	movs	r3, #0
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3714      	adds	r7, #20
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bc80      	pop	{r7}
 800ce66:	4770      	bx	lr

0800ce68 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b087      	sub	sp, #28
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
 800ce70:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	7b1b      	ldrb	r3, [r3, #12]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	f040 809d 	bne.w	800cfb6 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	785b      	ldrb	r3, [r3, #1]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d04c      	beq.n	800cf1e <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce84:	687a      	ldr	r2, [r7, #4]
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	009b      	lsls	r3, r3, #2
 800ce8c:	4413      	add	r3, r2
 800ce8e:	881b      	ldrh	r3, [r3, #0]
 800ce90:	823b      	strh	r3, [r7, #16]
 800ce92:	8a3b      	ldrh	r3, [r7, #16]
 800ce94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d01b      	beq.n	800ced4 <USB_EPClearStall+0x6c>
 800ce9c:	687a      	ldr	r2, [r7, #4]
 800ce9e:	683b      	ldr	r3, [r7, #0]
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	009b      	lsls	r3, r3, #2
 800cea4:	4413      	add	r3, r2
 800cea6:	881b      	ldrh	r3, [r3, #0]
 800cea8:	b29b      	uxth	r3, r3
 800ceaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ceae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ceb2:	81fb      	strh	r3, [r7, #14]
 800ceb4:	687a      	ldr	r2, [r7, #4]
 800ceb6:	683b      	ldr	r3, [r7, #0]
 800ceb8:	781b      	ldrb	r3, [r3, #0]
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	441a      	add	r2, r3
 800cebe:	89fb      	ldrh	r3, [r7, #14]
 800cec0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cec4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cec8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cecc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800ced0:	b29b      	uxth	r3, r3
 800ced2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ced4:	683b      	ldr	r3, [r7, #0]
 800ced6:	78db      	ldrb	r3, [r3, #3]
 800ced8:	2b01      	cmp	r3, #1
 800ceda:	d06c      	beq.n	800cfb6 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cedc:	687a      	ldr	r2, [r7, #4]
 800cede:	683b      	ldr	r3, [r7, #0]
 800cee0:	781b      	ldrb	r3, [r3, #0]
 800cee2:	009b      	lsls	r3, r3, #2
 800cee4:	4413      	add	r3, r2
 800cee6:	881b      	ldrh	r3, [r3, #0]
 800cee8:	b29b      	uxth	r3, r3
 800ceea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ceee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cef2:	81bb      	strh	r3, [r7, #12]
 800cef4:	89bb      	ldrh	r3, [r7, #12]
 800cef6:	f083 0320 	eor.w	r3, r3, #32
 800cefa:	81bb      	strh	r3, [r7, #12]
 800cefc:	687a      	ldr	r2, [r7, #4]
 800cefe:	683b      	ldr	r3, [r7, #0]
 800cf00:	781b      	ldrb	r3, [r3, #0]
 800cf02:	009b      	lsls	r3, r3, #2
 800cf04:	441a      	add	r2, r3
 800cf06:	89bb      	ldrh	r3, [r7, #12]
 800cf08:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf0c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf10:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf18:	b29b      	uxth	r3, r3
 800cf1a:	8013      	strh	r3, [r2, #0]
 800cf1c:	e04b      	b.n	800cfb6 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cf1e:	687a      	ldr	r2, [r7, #4]
 800cf20:	683b      	ldr	r3, [r7, #0]
 800cf22:	781b      	ldrb	r3, [r3, #0]
 800cf24:	009b      	lsls	r3, r3, #2
 800cf26:	4413      	add	r3, r2
 800cf28:	881b      	ldrh	r3, [r3, #0]
 800cf2a:	82fb      	strh	r3, [r7, #22]
 800cf2c:	8afb      	ldrh	r3, [r7, #22]
 800cf2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d01b      	beq.n	800cf6e <USB_EPClearStall+0x106>
 800cf36:	687a      	ldr	r2, [r7, #4]
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	781b      	ldrb	r3, [r3, #0]
 800cf3c:	009b      	lsls	r3, r3, #2
 800cf3e:	4413      	add	r3, r2
 800cf40:	881b      	ldrh	r3, [r3, #0]
 800cf42:	b29b      	uxth	r3, r3
 800cf44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf4c:	82bb      	strh	r3, [r7, #20]
 800cf4e:	687a      	ldr	r2, [r7, #4]
 800cf50:	683b      	ldr	r3, [r7, #0]
 800cf52:	781b      	ldrb	r3, [r3, #0]
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	441a      	add	r2, r3
 800cf58:	8abb      	ldrh	r3, [r7, #20]
 800cf5a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf5e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800cf66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf6a:	b29b      	uxth	r3, r3
 800cf6c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cf6e:	687a      	ldr	r2, [r7, #4]
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	781b      	ldrb	r3, [r3, #0]
 800cf74:	009b      	lsls	r3, r3, #2
 800cf76:	4413      	add	r3, r2
 800cf78:	881b      	ldrh	r3, [r3, #0]
 800cf7a:	b29b      	uxth	r3, r3
 800cf7c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf84:	827b      	strh	r3, [r7, #18]
 800cf86:	8a7b      	ldrh	r3, [r7, #18]
 800cf88:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cf8c:	827b      	strh	r3, [r7, #18]
 800cf8e:	8a7b      	ldrh	r3, [r7, #18]
 800cf90:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800cf94:	827b      	strh	r3, [r7, #18]
 800cf96:	687a      	ldr	r2, [r7, #4]
 800cf98:	683b      	ldr	r3, [r7, #0]
 800cf9a:	781b      	ldrb	r3, [r3, #0]
 800cf9c:	009b      	lsls	r3, r3, #2
 800cf9e:	441a      	add	r2, r3
 800cfa0:	8a7b      	ldrh	r3, [r7, #18]
 800cfa2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cfa6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cfaa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cfae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfb2:	b29b      	uxth	r3, r3
 800cfb4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800cfb6:	2300      	movs	r3, #0
}
 800cfb8:	4618      	mov	r0, r3
 800cfba:	371c      	adds	r7, #28
 800cfbc:	46bd      	mov	sp, r7
 800cfbe:	bc80      	pop	{r7}
 800cfc0:	4770      	bx	lr

0800cfc2 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800cfc2:	b480      	push	{r7}
 800cfc4:	b083      	sub	sp, #12
 800cfc6:	af00      	add	r7, sp, #0
 800cfc8:	6078      	str	r0, [r7, #4]
 800cfca:	460b      	mov	r3, r1
 800cfcc:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800cfce:	78fb      	ldrb	r3, [r7, #3]
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d103      	bne.n	800cfdc <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	2280      	movs	r2, #128	; 0x80
 800cfd8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800cfdc:	2300      	movs	r3, #0
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	370c      	adds	r7, #12
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bc80      	pop	{r7}
 800cfe6:	4770      	bx	lr

0800cfe8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800cfe8:	b480      	push	{r7}
 800cfea:	b083      	sub	sp, #12
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800cff0:	2300      	movs	r3, #0
}
 800cff2:	4618      	mov	r0, r3
 800cff4:	370c      	adds	r7, #12
 800cff6:	46bd      	mov	sp, r7
 800cff8:	bc80      	pop	{r7}
 800cffa:	4770      	bx	lr

0800cffc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800cffc:	b480      	push	{r7}
 800cffe:	b085      	sub	sp, #20
 800d000:	af00      	add	r7, sp, #0
 800d002:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800d00a:	b29b      	uxth	r3, r3
 800d00c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d00e:	68fb      	ldr	r3, [r7, #12]
}
 800d010:	4618      	mov	r0, r3
 800d012:	3714      	adds	r7, #20
 800d014:	46bd      	mov	sp, r7
 800d016:	bc80      	pop	{r7}
 800d018:	4770      	bx	lr

0800d01a <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d01a:	b480      	push	{r7}
 800d01c:	b08d      	sub	sp, #52	; 0x34
 800d01e:	af00      	add	r7, sp, #0
 800d020:	60f8      	str	r0, [r7, #12]
 800d022:	60b9      	str	r1, [r7, #8]
 800d024:	4611      	mov	r1, r2
 800d026:	461a      	mov	r2, r3
 800d028:	460b      	mov	r3, r1
 800d02a:	80fb      	strh	r3, [r7, #6]
 800d02c:	4613      	mov	r3, r2
 800d02e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800d030:	88bb      	ldrh	r3, [r7, #4]
 800d032:	3301      	adds	r3, #1
 800d034:	085b      	lsrs	r3, r3, #1
 800d036:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d03c:	68bb      	ldr	r3, [r7, #8]
 800d03e:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d040:	88fb      	ldrh	r3, [r7, #6]
 800d042:	005a      	lsls	r2, r3, #1
 800d044:	69fb      	ldr	r3, [r7, #28]
 800d046:	4413      	add	r3, r2
 800d048:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d04c:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800d04e:	6a3b      	ldr	r3, [r7, #32]
 800d050:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d052:	e01e      	b.n	800d092 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 800d054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d056:	781b      	ldrb	r3, [r3, #0]
 800d058:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800d05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05c:	3301      	adds	r3, #1
 800d05e:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800d060:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d062:	781b      	ldrb	r3, [r3, #0]
 800d064:	b29b      	uxth	r3, r3
 800d066:	021b      	lsls	r3, r3, #8
 800d068:	b29b      	uxth	r3, r3
 800d06a:	461a      	mov	r2, r3
 800d06c:	69bb      	ldr	r3, [r7, #24]
 800d06e:	4313      	orrs	r3, r2
 800d070:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 800d072:	697b      	ldr	r3, [r7, #20]
 800d074:	b29a      	uxth	r2, r3
 800d076:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d078:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800d07a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d07c:	3302      	adds	r3, #2
 800d07e:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800d080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d082:	3302      	adds	r3, #2
 800d084:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800d086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d088:	3301      	adds	r3, #1
 800d08a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800d08c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d08e:	3b01      	subs	r3, #1
 800d090:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d094:	2b00      	cmp	r3, #0
 800d096:	d1dd      	bne.n	800d054 <USB_WritePMA+0x3a>
  }
}
 800d098:	bf00      	nop
 800d09a:	bf00      	nop
 800d09c:	3734      	adds	r7, #52	; 0x34
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	bc80      	pop	{r7}
 800d0a2:	4770      	bx	lr

0800d0a4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b08b      	sub	sp, #44	; 0x2c
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	60f8      	str	r0, [r7, #12]
 800d0ac:	60b9      	str	r1, [r7, #8]
 800d0ae:	4611      	mov	r1, r2
 800d0b0:	461a      	mov	r2, r3
 800d0b2:	460b      	mov	r3, r1
 800d0b4:	80fb      	strh	r3, [r7, #6]
 800d0b6:	4613      	mov	r3, r2
 800d0b8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800d0ba:	88bb      	ldrh	r3, [r7, #4]
 800d0bc:	085b      	lsrs	r3, r3, #1
 800d0be:	b29b      	uxth	r3, r3
 800d0c0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d0c2:	68fb      	ldr	r3, [r7, #12]
 800d0c4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d0c6:	68bb      	ldr	r3, [r7, #8]
 800d0c8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d0ca:	88fb      	ldrh	r3, [r7, #6]
 800d0cc:	005a      	lsls	r2, r3, #1
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	4413      	add	r3, r2
 800d0d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d0d6:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800d0d8:	69bb      	ldr	r3, [r7, #24]
 800d0da:	627b      	str	r3, [r7, #36]	; 0x24
 800d0dc:	e01b      	b.n	800d116 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800d0de:	6a3b      	ldr	r3, [r7, #32]
 800d0e0:	881b      	ldrh	r3, [r3, #0]
 800d0e2:	b29b      	uxth	r3, r3
 800d0e4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800d0e6:	6a3b      	ldr	r3, [r7, #32]
 800d0e8:	3302      	adds	r3, #2
 800d0ea:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800d0ec:	693b      	ldr	r3, [r7, #16]
 800d0ee:	b2da      	uxtb	r2, r3
 800d0f0:	69fb      	ldr	r3, [r7, #28]
 800d0f2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d0f4:	69fb      	ldr	r3, [r7, #28]
 800d0f6:	3301      	adds	r3, #1
 800d0f8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	0a1b      	lsrs	r3, r3, #8
 800d0fe:	b2da      	uxtb	r2, r3
 800d100:	69fb      	ldr	r3, [r7, #28]
 800d102:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d104:	69fb      	ldr	r3, [r7, #28]
 800d106:	3301      	adds	r3, #1
 800d108:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800d10a:	6a3b      	ldr	r3, [r7, #32]
 800d10c:	3302      	adds	r3, #2
 800d10e:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 800d110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d112:	3b01      	subs	r3, #1
 800d114:	627b      	str	r3, [r7, #36]	; 0x24
 800d116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d1e0      	bne.n	800d0de <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 800d11c:	88bb      	ldrh	r3, [r7, #4]
 800d11e:	f003 0301 	and.w	r3, r3, #1
 800d122:	b29b      	uxth	r3, r3
 800d124:	2b00      	cmp	r3, #0
 800d126:	d007      	beq.n	800d138 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800d128:	6a3b      	ldr	r3, [r7, #32]
 800d12a:	881b      	ldrh	r3, [r3, #0]
 800d12c:	b29b      	uxth	r3, r3
 800d12e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800d130:	693b      	ldr	r3, [r7, #16]
 800d132:	b2da      	uxtb	r2, r3
 800d134:	69fb      	ldr	r3, [r7, #28]
 800d136:	701a      	strb	r2, [r3, #0]
  }
}
 800d138:	bf00      	nop
 800d13a:	372c      	adds	r7, #44	; 0x2c
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bc80      	pop	{r7}
 800d140:	4770      	bx	lr

0800d142 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d142:	b580      	push	{r7, lr}
 800d144:	b084      	sub	sp, #16
 800d146:	af00      	add	r7, sp, #0
 800d148:	6078      	str	r0, [r7, #4]
 800d14a:	460b      	mov	r3, r1
 800d14c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d14e:	2300      	movs	r3, #0
 800d150:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	7c1b      	ldrb	r3, [r3, #16]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d115      	bne.n	800d186 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d15a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d15e:	2202      	movs	r2, #2
 800d160:	2181      	movs	r1, #129	; 0x81
 800d162:	6878      	ldr	r0, [r7, #4]
 800d164:	f001 fe75 	bl	800ee52 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2201      	movs	r2, #1
 800d16c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d16e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d172:	2202      	movs	r2, #2
 800d174:	2101      	movs	r1, #1
 800d176:	6878      	ldr	r0, [r7, #4]
 800d178:	f001 fe6b 	bl	800ee52 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	2201      	movs	r2, #1
 800d180:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800d184:	e012      	b.n	800d1ac <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d186:	2340      	movs	r3, #64	; 0x40
 800d188:	2202      	movs	r2, #2
 800d18a:	2181      	movs	r1, #129	; 0x81
 800d18c:	6878      	ldr	r0, [r7, #4]
 800d18e:	f001 fe60 	bl	800ee52 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	2201      	movs	r2, #1
 800d196:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d198:	2340      	movs	r3, #64	; 0x40
 800d19a:	2202      	movs	r2, #2
 800d19c:	2101      	movs	r1, #1
 800d19e:	6878      	ldr	r0, [r7, #4]
 800d1a0:	f001 fe57 	bl	800ee52 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2201      	movs	r2, #1
 800d1a8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d1ac:	2308      	movs	r3, #8
 800d1ae:	2203      	movs	r2, #3
 800d1b0:	2182      	movs	r1, #130	; 0x82
 800d1b2:	6878      	ldr	r0, [r7, #4]
 800d1b4:	f001 fe4d 	bl	800ee52 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	2201      	movs	r2, #1
 800d1bc:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800d1be:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d1c2:	f001 ff6d 	bl	800f0a0 <USBD_static_malloc>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	687b      	ldr	r3, [r7, #4]
 800d1ca:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d102      	bne.n	800d1de <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800d1d8:	2301      	movs	r3, #1
 800d1da:	73fb      	strb	r3, [r7, #15]
 800d1dc:	e026      	b.n	800d22c <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d1e4:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d1ec:	681b      	ldr	r3, [r3, #0]
 800d1ee:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800d1f0:	68bb      	ldr	r3, [r7, #8]
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800d1f8:	68bb      	ldr	r3, [r7, #8]
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	7c1b      	ldrb	r3, [r3, #16]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d109      	bne.n	800d21c <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d208:	68bb      	ldr	r3, [r7, #8]
 800d20a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d20e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d212:	2101      	movs	r1, #1
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f001 ff0d 	bl	800f034 <USBD_LL_PrepareReceive>
 800d21a:	e007      	b.n	800d22c <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d222:	2340      	movs	r3, #64	; 0x40
 800d224:	2101      	movs	r1, #1
 800d226:	6878      	ldr	r0, [r7, #4]
 800d228:	f001 ff04 	bl	800f034 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800d22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d22e:	4618      	mov	r0, r3
 800d230:	3710      	adds	r7, #16
 800d232:	46bd      	mov	sp, r7
 800d234:	bd80      	pop	{r7, pc}

0800d236 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d236:	b580      	push	{r7, lr}
 800d238:	b084      	sub	sp, #16
 800d23a:	af00      	add	r7, sp, #0
 800d23c:	6078      	str	r0, [r7, #4]
 800d23e:	460b      	mov	r3, r1
 800d240:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d242:	2300      	movs	r3, #0
 800d244:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d246:	2181      	movs	r1, #129	; 0x81
 800d248:	6878      	ldr	r0, [r7, #4]
 800d24a:	f001 fe28 	bl	800ee9e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	2200      	movs	r2, #0
 800d252:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d254:	2101      	movs	r1, #1
 800d256:	6878      	ldr	r0, [r7, #4]
 800d258:	f001 fe21 	bl	800ee9e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2200      	movs	r2, #0
 800d260:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d264:	2182      	movs	r1, #130	; 0x82
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f001 fe19 	bl	800ee9e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	2200      	movs	r2, #0
 800d270:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d00e      	beq.n	800d29a <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d282:	685b      	ldr	r3, [r3, #4]
 800d284:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d28c:	4618      	mov	r0, r3
 800d28e:	f001 ff13 	bl	800f0b8 <USBD_static_free>
    pdev->pClassData = NULL;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	2200      	movs	r2, #0
 800d296:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800d29a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d29c:	4618      	mov	r0, r3
 800d29e:	3710      	adds	r7, #16
 800d2a0:	46bd      	mov	sp, r7
 800d2a2:	bd80      	pop	{r7, pc}

0800d2a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b086      	sub	sp, #24
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d2b4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800d2be:	2300      	movs	r3, #0
 800d2c0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d2c2:	683b      	ldr	r3, [r7, #0]
 800d2c4:	781b      	ldrb	r3, [r3, #0]
 800d2c6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d039      	beq.n	800d342 <USBD_CDC_Setup+0x9e>
 800d2ce:	2b20      	cmp	r3, #32
 800d2d0:	d17f      	bne.n	800d3d2 <USBD_CDC_Setup+0x12e>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800d2d2:	683b      	ldr	r3, [r7, #0]
 800d2d4:	88db      	ldrh	r3, [r3, #6]
 800d2d6:	2b00      	cmp	r3, #0
 800d2d8:	d029      	beq.n	800d32e <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	781b      	ldrb	r3, [r3, #0]
 800d2de:	b25b      	sxtb	r3, r3
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	da11      	bge.n	800d308 <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d2ea:	689b      	ldr	r3, [r3, #8]
 800d2ec:	683a      	ldr	r2, [r7, #0]
 800d2ee:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800d2f0:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d2f2:	683a      	ldr	r2, [r7, #0]
 800d2f4:	88d2      	ldrh	r2, [r2, #6]
 800d2f6:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d2f8:	6939      	ldr	r1, [r7, #16]
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	88db      	ldrh	r3, [r3, #6]
 800d2fe:	461a      	mov	r2, r3
 800d300:	6878      	ldr	r0, [r7, #4]
 800d302:	f001 f994 	bl	800e62e <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800d306:	e06b      	b.n	800d3e0 <USBD_CDC_Setup+0x13c>
        hcdc->CmdOpCode = req->bRequest;
 800d308:	683b      	ldr	r3, [r7, #0]
 800d30a:	785a      	ldrb	r2, [r3, #1]
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	88db      	ldrh	r3, [r3, #6]
 800d316:	b2da      	uxtb	r2, r3
 800d318:	693b      	ldr	r3, [r7, #16]
 800d31a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d31e:	6939      	ldr	r1, [r7, #16]
 800d320:	683b      	ldr	r3, [r7, #0]
 800d322:	88db      	ldrh	r3, [r3, #6]
 800d324:	461a      	mov	r2, r3
 800d326:	6878      	ldr	r0, [r7, #4]
 800d328:	f001 f9af 	bl	800e68a <USBD_CtlPrepareRx>
    break;
 800d32c:	e058      	b.n	800d3e0 <USBD_CDC_Setup+0x13c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d334:	689b      	ldr	r3, [r3, #8]
 800d336:	683a      	ldr	r2, [r7, #0]
 800d338:	7850      	ldrb	r0, [r2, #1]
 800d33a:	2200      	movs	r2, #0
 800d33c:	6839      	ldr	r1, [r7, #0]
 800d33e:	4798      	blx	r3
    break;
 800d340:	e04e      	b.n	800d3e0 <USBD_CDC_Setup+0x13c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800d342:	683b      	ldr	r3, [r7, #0]
 800d344:	785b      	ldrb	r3, [r3, #1]
 800d346:	2b0b      	cmp	r3, #11
 800d348:	d02e      	beq.n	800d3a8 <USBD_CDC_Setup+0x104>
 800d34a:	2b0b      	cmp	r3, #11
 800d34c:	dc38      	bgt.n	800d3c0 <USBD_CDC_Setup+0x11c>
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d002      	beq.n	800d358 <USBD_CDC_Setup+0xb4>
 800d352:	2b0a      	cmp	r3, #10
 800d354:	d014      	beq.n	800d380 <USBD_CDC_Setup+0xdc>
 800d356:	e033      	b.n	800d3c0 <USBD_CDC_Setup+0x11c>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d35e:	2b03      	cmp	r3, #3
 800d360:	d107      	bne.n	800d372 <USBD_CDC_Setup+0xce>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800d362:	f107 030c 	add.w	r3, r7, #12
 800d366:	2202      	movs	r2, #2
 800d368:	4619      	mov	r1, r3
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f001 f95f 	bl	800e62e <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800d370:	e02e      	b.n	800d3d0 <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800d372:	6839      	ldr	r1, [r7, #0]
 800d374:	6878      	ldr	r0, [r7, #4]
 800d376:	f001 f8f0 	bl	800e55a <USBD_CtlError>
			  ret = USBD_FAIL;
 800d37a:	2302      	movs	r3, #2
 800d37c:	75fb      	strb	r3, [r7, #23]
      break;
 800d37e:	e027      	b.n	800d3d0 <USBD_CDC_Setup+0x12c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d386:	2b03      	cmp	r3, #3
 800d388:	d107      	bne.n	800d39a <USBD_CDC_Setup+0xf6>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800d38a:	f107 030f 	add.w	r3, r7, #15
 800d38e:	2201      	movs	r2, #1
 800d390:	4619      	mov	r1, r3
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f001 f94b 	bl	800e62e <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800d398:	e01a      	b.n	800d3d0 <USBD_CDC_Setup+0x12c>
        USBD_CtlError (pdev, req);
 800d39a:	6839      	ldr	r1, [r7, #0]
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f001 f8dc 	bl	800e55a <USBD_CtlError>
			  ret = USBD_FAIL;
 800d3a2:	2302      	movs	r3, #2
 800d3a4:	75fb      	strb	r3, [r7, #23]
      break;
 800d3a6:	e013      	b.n	800d3d0 <USBD_CDC_Setup+0x12c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800d3ae:	2b03      	cmp	r3, #3
 800d3b0:	d00d      	beq.n	800d3ce <USBD_CDC_Setup+0x12a>
      {
        USBD_CtlError (pdev, req);
 800d3b2:	6839      	ldr	r1, [r7, #0]
 800d3b4:	6878      	ldr	r0, [r7, #4]
 800d3b6:	f001 f8d0 	bl	800e55a <USBD_CtlError>
			  ret = USBD_FAIL;
 800d3ba:	2302      	movs	r3, #2
 800d3bc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800d3be:	e006      	b.n	800d3ce <USBD_CDC_Setup+0x12a>

    default:
      USBD_CtlError (pdev, req);
 800d3c0:	6839      	ldr	r1, [r7, #0]
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f001 f8c9 	bl	800e55a <USBD_CtlError>
      ret = USBD_FAIL;
 800d3c8:	2302      	movs	r3, #2
 800d3ca:	75fb      	strb	r3, [r7, #23]
      break;
 800d3cc:	e000      	b.n	800d3d0 <USBD_CDC_Setup+0x12c>
      break;
 800d3ce:	bf00      	nop
    }
    break;
 800d3d0:	e006      	b.n	800d3e0 <USBD_CDC_Setup+0x13c>

  default:
    USBD_CtlError (pdev, req);
 800d3d2:	6839      	ldr	r1, [r7, #0]
 800d3d4:	6878      	ldr	r0, [r7, #4]
 800d3d6:	f001 f8c0 	bl	800e55a <USBD_CtlError>
    ret = USBD_FAIL;
 800d3da:	2302      	movs	r3, #2
 800d3dc:	75fb      	strb	r3, [r7, #23]
    break;
 800d3de:	bf00      	nop
  }

  return ret;
 800d3e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3718      	adds	r7, #24
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}

0800d3ea <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d3ea:	b580      	push	{r7, lr}
 800d3ec:	b084      	sub	sp, #16
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	6078      	str	r0, [r7, #4]
 800d3f2:	460b      	mov	r3, r1
 800d3f4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d3fc:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800d404:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d03a      	beq.n	800d486 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d410:	78fa      	ldrb	r2, [r7, #3]
 800d412:	6879      	ldr	r1, [r7, #4]
 800d414:	4613      	mov	r3, r2
 800d416:	009b      	lsls	r3, r3, #2
 800d418:	4413      	add	r3, r2
 800d41a:	009b      	lsls	r3, r3, #2
 800d41c:	440b      	add	r3, r1
 800d41e:	331c      	adds	r3, #28
 800d420:	681b      	ldr	r3, [r3, #0]
 800d422:	2b00      	cmp	r3, #0
 800d424:	d029      	beq.n	800d47a <USBD_CDC_DataIn+0x90>
 800d426:	78fa      	ldrb	r2, [r7, #3]
 800d428:	6879      	ldr	r1, [r7, #4]
 800d42a:	4613      	mov	r3, r2
 800d42c:	009b      	lsls	r3, r3, #2
 800d42e:	4413      	add	r3, r2
 800d430:	009b      	lsls	r3, r3, #2
 800d432:	440b      	add	r3, r1
 800d434:	331c      	adds	r3, #28
 800d436:	681a      	ldr	r2, [r3, #0]
 800d438:	78f9      	ldrb	r1, [r7, #3]
 800d43a:	68b8      	ldr	r0, [r7, #8]
 800d43c:	460b      	mov	r3, r1
 800d43e:	009b      	lsls	r3, r3, #2
 800d440:	440b      	add	r3, r1
 800d442:	00db      	lsls	r3, r3, #3
 800d444:	4403      	add	r3, r0
 800d446:	3338      	adds	r3, #56	; 0x38
 800d448:	681b      	ldr	r3, [r3, #0]
 800d44a:	fbb2 f1f3 	udiv	r1, r2, r3
 800d44e:	fb01 f303 	mul.w	r3, r1, r3
 800d452:	1ad3      	subs	r3, r2, r3
 800d454:	2b00      	cmp	r3, #0
 800d456:	d110      	bne.n	800d47a <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d458:	78fa      	ldrb	r2, [r7, #3]
 800d45a:	6879      	ldr	r1, [r7, #4]
 800d45c:	4613      	mov	r3, r2
 800d45e:	009b      	lsls	r3, r3, #2
 800d460:	4413      	add	r3, r2
 800d462:	009b      	lsls	r3, r3, #2
 800d464:	440b      	add	r3, r1
 800d466:	331c      	adds	r3, #28
 800d468:	2200      	movs	r2, #0
 800d46a:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800d46c:	78f9      	ldrb	r1, [r7, #3]
 800d46e:	2300      	movs	r3, #0
 800d470:	2200      	movs	r2, #0
 800d472:	6878      	ldr	r0, [r7, #4]
 800d474:	f001 fdbb 	bl	800efee <USBD_LL_Transmit>
 800d478:	e003      	b.n	800d482 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	2200      	movs	r2, #0
 800d47e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800d482:	2300      	movs	r3, #0
 800d484:	e000      	b.n	800d488 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800d486:	2302      	movs	r3, #2
  }
}
 800d488:	4618      	mov	r0, r3
 800d48a:	3710      	adds	r7, #16
 800d48c:	46bd      	mov	sp, r7
 800d48e:	bd80      	pop	{r7, pc}

0800d490 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d490:	b580      	push	{r7, lr}
 800d492:	b084      	sub	sp, #16
 800d494:	af00      	add	r7, sp, #0
 800d496:	6078      	str	r0, [r7, #4]
 800d498:	460b      	mov	r3, r1
 800d49a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4a2:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800d4a4:	78fb      	ldrb	r3, [r7, #3]
 800d4a6:	4619      	mov	r1, r3
 800d4a8:	6878      	ldr	r0, [r7, #4]
 800d4aa:	f001 fde6 	bl	800f07a <USBD_LL_GetRxDataSize>
 800d4ae:	4602      	mov	r2, r0
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d00d      	beq.n	800d4dc <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d4c6:	68db      	ldr	r3, [r3, #12]
 800d4c8:	68fa      	ldr	r2, [r7, #12]
 800d4ca:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d4ce:	68fa      	ldr	r2, [r7, #12]
 800d4d0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d4d4:	4611      	mov	r1, r2
 800d4d6:	4798      	blx	r3

    return USBD_OK;
 800d4d8:	2300      	movs	r3, #0
 800d4da:	e000      	b.n	800d4de <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800d4dc:	2302      	movs	r3, #2
  }
}
 800d4de:	4618      	mov	r0, r3
 800d4e0:	3710      	adds	r7, #16
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}

0800d4e6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800d4e6:	b580      	push	{r7, lr}
 800d4e8:	b084      	sub	sp, #16
 800d4ea:	af00      	add	r7, sp, #0
 800d4ec:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4f4:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d015      	beq.n	800d52c <USBD_CDC_EP0_RxReady+0x46>
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d506:	2bff      	cmp	r3, #255	; 0xff
 800d508:	d010      	beq.n	800d52c <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	68fa      	ldr	r2, [r7, #12]
 800d514:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800d518:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d51a:	68fa      	ldr	r2, [r7, #12]
 800d51c:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d520:	b292      	uxth	r2, r2
 800d522:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	22ff      	movs	r2, #255	; 0xff
 800d528:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800d52c:	2300      	movs	r3, #0
}
 800d52e:	4618      	mov	r0, r3
 800d530:	3710      	adds	r7, #16
 800d532:	46bd      	mov	sp, r7
 800d534:	bd80      	pop	{r7, pc}
	...

0800d538 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800d538:	b480      	push	{r7}
 800d53a:	b083      	sub	sp, #12
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	2243      	movs	r2, #67	; 0x43
 800d544:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d546:	4b03      	ldr	r3, [pc, #12]	; (800d554 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d548:	4618      	mov	r0, r3
 800d54a:	370c      	adds	r7, #12
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bc80      	pop	{r7}
 800d550:	4770      	bx	lr
 800d552:	bf00      	nop
 800d554:	2000084c 	.word	0x2000084c

0800d558 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800d558:	b480      	push	{r7}
 800d55a:	b083      	sub	sp, #12
 800d55c:	af00      	add	r7, sp, #0
 800d55e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2243      	movs	r2, #67	; 0x43
 800d564:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d566:	4b03      	ldr	r3, [pc, #12]	; (800d574 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d568:	4618      	mov	r0, r3
 800d56a:	370c      	adds	r7, #12
 800d56c:	46bd      	mov	sp, r7
 800d56e:	bc80      	pop	{r7}
 800d570:	4770      	bx	lr
 800d572:	bf00      	nop
 800d574:	20000808 	.word	0x20000808

0800d578 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800d578:	b480      	push	{r7}
 800d57a:	b083      	sub	sp, #12
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	2243      	movs	r2, #67	; 0x43
 800d584:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d586:	4b03      	ldr	r3, [pc, #12]	; (800d594 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d588:	4618      	mov	r0, r3
 800d58a:	370c      	adds	r7, #12
 800d58c:	46bd      	mov	sp, r7
 800d58e:	bc80      	pop	{r7}
 800d590:	4770      	bx	lr
 800d592:	bf00      	nop
 800d594:	20000890 	.word	0x20000890

0800d598 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800d598:	b480      	push	{r7}
 800d59a:	b083      	sub	sp, #12
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	220a      	movs	r2, #10
 800d5a4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d5a6:	4b03      	ldr	r3, [pc, #12]	; (800d5b4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	370c      	adds	r7, #12
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bc80      	pop	{r7}
 800d5b0:	4770      	bx	lr
 800d5b2:	bf00      	nop
 800d5b4:	200007c4 	.word	0x200007c4

0800d5b8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b085      	sub	sp, #20
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
 800d5c0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d5c2:	2302      	movs	r3, #2
 800d5c4:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d005      	beq.n	800d5d8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	683a      	ldr	r2, [r7, #0]
 800d5d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800d5d4:	2300      	movs	r3, #0
 800d5d6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800d5d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5da:	4618      	mov	r0, r3
 800d5dc:	3714      	adds	r7, #20
 800d5de:	46bd      	mov	sp, r7
 800d5e0:	bc80      	pop	{r7}
 800d5e2:	4770      	bx	lr

0800d5e4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800d5e4:	b480      	push	{r7}
 800d5e6:	b087      	sub	sp, #28
 800d5e8:	af00      	add	r7, sp, #0
 800d5ea:	60f8      	str	r0, [r7, #12]
 800d5ec:	60b9      	str	r1, [r7, #8]
 800d5ee:	4613      	mov	r3, r2
 800d5f0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d5f8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800d5fa:	697b      	ldr	r3, [r7, #20]
 800d5fc:	68ba      	ldr	r2, [r7, #8]
 800d5fe:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800d602:	88fa      	ldrh	r2, [r7, #6]
 800d604:	697b      	ldr	r3, [r7, #20]
 800d606:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800d60a:	2300      	movs	r3, #0
}
 800d60c:	4618      	mov	r0, r3
 800d60e:	371c      	adds	r7, #28
 800d610:	46bd      	mov	sp, r7
 800d612:	bc80      	pop	{r7}
 800d614:	4770      	bx	lr

0800d616 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800d616:	b480      	push	{r7}
 800d618:	b085      	sub	sp, #20
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
 800d61e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d626:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	683a      	ldr	r2, [r7, #0]
 800d62c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800d630:	2300      	movs	r3, #0
}
 800d632:	4618      	mov	r0, r3
 800d634:	3714      	adds	r7, #20
 800d636:	46bd      	mov	sp, r7
 800d638:	bc80      	pop	{r7}
 800d63a:	4770      	bx	lr

0800d63c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b084      	sub	sp, #16
 800d640:	af00      	add	r7, sp, #0
 800d642:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d64a:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d652:	2b00      	cmp	r3, #0
 800d654:	d01c      	beq.n	800d690 <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d65c:	2b00      	cmp	r3, #0
 800d65e:	d115      	bne.n	800d68c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	2201      	movs	r2, #1
 800d664:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800d668:	68fb      	ldr	r3, [r7, #12]
 800d66a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800d67e:	b29b      	uxth	r3, r3
 800d680:	2181      	movs	r1, #129	; 0x81
 800d682:	6878      	ldr	r0, [r7, #4]
 800d684:	f001 fcb3 	bl	800efee <USBD_LL_Transmit>

      return USBD_OK;
 800d688:	2300      	movs	r3, #0
 800d68a:	e002      	b.n	800d692 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800d68c:	2301      	movs	r3, #1
 800d68e:	e000      	b.n	800d692 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800d690:	2302      	movs	r3, #2
  }
}
 800d692:	4618      	mov	r0, r3
 800d694:	3710      	adds	r7, #16
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}

0800d69a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d69a:	b580      	push	{r7, lr}
 800d69c:	b084      	sub	sp, #16
 800d69e:	af00      	add	r7, sp, #0
 800d6a0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d6a8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d017      	beq.n	800d6e4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	7c1b      	ldrb	r3, [r3, #16]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d109      	bne.n	800d6d0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d6c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d6c6:	2101      	movs	r1, #1
 800d6c8:	6878      	ldr	r0, [r7, #4]
 800d6ca:	f001 fcb3 	bl	800f034 <USBD_LL_PrepareReceive>
 800d6ce:	e007      	b.n	800d6e0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d6d6:	2340      	movs	r3, #64	; 0x40
 800d6d8:	2101      	movs	r1, #1
 800d6da:	6878      	ldr	r0, [r7, #4]
 800d6dc:	f001 fcaa 	bl	800f034 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800d6e0:	2300      	movs	r3, #0
 800d6e2:	e000      	b.n	800d6e6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800d6e4:	2302      	movs	r3, #2
  }
}
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	3710      	adds	r7, #16
 800d6ea:	46bd      	mov	sp, r7
 800d6ec:	bd80      	pop	{r7, pc}

0800d6ee <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d6ee:	b580      	push	{r7, lr}
 800d6f0:	b084      	sub	sp, #16
 800d6f2:	af00      	add	r7, sp, #0
 800d6f4:	60f8      	str	r0, [r7, #12]
 800d6f6:	60b9      	str	r1, [r7, #8]
 800d6f8:	4613      	mov	r3, r2
 800d6fa:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d101      	bne.n	800d706 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d702:	2302      	movs	r3, #2
 800d704:	e01a      	b.n	800d73c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d003      	beq.n	800d718 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	2200      	movs	r2, #0
 800d714:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800d718:	68bb      	ldr	r3, [r7, #8]
 800d71a:	2b00      	cmp	r3, #0
 800d71c:	d003      	beq.n	800d726 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	68ba      	ldr	r2, [r7, #8]
 800d722:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2201      	movs	r2, #1
 800d72a:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	79fa      	ldrb	r2, [r7, #7]
 800d732:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d734:	68f8      	ldr	r0, [r7, #12]
 800d736:	f001 fb17 	bl	800ed68 <USBD_LL_Init>

  return USBD_OK;
 800d73a:	2300      	movs	r3, #0
}
 800d73c:	4618      	mov	r0, r3
 800d73e:	3710      	adds	r7, #16
 800d740:	46bd      	mov	sp, r7
 800d742:	bd80      	pop	{r7, pc}

0800d744 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d744:	b480      	push	{r7}
 800d746:	b085      	sub	sp, #20
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
 800d74c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800d74e:	2300      	movs	r3, #0
 800d750:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	2b00      	cmp	r3, #0
 800d756:	d006      	beq.n	800d766 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	683a      	ldr	r2, [r7, #0]
 800d75c:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800d760:	2300      	movs	r3, #0
 800d762:	73fb      	strb	r3, [r7, #15]
 800d764:	e001      	b.n	800d76a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d766:	2302      	movs	r3, #2
 800d768:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d76a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d76c:	4618      	mov	r0, r3
 800d76e:	3714      	adds	r7, #20
 800d770:	46bd      	mov	sp, r7
 800d772:	bc80      	pop	{r7}
 800d774:	4770      	bx	lr

0800d776 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800d776:	b580      	push	{r7, lr}
 800d778:	b082      	sub	sp, #8
 800d77a:	af00      	add	r7, sp, #0
 800d77c:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d77e:	6878      	ldr	r0, [r7, #4]
 800d780:	f001 fb4c 	bl	800ee1c <USBD_LL_Start>

  return USBD_OK;
 800d784:	2300      	movs	r3, #0
}
 800d786:	4618      	mov	r0, r3
 800d788:	3708      	adds	r7, #8
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}

0800d78e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800d78e:	b480      	push	{r7}
 800d790:	b083      	sub	sp, #12
 800d792:	af00      	add	r7, sp, #0
 800d794:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d796:	2300      	movs	r3, #0
}
 800d798:	4618      	mov	r0, r3
 800d79a:	370c      	adds	r7, #12
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bc80      	pop	{r7}
 800d7a0:	4770      	bx	lr

0800d7a2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d7a2:	b580      	push	{r7, lr}
 800d7a4:	b084      	sub	sp, #16
 800d7a6:	af00      	add	r7, sp, #0
 800d7a8:	6078      	str	r0, [r7, #4]
 800d7aa:	460b      	mov	r3, r1
 800d7ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800d7ae:	2302      	movs	r3, #2
 800d7b0:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d00c      	beq.n	800d7d6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	78fa      	ldrb	r2, [r7, #3]
 800d7c6:	4611      	mov	r1, r2
 800d7c8:	6878      	ldr	r0, [r7, #4]
 800d7ca:	4798      	blx	r3
 800d7cc:	4603      	mov	r3, r0
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d101      	bne.n	800d7d6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800d7d2:	2300      	movs	r3, #0
 800d7d4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800d7d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7d8:	4618      	mov	r0, r3
 800d7da:	3710      	adds	r7, #16
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	bd80      	pop	{r7, pc}

0800d7e0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b082      	sub	sp, #8
 800d7e4:	af00      	add	r7, sp, #0
 800d7e6:	6078      	str	r0, [r7, #4]
 800d7e8:	460b      	mov	r3, r1
 800d7ea:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d7f2:	685b      	ldr	r3, [r3, #4]
 800d7f4:	78fa      	ldrb	r2, [r7, #3]
 800d7f6:	4611      	mov	r1, r2
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	4798      	blx	r3
  return USBD_OK;
 800d7fc:	2300      	movs	r3, #0
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	3708      	adds	r7, #8
 800d802:	46bd      	mov	sp, r7
 800d804:	bd80      	pop	{r7, pc}

0800d806 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d806:	b580      	push	{r7, lr}
 800d808:	b082      	sub	sp, #8
 800d80a:	af00      	add	r7, sp, #0
 800d80c:	6078      	str	r0, [r7, #4]
 800d80e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d816:	6839      	ldr	r1, [r7, #0]
 800d818:	4618      	mov	r0, r3
 800d81a:	f000 fe62 	bl	800e4e2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	2201      	movs	r2, #1
 800d822:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800d82c:	461a      	mov	r2, r3
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800d83a:	f003 031f 	and.w	r3, r3, #31
 800d83e:	2b02      	cmp	r3, #2
 800d840:	d016      	beq.n	800d870 <USBD_LL_SetupStage+0x6a>
 800d842:	2b02      	cmp	r3, #2
 800d844:	d81c      	bhi.n	800d880 <USBD_LL_SetupStage+0x7a>
 800d846:	2b00      	cmp	r3, #0
 800d848:	d002      	beq.n	800d850 <USBD_LL_SetupStage+0x4a>
 800d84a:	2b01      	cmp	r3, #1
 800d84c:	d008      	beq.n	800d860 <USBD_LL_SetupStage+0x5a>
 800d84e:	e017      	b.n	800d880 <USBD_LL_SetupStage+0x7a>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d856:	4619      	mov	r1, r3
 800d858:	6878      	ldr	r0, [r7, #4]
 800d85a:	f000 f9c5 	bl	800dbe8 <USBD_StdDevReq>
    break;
 800d85e:	e01a      	b.n	800d896 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d866:	4619      	mov	r1, r3
 800d868:	6878      	ldr	r0, [r7, #4]
 800d86a:	f000 fa27 	bl	800dcbc <USBD_StdItfReq>
    break;
 800d86e:	e012      	b.n	800d896 <USBD_LL_SetupStage+0x90>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800d876:	4619      	mov	r1, r3
 800d878:	6878      	ldr	r0, [r7, #4]
 800d87a:	f000 fa67 	bl	800dd4c <USBD_StdEPReq>
    break;
 800d87e:	e00a      	b.n	800d896 <USBD_LL_SetupStage+0x90>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800d886:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d88a:	b2db      	uxtb	r3, r3
 800d88c:	4619      	mov	r1, r3
 800d88e:	6878      	ldr	r0, [r7, #4]
 800d890:	f001 fb24 	bl	800eedc <USBD_LL_StallEP>
    break;
 800d894:	bf00      	nop
  }

  return USBD_OK;
 800d896:	2300      	movs	r3, #0
}
 800d898:	4618      	mov	r0, r3
 800d89a:	3708      	adds	r7, #8
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b086      	sub	sp, #24
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	60f8      	str	r0, [r7, #12]
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	607a      	str	r2, [r7, #4]
 800d8ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800d8ae:	7afb      	ldrb	r3, [r7, #11]
 800d8b0:	2b00      	cmp	r3, #0
 800d8b2:	d14b      	bne.n	800d94c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800d8ba:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d8c2:	2b03      	cmp	r3, #3
 800d8c4:	d134      	bne.n	800d930 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800d8c6:	697b      	ldr	r3, [r7, #20]
 800d8c8:	68da      	ldr	r2, [r3, #12]
 800d8ca:	697b      	ldr	r3, [r7, #20]
 800d8cc:	691b      	ldr	r3, [r3, #16]
 800d8ce:	429a      	cmp	r2, r3
 800d8d0:	d919      	bls.n	800d906 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800d8d2:	697b      	ldr	r3, [r7, #20]
 800d8d4:	68da      	ldr	r2, [r3, #12]
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	691b      	ldr	r3, [r3, #16]
 800d8da:	1ad2      	subs	r2, r2, r3
 800d8dc:	697b      	ldr	r3, [r7, #20]
 800d8de:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	68da      	ldr	r2, [r3, #12]
 800d8e4:	697b      	ldr	r3, [r7, #20]
 800d8e6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800d8e8:	429a      	cmp	r2, r3
 800d8ea:	d203      	bcs.n	800d8f4 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d8ec:	697b      	ldr	r3, [r7, #20]
 800d8ee:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800d8f0:	b29b      	uxth	r3, r3
 800d8f2:	e002      	b.n	800d8fa <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d8f4:	697b      	ldr	r3, [r7, #20]
 800d8f6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	461a      	mov	r2, r3
 800d8fc:	6879      	ldr	r1, [r7, #4]
 800d8fe:	68f8      	ldr	r0, [r7, #12]
 800d900:	f000 fee1 	bl	800e6c6 <USBD_CtlContinueRx>
 800d904:	e038      	b.n	800d978 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d90c:	691b      	ldr	r3, [r3, #16]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d00a      	beq.n	800d928 <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800d918:	2b03      	cmp	r3, #3
 800d91a:	d105      	bne.n	800d928 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d922:	691b      	ldr	r3, [r3, #16]
 800d924:	68f8      	ldr	r0, [r7, #12]
 800d926:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d928:	68f8      	ldr	r0, [r7, #12]
 800d92a:	f000 fede 	bl	800e6ea <USBD_CtlSendStatus>
 800d92e:	e023      	b.n	800d978 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d930:	68fb      	ldr	r3, [r7, #12]
 800d932:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d936:	2b05      	cmp	r3, #5
 800d938:	d11e      	bne.n	800d978 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2200      	movs	r2, #0
 800d93e:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800d942:	2100      	movs	r1, #0
 800d944:	68f8      	ldr	r0, [r7, #12]
 800d946:	f001 fac9 	bl	800eedc <USBD_LL_StallEP>
 800d94a:	e015      	b.n	800d978 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d952:	699b      	ldr	r3, [r3, #24]
 800d954:	2b00      	cmp	r3, #0
 800d956:	d00d      	beq.n	800d974 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800d95e:	2b03      	cmp	r3, #3
 800d960:	d108      	bne.n	800d974 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800d968:	699b      	ldr	r3, [r3, #24]
 800d96a:	7afa      	ldrb	r2, [r7, #11]
 800d96c:	4611      	mov	r1, r2
 800d96e:	68f8      	ldr	r0, [r7, #12]
 800d970:	4798      	blx	r3
 800d972:	e001      	b.n	800d978 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800d974:	2302      	movs	r3, #2
 800d976:	e000      	b.n	800d97a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800d978:	2300      	movs	r3, #0
}
 800d97a:	4618      	mov	r0, r3
 800d97c:	3718      	adds	r7, #24
 800d97e:	46bd      	mov	sp, r7
 800d980:	bd80      	pop	{r7, pc}

0800d982 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800d982:	b580      	push	{r7, lr}
 800d984:	b086      	sub	sp, #24
 800d986:	af00      	add	r7, sp, #0
 800d988:	60f8      	str	r0, [r7, #12]
 800d98a:	460b      	mov	r3, r1
 800d98c:	607a      	str	r2, [r7, #4]
 800d98e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800d990:	7afb      	ldrb	r3, [r7, #11]
 800d992:	2b00      	cmp	r3, #0
 800d994:	d17f      	bne.n	800da96 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	3314      	adds	r3, #20
 800d99a:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800d9a2:	2b02      	cmp	r3, #2
 800d9a4:	d15c      	bne.n	800da60 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800d9a6:	697b      	ldr	r3, [r7, #20]
 800d9a8:	68da      	ldr	r2, [r3, #12]
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	691b      	ldr	r3, [r3, #16]
 800d9ae:	429a      	cmp	r2, r3
 800d9b0:	d915      	bls.n	800d9de <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	68da      	ldr	r2, [r3, #12]
 800d9b6:	697b      	ldr	r3, [r7, #20]
 800d9b8:	691b      	ldr	r3, [r3, #16]
 800d9ba:	1ad2      	subs	r2, r2, r3
 800d9bc:	697b      	ldr	r3, [r7, #20]
 800d9be:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800d9c0:	697b      	ldr	r3, [r7, #20]
 800d9c2:	68db      	ldr	r3, [r3, #12]
 800d9c4:	b29b      	uxth	r3, r3
 800d9c6:	461a      	mov	r2, r3
 800d9c8:	6879      	ldr	r1, [r7, #4]
 800d9ca:	68f8      	ldr	r0, [r7, #12]
 800d9cc:	f000 fe4b 	bl	800e666 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	2100      	movs	r1, #0
 800d9d6:	68f8      	ldr	r0, [r7, #12]
 800d9d8:	f001 fb2c 	bl	800f034 <USBD_LL_PrepareReceive>
 800d9dc:	e04e      	b.n	800da7c <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800d9de:	697b      	ldr	r3, [r7, #20]
 800d9e0:	689b      	ldr	r3, [r3, #8]
 800d9e2:	697a      	ldr	r2, [r7, #20]
 800d9e4:	6912      	ldr	r2, [r2, #16]
 800d9e6:	fbb3 f1f2 	udiv	r1, r3, r2
 800d9ea:	fb01 f202 	mul.w	r2, r1, r2
 800d9ee:	1a9b      	subs	r3, r3, r2
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d11c      	bne.n	800da2e <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800d9f4:	697b      	ldr	r3, [r7, #20]
 800d9f6:	689a      	ldr	r2, [r3, #8]
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800d9fc:	429a      	cmp	r2, r3
 800d9fe:	d316      	bcc.n	800da2e <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800da00:	697b      	ldr	r3, [r7, #20]
 800da02:	689a      	ldr	r2, [r3, #8]
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800da0a:	429a      	cmp	r2, r3
 800da0c:	d20f      	bcs.n	800da2e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800da0e:	2200      	movs	r2, #0
 800da10:	2100      	movs	r1, #0
 800da12:	68f8      	ldr	r0, [r7, #12]
 800da14:	f000 fe27 	bl	800e666 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	2200      	movs	r2, #0
 800da1c:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800da20:	2300      	movs	r3, #0
 800da22:	2200      	movs	r2, #0
 800da24:	2100      	movs	r1, #0
 800da26:	68f8      	ldr	r0, [r7, #12]
 800da28:	f001 fb04 	bl	800f034 <USBD_LL_PrepareReceive>
 800da2c:	e026      	b.n	800da7c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800da34:	68db      	ldr	r3, [r3, #12]
 800da36:	2b00      	cmp	r3, #0
 800da38:	d00a      	beq.n	800da50 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800da40:	2b03      	cmp	r3, #3
 800da42:	d105      	bne.n	800da50 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800da4a:	68db      	ldr	r3, [r3, #12]
 800da4c:	68f8      	ldr	r0, [r7, #12]
 800da4e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800da50:	2180      	movs	r1, #128	; 0x80
 800da52:	68f8      	ldr	r0, [r7, #12]
 800da54:	f001 fa42 	bl	800eedc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800da58:	68f8      	ldr	r0, [r7, #12]
 800da5a:	f000 fe59 	bl	800e710 <USBD_CtlReceiveStatus>
 800da5e:	e00d      	b.n	800da7c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800da66:	2b04      	cmp	r3, #4
 800da68:	d004      	beq.n	800da74 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800da70:	2b00      	cmp	r3, #0
 800da72:	d103      	bne.n	800da7c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800da74:	2180      	movs	r1, #128	; 0x80
 800da76:	68f8      	ldr	r0, [r7, #12]
 800da78:	f001 fa30 	bl	800eedc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800da82:	2b01      	cmp	r3, #1
 800da84:	d11d      	bne.n	800dac2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800da86:	68f8      	ldr	r0, [r7, #12]
 800da88:	f7ff fe81 	bl	800d78e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	2200      	movs	r2, #0
 800da90:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800da94:	e015      	b.n	800dac2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800da96:	68fb      	ldr	r3, [r7, #12]
 800da98:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800da9c:	695b      	ldr	r3, [r3, #20]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d00d      	beq.n	800dabe <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800daa8:	2b03      	cmp	r3, #3
 800daaa:	d108      	bne.n	800dabe <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dab2:	695b      	ldr	r3, [r3, #20]
 800dab4:	7afa      	ldrb	r2, [r7, #11]
 800dab6:	4611      	mov	r1, r2
 800dab8:	68f8      	ldr	r0, [r7, #12]
 800daba:	4798      	blx	r3
 800dabc:	e001      	b.n	800dac2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dabe:	2302      	movs	r3, #2
 800dac0:	e000      	b.n	800dac4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800dac2:	2300      	movs	r3, #0
}
 800dac4:	4618      	mov	r0, r3
 800dac6:	3718      	adds	r7, #24
 800dac8:	46bd      	mov	sp, r7
 800daca:	bd80      	pop	{r7, pc}

0800dacc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b082      	sub	sp, #8
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dad4:	2340      	movs	r3, #64	; 0x40
 800dad6:	2200      	movs	r2, #0
 800dad8:	2100      	movs	r1, #0
 800dada:	6878      	ldr	r0, [r7, #4]
 800dadc:	f001 f9b9 	bl	800ee52 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	2201      	movs	r2, #1
 800dae4:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	2240      	movs	r2, #64	; 0x40
 800daec:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800daf0:	2340      	movs	r3, #64	; 0x40
 800daf2:	2200      	movs	r2, #0
 800daf4:	2180      	movs	r1, #128	; 0x80
 800daf6:	6878      	ldr	r0, [r7, #4]
 800daf8:	f001 f9ab 	bl	800ee52 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	2201      	movs	r2, #1
 800db00:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800db02:	687b      	ldr	r3, [r7, #4]
 800db04:	2240      	movs	r2, #64	; 0x40
 800db06:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	2201      	movs	r2, #1
 800db0c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	2200      	movs	r2, #0
 800db14:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	2200      	movs	r2, #0
 800db1c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	2200      	movs	r2, #0
 800db22:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d009      	beq.n	800db44 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800db36:	685b      	ldr	r3, [r3, #4]
 800db38:	687a      	ldr	r2, [r7, #4]
 800db3a:	6852      	ldr	r2, [r2, #4]
 800db3c:	b2d2      	uxtb	r2, r2
 800db3e:	4611      	mov	r1, r2
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	4798      	blx	r3
  }

  return USBD_OK;
 800db44:	2300      	movs	r3, #0
}
 800db46:	4618      	mov	r0, r3
 800db48:	3708      	adds	r7, #8
 800db4a:	46bd      	mov	sp, r7
 800db4c:	bd80      	pop	{r7, pc}

0800db4e <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800db4e:	b480      	push	{r7}
 800db50:	b083      	sub	sp, #12
 800db52:	af00      	add	r7, sp, #0
 800db54:	6078      	str	r0, [r7, #4]
 800db56:	460b      	mov	r3, r1
 800db58:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	78fa      	ldrb	r2, [r7, #3]
 800db5e:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800db60:	2300      	movs	r3, #0
}
 800db62:	4618      	mov	r0, r3
 800db64:	370c      	adds	r7, #12
 800db66:	46bd      	mov	sp, r7
 800db68:	bc80      	pop	{r7}
 800db6a:	4770      	bx	lr

0800db6c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800db6c:	b480      	push	{r7}
 800db6e:	b083      	sub	sp, #12
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	2204      	movs	r2, #4
 800db84:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800db88:	2300      	movs	r3, #0
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	370c      	adds	r7, #12
 800db8e:	46bd      	mov	sp, r7
 800db90:	bc80      	pop	{r7}
 800db92:	4770      	bx	lr

0800db94 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800db94:	b480      	push	{r7}
 800db96:	b083      	sub	sp, #12
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800dba8:	2300      	movs	r3, #0
}
 800dbaa:	4618      	mov	r0, r3
 800dbac:	370c      	adds	r7, #12
 800dbae:	46bd      	mov	sp, r7
 800dbb0:	bc80      	pop	{r7}
 800dbb2:	4770      	bx	lr

0800dbb4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800dbb4:	b580      	push	{r7, lr}
 800dbb6:	b082      	sub	sp, #8
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dbc2:	2b03      	cmp	r3, #3
 800dbc4:	d10b      	bne.n	800dbde <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dbcc:	69db      	ldr	r3, [r3, #28]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d005      	beq.n	800dbde <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dbd8:	69db      	ldr	r3, [r3, #28]
 800dbda:	6878      	ldr	r0, [r7, #4]
 800dbdc:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800dbde:	2300      	movs	r3, #0
}
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	3708      	adds	r7, #8
 800dbe4:	46bd      	mov	sp, r7
 800dbe6:	bd80      	pop	{r7, pc}

0800dbe8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	b084      	sub	sp, #16
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	6078      	str	r0, [r7, #4]
 800dbf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	781b      	ldrb	r3, [r3, #0]
 800dbfa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dbfe:	2b40      	cmp	r3, #64	; 0x40
 800dc00:	d005      	beq.n	800dc0e <USBD_StdDevReq+0x26>
 800dc02:	2b40      	cmp	r3, #64	; 0x40
 800dc04:	d84f      	bhi.n	800dca6 <USBD_StdDevReq+0xbe>
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d009      	beq.n	800dc1e <USBD_StdDevReq+0x36>
 800dc0a:	2b20      	cmp	r3, #32
 800dc0c:	d14b      	bne.n	800dca6 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dc14:	689b      	ldr	r3, [r3, #8]
 800dc16:	6839      	ldr	r1, [r7, #0]
 800dc18:	6878      	ldr	r0, [r7, #4]
 800dc1a:	4798      	blx	r3
    break;
 800dc1c:	e048      	b.n	800dcb0 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	785b      	ldrb	r3, [r3, #1]
 800dc22:	2b09      	cmp	r3, #9
 800dc24:	d839      	bhi.n	800dc9a <USBD_StdDevReq+0xb2>
 800dc26:	a201      	add	r2, pc, #4	; (adr r2, 800dc2c <USBD_StdDevReq+0x44>)
 800dc28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc2c:	0800dc7d 	.word	0x0800dc7d
 800dc30:	0800dc91 	.word	0x0800dc91
 800dc34:	0800dc9b 	.word	0x0800dc9b
 800dc38:	0800dc87 	.word	0x0800dc87
 800dc3c:	0800dc9b 	.word	0x0800dc9b
 800dc40:	0800dc5f 	.word	0x0800dc5f
 800dc44:	0800dc55 	.word	0x0800dc55
 800dc48:	0800dc9b 	.word	0x0800dc9b
 800dc4c:	0800dc73 	.word	0x0800dc73
 800dc50:	0800dc69 	.word	0x0800dc69
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800dc54:	6839      	ldr	r1, [r7, #0]
 800dc56:	6878      	ldr	r0, [r7, #4]
 800dc58:	f000 f9da 	bl	800e010 <USBD_GetDescriptor>
      break;
 800dc5c:	e022      	b.n	800dca4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800dc5e:	6839      	ldr	r1, [r7, #0]
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 facf 	bl	800e204 <USBD_SetAddress>
      break;
 800dc66:	e01d      	b.n	800dca4 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800dc68:	6839      	ldr	r1, [r7, #0]
 800dc6a:	6878      	ldr	r0, [r7, #4]
 800dc6c:	f000 fb0e 	bl	800e28c <USBD_SetConfig>
      break;
 800dc70:	e018      	b.n	800dca4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800dc72:	6839      	ldr	r1, [r7, #0]
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 fb97 	bl	800e3a8 <USBD_GetConfig>
      break;
 800dc7a:	e013      	b.n	800dca4 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800dc7c:	6839      	ldr	r1, [r7, #0]
 800dc7e:	6878      	ldr	r0, [r7, #4]
 800dc80:	f000 fbc7 	bl	800e412 <USBD_GetStatus>
      break;
 800dc84:	e00e      	b.n	800dca4 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800dc86:	6839      	ldr	r1, [r7, #0]
 800dc88:	6878      	ldr	r0, [r7, #4]
 800dc8a:	f000 fbf5 	bl	800e478 <USBD_SetFeature>
      break;
 800dc8e:	e009      	b.n	800dca4 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800dc90:	6839      	ldr	r1, [r7, #0]
 800dc92:	6878      	ldr	r0, [r7, #4]
 800dc94:	f000 fc04 	bl	800e4a0 <USBD_ClrFeature>
      break;
 800dc98:	e004      	b.n	800dca4 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800dc9a:	6839      	ldr	r1, [r7, #0]
 800dc9c:	6878      	ldr	r0, [r7, #4]
 800dc9e:	f000 fc5c 	bl	800e55a <USBD_CtlError>
      break;
 800dca2:	bf00      	nop
    }
    break;
 800dca4:	e004      	b.n	800dcb0 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800dca6:	6839      	ldr	r1, [r7, #0]
 800dca8:	6878      	ldr	r0, [r7, #4]
 800dcaa:	f000 fc56 	bl	800e55a <USBD_CtlError>
    break;
 800dcae:	bf00      	nop
  }

  return ret;
 800dcb0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	3710      	adds	r7, #16
 800dcb6:	46bd      	mov	sp, r7
 800dcb8:	bd80      	pop	{r7, pc}
 800dcba:	bf00      	nop

0800dcbc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800dcbc:	b580      	push	{r7, lr}
 800dcbe:	b084      	sub	sp, #16
 800dcc0:	af00      	add	r7, sp, #0
 800dcc2:	6078      	str	r0, [r7, #4]
 800dcc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dcca:	683b      	ldr	r3, [r7, #0]
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dcd2:	2b40      	cmp	r3, #64	; 0x40
 800dcd4:	d005      	beq.n	800dce2 <USBD_StdItfReq+0x26>
 800dcd6:	2b40      	cmp	r3, #64	; 0x40
 800dcd8:	d82e      	bhi.n	800dd38 <USBD_StdItfReq+0x7c>
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d001      	beq.n	800dce2 <USBD_StdItfReq+0x26>
 800dcde:	2b20      	cmp	r3, #32
 800dce0:	d12a      	bne.n	800dd38 <USBD_StdItfReq+0x7c>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800dce8:	3b01      	subs	r3, #1
 800dcea:	2b02      	cmp	r3, #2
 800dcec:	d81d      	bhi.n	800dd2a <USBD_StdItfReq+0x6e>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	889b      	ldrh	r3, [r3, #4]
 800dcf2:	b2db      	uxtb	r3, r3
 800dcf4:	2b01      	cmp	r3, #1
 800dcf6:	d813      	bhi.n	800dd20 <USBD_StdItfReq+0x64>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dcfe:	689b      	ldr	r3, [r3, #8]
 800dd00:	6839      	ldr	r1, [r7, #0]
 800dd02:	6878      	ldr	r0, [r7, #4]
 800dd04:	4798      	blx	r3
 800dd06:	4603      	mov	r3, r0
 800dd08:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	88db      	ldrh	r3, [r3, #6]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d110      	bne.n	800dd34 <USBD_StdItfReq+0x78>
 800dd12:	7bfb      	ldrb	r3, [r7, #15]
 800dd14:	2b00      	cmp	r3, #0
 800dd16:	d10d      	bne.n	800dd34 <USBD_StdItfReq+0x78>
        {
          USBD_CtlSendStatus(pdev);
 800dd18:	6878      	ldr	r0, [r7, #4]
 800dd1a:	f000 fce6 	bl	800e6ea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800dd1e:	e009      	b.n	800dd34 <USBD_StdItfReq+0x78>
        USBD_CtlError(pdev, req);
 800dd20:	6839      	ldr	r1, [r7, #0]
 800dd22:	6878      	ldr	r0, [r7, #4]
 800dd24:	f000 fc19 	bl	800e55a <USBD_CtlError>
      break;
 800dd28:	e004      	b.n	800dd34 <USBD_StdItfReq+0x78>

    default:
      USBD_CtlError(pdev, req);
 800dd2a:	6839      	ldr	r1, [r7, #0]
 800dd2c:	6878      	ldr	r0, [r7, #4]
 800dd2e:	f000 fc14 	bl	800e55a <USBD_CtlError>
      break;
 800dd32:	e000      	b.n	800dd36 <USBD_StdItfReq+0x7a>
      break;
 800dd34:	bf00      	nop
    }
    break;
 800dd36:	e004      	b.n	800dd42 <USBD_StdItfReq+0x86>

  default:
    USBD_CtlError(pdev, req);
 800dd38:	6839      	ldr	r1, [r7, #0]
 800dd3a:	6878      	ldr	r0, [r7, #4]
 800dd3c:	f000 fc0d 	bl	800e55a <USBD_CtlError>
    break;
 800dd40:	bf00      	nop
  }

  return USBD_OK;
 800dd42:	2300      	movs	r3, #0
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	3710      	adds	r7, #16
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bd80      	pop	{r7, pc}

0800dd4c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b084      	sub	sp, #16
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	6078      	str	r0, [r7, #4]
 800dd54:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800dd56:	2300      	movs	r3, #0
 800dd58:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800dd5a:	683b      	ldr	r3, [r7, #0]
 800dd5c:	889b      	ldrh	r3, [r3, #4]
 800dd5e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd60:	683b      	ldr	r3, [r7, #0]
 800dd62:	781b      	ldrb	r3, [r3, #0]
 800dd64:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dd68:	2b40      	cmp	r3, #64	; 0x40
 800dd6a:	d007      	beq.n	800dd7c <USBD_StdEPReq+0x30>
 800dd6c:	2b40      	cmp	r3, #64	; 0x40
 800dd6e:	f200 8144 	bhi.w	800dffa <USBD_StdEPReq+0x2ae>
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d00a      	beq.n	800dd8c <USBD_StdEPReq+0x40>
 800dd76:	2b20      	cmp	r3, #32
 800dd78:	f040 813f 	bne.w	800dffa <USBD_StdEPReq+0x2ae>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dd82:	689b      	ldr	r3, [r3, #8]
 800dd84:	6839      	ldr	r1, [r7, #0]
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	4798      	blx	r3
    break;
 800dd8a:	e13b      	b.n	800e004 <USBD_StdEPReq+0x2b8>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800dd8c:	683b      	ldr	r3, [r7, #0]
 800dd8e:	781b      	ldrb	r3, [r3, #0]
 800dd90:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dd94:	2b20      	cmp	r3, #32
 800dd96:	d10a      	bne.n	800ddae <USBD_StdEPReq+0x62>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800dd9e:	689b      	ldr	r3, [r3, #8]
 800dda0:	6839      	ldr	r1, [r7, #0]
 800dda2:	6878      	ldr	r0, [r7, #4]
 800dda4:	4798      	blx	r3
 800dda6:	4603      	mov	r3, r0
 800dda8:	73fb      	strb	r3, [r7, #15]

      return ret;
 800ddaa:	7bfb      	ldrb	r3, [r7, #15]
 800ddac:	e12b      	b.n	800e006 <USBD_StdEPReq+0x2ba>
    }

    switch (req->bRequest)
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	785b      	ldrb	r3, [r3, #1]
 800ddb2:	2b03      	cmp	r3, #3
 800ddb4:	d007      	beq.n	800ddc6 <USBD_StdEPReq+0x7a>
 800ddb6:	2b03      	cmp	r3, #3
 800ddb8:	f300 8119 	bgt.w	800dfee <USBD_StdEPReq+0x2a2>
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d072      	beq.n	800dea6 <USBD_StdEPReq+0x15a>
 800ddc0:	2b01      	cmp	r3, #1
 800ddc2:	d03a      	beq.n	800de3a <USBD_StdEPReq+0xee>
 800ddc4:	e113      	b.n	800dfee <USBD_StdEPReq+0x2a2>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ddcc:	2b02      	cmp	r3, #2
 800ddce:	d002      	beq.n	800ddd6 <USBD_StdEPReq+0x8a>
 800ddd0:	2b03      	cmp	r3, #3
 800ddd2:	d015      	beq.n	800de00 <USBD_StdEPReq+0xb4>
 800ddd4:	e02b      	b.n	800de2e <USBD_StdEPReq+0xe2>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ddd6:	7bbb      	ldrb	r3, [r7, #14]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d00c      	beq.n	800ddf6 <USBD_StdEPReq+0xaa>
 800dddc:	7bbb      	ldrb	r3, [r7, #14]
 800ddde:	2b80      	cmp	r3, #128	; 0x80
 800dde0:	d009      	beq.n	800ddf6 <USBD_StdEPReq+0xaa>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800dde2:	7bbb      	ldrb	r3, [r7, #14]
 800dde4:	4619      	mov	r1, r3
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f001 f878 	bl	800eedc <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800ddec:	2180      	movs	r1, #128	; 0x80
 800ddee:	6878      	ldr	r0, [r7, #4]
 800ddf0:	f001 f874 	bl	800eedc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ddf4:	e020      	b.n	800de38 <USBD_StdEPReq+0xec>
          USBD_CtlError(pdev, req);
 800ddf6:	6839      	ldr	r1, [r7, #0]
 800ddf8:	6878      	ldr	r0, [r7, #4]
 800ddfa:	f000 fbae 	bl	800e55a <USBD_CtlError>
        break;
 800ddfe:	e01b      	b.n	800de38 <USBD_StdEPReq+0xec>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	885b      	ldrh	r3, [r3, #2]
 800de04:	2b00      	cmp	r3, #0
 800de06:	d10e      	bne.n	800de26 <USBD_StdEPReq+0xda>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800de08:	7bbb      	ldrb	r3, [r7, #14]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d00b      	beq.n	800de26 <USBD_StdEPReq+0xda>
 800de0e:	7bbb      	ldrb	r3, [r7, #14]
 800de10:	2b80      	cmp	r3, #128	; 0x80
 800de12:	d008      	beq.n	800de26 <USBD_StdEPReq+0xda>
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	88db      	ldrh	r3, [r3, #6]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d104      	bne.n	800de26 <USBD_StdEPReq+0xda>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800de1c:	7bbb      	ldrb	r3, [r7, #14]
 800de1e:	4619      	mov	r1, r3
 800de20:	6878      	ldr	r0, [r7, #4]
 800de22:	f001 f85b 	bl	800eedc <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800de26:	6878      	ldr	r0, [r7, #4]
 800de28:	f000 fc5f 	bl	800e6ea <USBD_CtlSendStatus>

        break;
 800de2c:	e004      	b.n	800de38 <USBD_StdEPReq+0xec>

      default:
        USBD_CtlError(pdev, req);
 800de2e:	6839      	ldr	r1, [r7, #0]
 800de30:	6878      	ldr	r0, [r7, #4]
 800de32:	f000 fb92 	bl	800e55a <USBD_CtlError>
        break;
 800de36:	bf00      	nop
      }
      break;
 800de38:	e0de      	b.n	800dff8 <USBD_StdEPReq+0x2ac>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800de40:	2b02      	cmp	r3, #2
 800de42:	d002      	beq.n	800de4a <USBD_StdEPReq+0xfe>
 800de44:	2b03      	cmp	r3, #3
 800de46:	d015      	beq.n	800de74 <USBD_StdEPReq+0x128>
 800de48:	e026      	b.n	800de98 <USBD_StdEPReq+0x14c>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de4a:	7bbb      	ldrb	r3, [r7, #14]
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d00c      	beq.n	800de6a <USBD_StdEPReq+0x11e>
 800de50:	7bbb      	ldrb	r3, [r7, #14]
 800de52:	2b80      	cmp	r3, #128	; 0x80
 800de54:	d009      	beq.n	800de6a <USBD_StdEPReq+0x11e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800de56:	7bbb      	ldrb	r3, [r7, #14]
 800de58:	4619      	mov	r1, r3
 800de5a:	6878      	ldr	r0, [r7, #4]
 800de5c:	f001 f83e 	bl	800eedc <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800de60:	2180      	movs	r1, #128	; 0x80
 800de62:	6878      	ldr	r0, [r7, #4]
 800de64:	f001 f83a 	bl	800eedc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800de68:	e01c      	b.n	800dea4 <USBD_StdEPReq+0x158>
          USBD_CtlError(pdev, req);
 800de6a:	6839      	ldr	r1, [r7, #0]
 800de6c:	6878      	ldr	r0, [r7, #4]
 800de6e:	f000 fb74 	bl	800e55a <USBD_CtlError>
        break;
 800de72:	e017      	b.n	800dea4 <USBD_StdEPReq+0x158>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	885b      	ldrh	r3, [r3, #2]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d112      	bne.n	800dea2 <USBD_StdEPReq+0x156>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800de7c:	7bbb      	ldrb	r3, [r7, #14]
 800de7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de82:	2b00      	cmp	r3, #0
 800de84:	d004      	beq.n	800de90 <USBD_StdEPReq+0x144>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800de86:	7bbb      	ldrb	r3, [r7, #14]
 800de88:	4619      	mov	r1, r3
 800de8a:	6878      	ldr	r0, [r7, #4]
 800de8c:	f001 f845 	bl	800ef1a <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800de90:	6878      	ldr	r0, [r7, #4]
 800de92:	f000 fc2a 	bl	800e6ea <USBD_CtlSendStatus>
        }
        break;
 800de96:	e004      	b.n	800dea2 <USBD_StdEPReq+0x156>

      default:
        USBD_CtlError(pdev, req);
 800de98:	6839      	ldr	r1, [r7, #0]
 800de9a:	6878      	ldr	r0, [r7, #4]
 800de9c:	f000 fb5d 	bl	800e55a <USBD_CtlError>
        break;
 800dea0:	e000      	b.n	800dea4 <USBD_StdEPReq+0x158>
        break;
 800dea2:	bf00      	nop
      }
      break;
 800dea4:	e0a8      	b.n	800dff8 <USBD_StdEPReq+0x2ac>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800deac:	2b02      	cmp	r3, #2
 800deae:	d002      	beq.n	800deb6 <USBD_StdEPReq+0x16a>
 800deb0:	2b03      	cmp	r3, #3
 800deb2:	d031      	beq.n	800df18 <USBD_StdEPReq+0x1cc>
 800deb4:	e095      	b.n	800dfe2 <USBD_StdEPReq+0x296>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800deb6:	7bbb      	ldrb	r3, [r7, #14]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d007      	beq.n	800decc <USBD_StdEPReq+0x180>
 800debc:	7bbb      	ldrb	r3, [r7, #14]
 800debe:	2b80      	cmp	r3, #128	; 0x80
 800dec0:	d004      	beq.n	800decc <USBD_StdEPReq+0x180>
        {
          USBD_CtlError(pdev, req);
 800dec2:	6839      	ldr	r1, [r7, #0]
 800dec4:	6878      	ldr	r0, [r7, #4]
 800dec6:	f000 fb48 	bl	800e55a <USBD_CtlError>
          break;
 800deca:	e08f      	b.n	800dfec <USBD_StdEPReq+0x2a0>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800decc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	da0b      	bge.n	800deec <USBD_StdEPReq+0x1a0>
 800ded4:	7bbb      	ldrb	r3, [r7, #14]
 800ded6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800deda:	4613      	mov	r3, r2
 800dedc:	009b      	lsls	r3, r3, #2
 800dede:	4413      	add	r3, r2
 800dee0:	009b      	lsls	r3, r3, #2
 800dee2:	3310      	adds	r3, #16
 800dee4:	687a      	ldr	r2, [r7, #4]
 800dee6:	4413      	add	r3, r2
 800dee8:	3304      	adds	r3, #4
 800deea:	e00a      	b.n	800df02 <USBD_StdEPReq+0x1b6>
          &pdev->ep_out[ep_addr & 0x7FU];
 800deec:	7bbb      	ldrb	r3, [r7, #14]
 800deee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800def2:	4613      	mov	r3, r2
 800def4:	009b      	lsls	r3, r3, #2
 800def6:	4413      	add	r3, r2
 800def8:	009b      	lsls	r3, r3, #2
 800defa:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800defe:	687a      	ldr	r2, [r7, #4]
 800df00:	4413      	add	r3, r2
 800df02:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800df04:	68bb      	ldr	r3, [r7, #8]
 800df06:	2200      	movs	r2, #0
 800df08:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	2202      	movs	r2, #2
 800df0e:	4619      	mov	r1, r3
 800df10:	6878      	ldr	r0, [r7, #4]
 800df12:	f000 fb8c 	bl	800e62e <USBD_CtlSendData>
          break;
 800df16:	e069      	b.n	800dfec <USBD_StdEPReq+0x2a0>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800df18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	da11      	bge.n	800df44 <USBD_StdEPReq+0x1f8>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800df20:	7bbb      	ldrb	r3, [r7, #14]
 800df22:	f003 020f 	and.w	r2, r3, #15
 800df26:	6879      	ldr	r1, [r7, #4]
 800df28:	4613      	mov	r3, r2
 800df2a:	009b      	lsls	r3, r3, #2
 800df2c:	4413      	add	r3, r2
 800df2e:	009b      	lsls	r3, r3, #2
 800df30:	440b      	add	r3, r1
 800df32:	3318      	adds	r3, #24
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	2b00      	cmp	r3, #0
 800df38:	d117      	bne.n	800df6a <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800df3a:	6839      	ldr	r1, [r7, #0]
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f000 fb0c 	bl	800e55a <USBD_CtlError>
            break;
 800df42:	e053      	b.n	800dfec <USBD_StdEPReq+0x2a0>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800df44:	7bbb      	ldrb	r3, [r7, #14]
 800df46:	f003 020f 	and.w	r2, r3, #15
 800df4a:	6879      	ldr	r1, [r7, #4]
 800df4c:	4613      	mov	r3, r2
 800df4e:	009b      	lsls	r3, r3, #2
 800df50:	4413      	add	r3, r2
 800df52:	009b      	lsls	r3, r3, #2
 800df54:	440b      	add	r3, r1
 800df56:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800df5a:	681b      	ldr	r3, [r3, #0]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d104      	bne.n	800df6a <USBD_StdEPReq+0x21e>
          {
            USBD_CtlError(pdev, req);
 800df60:	6839      	ldr	r1, [r7, #0]
 800df62:	6878      	ldr	r0, [r7, #4]
 800df64:	f000 faf9 	bl	800e55a <USBD_CtlError>
            break;
 800df68:	e040      	b.n	800dfec <USBD_StdEPReq+0x2a0>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800df6a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	da0b      	bge.n	800df8a <USBD_StdEPReq+0x23e>
 800df72:	7bbb      	ldrb	r3, [r7, #14]
 800df74:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df78:	4613      	mov	r3, r2
 800df7a:	009b      	lsls	r3, r3, #2
 800df7c:	4413      	add	r3, r2
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	3310      	adds	r3, #16
 800df82:	687a      	ldr	r2, [r7, #4]
 800df84:	4413      	add	r3, r2
 800df86:	3304      	adds	r3, #4
 800df88:	e00a      	b.n	800dfa0 <USBD_StdEPReq+0x254>
          &pdev->ep_out[ep_addr & 0x7FU];
 800df8a:	7bbb      	ldrb	r3, [r7, #14]
 800df8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800df90:	4613      	mov	r3, r2
 800df92:	009b      	lsls	r3, r3, #2
 800df94:	4413      	add	r3, r2
 800df96:	009b      	lsls	r3, r3, #2
 800df98:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800df9c:	687a      	ldr	r2, [r7, #4]
 800df9e:	4413      	add	r3, r2
 800dfa0:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800dfa2:	7bbb      	ldrb	r3, [r7, #14]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d002      	beq.n	800dfae <USBD_StdEPReq+0x262>
 800dfa8:	7bbb      	ldrb	r3, [r7, #14]
 800dfaa:	2b80      	cmp	r3, #128	; 0x80
 800dfac:	d103      	bne.n	800dfb6 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0000U;
 800dfae:	68bb      	ldr	r3, [r7, #8]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	601a      	str	r2, [r3, #0]
 800dfb4:	e00e      	b.n	800dfd4 <USBD_StdEPReq+0x288>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800dfb6:	7bbb      	ldrb	r3, [r7, #14]
 800dfb8:	4619      	mov	r1, r3
 800dfba:	6878      	ldr	r0, [r7, #4]
 800dfbc:	f000 ffcc 	bl	800ef58 <USBD_LL_IsStallEP>
 800dfc0:	4603      	mov	r3, r0
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d003      	beq.n	800dfce <USBD_StdEPReq+0x282>
          {
            pep->status = 0x0001U;
 800dfc6:	68bb      	ldr	r3, [r7, #8]
 800dfc8:	2201      	movs	r2, #1
 800dfca:	601a      	str	r2, [r3, #0]
 800dfcc:	e002      	b.n	800dfd4 <USBD_StdEPReq+0x288>
          }
          else
          {
            pep->status = 0x0000U;
 800dfce:	68bb      	ldr	r3, [r7, #8]
 800dfd0:	2200      	movs	r2, #0
 800dfd2:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800dfd4:	68bb      	ldr	r3, [r7, #8]
 800dfd6:	2202      	movs	r2, #2
 800dfd8:	4619      	mov	r1, r3
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f000 fb27 	bl	800e62e <USBD_CtlSendData>
          break;
 800dfe0:	e004      	b.n	800dfec <USBD_StdEPReq+0x2a0>

      default:
        USBD_CtlError(pdev, req);
 800dfe2:	6839      	ldr	r1, [r7, #0]
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f000 fab8 	bl	800e55a <USBD_CtlError>
        break;
 800dfea:	bf00      	nop
      }
      break;
 800dfec:	e004      	b.n	800dff8 <USBD_StdEPReq+0x2ac>

    default:
      USBD_CtlError(pdev, req);
 800dfee:	6839      	ldr	r1, [r7, #0]
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	f000 fab2 	bl	800e55a <USBD_CtlError>
      break;
 800dff6:	bf00      	nop
    }
    break;
 800dff8:	e004      	b.n	800e004 <USBD_StdEPReq+0x2b8>

  default:
    USBD_CtlError(pdev, req);
 800dffa:	6839      	ldr	r1, [r7, #0]
 800dffc:	6878      	ldr	r0, [r7, #4]
 800dffe:	f000 faac 	bl	800e55a <USBD_CtlError>
    break;
 800e002:	bf00      	nop
  }

  return ret;
 800e004:	7bfb      	ldrb	r3, [r7, #15]
}
 800e006:	4618      	mov	r0, r3
 800e008:	3710      	adds	r7, #16
 800e00a:	46bd      	mov	sp, r7
 800e00c:	bd80      	pop	{r7, pc}
	...

0800e010 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b084      	sub	sp, #16
 800e014:	af00      	add	r7, sp, #0
 800e016:	6078      	str	r0, [r7, #4]
 800e018:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800e01a:	683b      	ldr	r3, [r7, #0]
 800e01c:	885b      	ldrh	r3, [r3, #2]
 800e01e:	0a1b      	lsrs	r3, r3, #8
 800e020:	b29b      	uxth	r3, r3
 800e022:	3b01      	subs	r3, #1
 800e024:	2b06      	cmp	r3, #6
 800e026:	f200 80c9 	bhi.w	800e1bc <USBD_GetDescriptor+0x1ac>
 800e02a:	a201      	add	r2, pc, #4	; (adr r2, 800e030 <USBD_GetDescriptor+0x20>)
 800e02c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e030:	0800e04d 	.word	0x0800e04d
 800e034:	0800e065 	.word	0x0800e065
 800e038:	0800e0a5 	.word	0x0800e0a5
 800e03c:	0800e1bd 	.word	0x0800e1bd
 800e040:	0800e1bd 	.word	0x0800e1bd
 800e044:	0800e169 	.word	0x0800e169
 800e048:	0800e18f 	.word	0x0800e18f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	687a      	ldr	r2, [r7, #4]
 800e056:	7c12      	ldrb	r2, [r2, #16]
 800e058:	f107 010a 	add.w	r1, r7, #10
 800e05c:	4610      	mov	r0, r2
 800e05e:	4798      	blx	r3
 800e060:	60f8      	str	r0, [r7, #12]
    break;
 800e062:	e0b0      	b.n	800e1c6 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	7c1b      	ldrb	r3, [r3, #16]
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d10d      	bne.n	800e088 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e074:	f107 020a 	add.w	r2, r7, #10
 800e078:	4610      	mov	r0, r2
 800e07a:	4798      	blx	r3
 800e07c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	3301      	adds	r3, #1
 800e082:	2202      	movs	r2, #2
 800e084:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800e086:	e09e      	b.n	800e1c6 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e08e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e090:	f107 020a 	add.w	r2, r7, #10
 800e094:	4610      	mov	r0, r2
 800e096:	4798      	blx	r3
 800e098:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	3301      	adds	r3, #1
 800e09e:	2202      	movs	r2, #2
 800e0a0:	701a      	strb	r2, [r3, #0]
    break;
 800e0a2:	e090      	b.n	800e1c6 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	885b      	ldrh	r3, [r3, #2]
 800e0a8:	b2db      	uxtb	r3, r3
 800e0aa:	2b05      	cmp	r3, #5
 800e0ac:	d856      	bhi.n	800e15c <USBD_GetDescriptor+0x14c>
 800e0ae:	a201      	add	r2, pc, #4	; (adr r2, 800e0b4 <USBD_GetDescriptor+0xa4>)
 800e0b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0b4:	0800e0cd 	.word	0x0800e0cd
 800e0b8:	0800e0e5 	.word	0x0800e0e5
 800e0bc:	0800e0fd 	.word	0x0800e0fd
 800e0c0:	0800e115 	.word	0x0800e115
 800e0c4:	0800e12d 	.word	0x0800e12d
 800e0c8:	0800e145 	.word	0x0800e145
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e0d2:	685b      	ldr	r3, [r3, #4]
 800e0d4:	687a      	ldr	r2, [r7, #4]
 800e0d6:	7c12      	ldrb	r2, [r2, #16]
 800e0d8:	f107 010a 	add.w	r1, r7, #10
 800e0dc:	4610      	mov	r0, r2
 800e0de:	4798      	blx	r3
 800e0e0:	60f8      	str	r0, [r7, #12]
      break;
 800e0e2:	e040      	b.n	800e166 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e0ea:	689b      	ldr	r3, [r3, #8]
 800e0ec:	687a      	ldr	r2, [r7, #4]
 800e0ee:	7c12      	ldrb	r2, [r2, #16]
 800e0f0:	f107 010a 	add.w	r1, r7, #10
 800e0f4:	4610      	mov	r0, r2
 800e0f6:	4798      	blx	r3
 800e0f8:	60f8      	str	r0, [r7, #12]
      break;
 800e0fa:	e034      	b.n	800e166 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e102:	68db      	ldr	r3, [r3, #12]
 800e104:	687a      	ldr	r2, [r7, #4]
 800e106:	7c12      	ldrb	r2, [r2, #16]
 800e108:	f107 010a 	add.w	r1, r7, #10
 800e10c:	4610      	mov	r0, r2
 800e10e:	4798      	blx	r3
 800e110:	60f8      	str	r0, [r7, #12]
      break;
 800e112:	e028      	b.n	800e166 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e11a:	691b      	ldr	r3, [r3, #16]
 800e11c:	687a      	ldr	r2, [r7, #4]
 800e11e:	7c12      	ldrb	r2, [r2, #16]
 800e120:	f107 010a 	add.w	r1, r7, #10
 800e124:	4610      	mov	r0, r2
 800e126:	4798      	blx	r3
 800e128:	60f8      	str	r0, [r7, #12]
      break;
 800e12a:	e01c      	b.n	800e166 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e132:	695b      	ldr	r3, [r3, #20]
 800e134:	687a      	ldr	r2, [r7, #4]
 800e136:	7c12      	ldrb	r2, [r2, #16]
 800e138:	f107 010a 	add.w	r1, r7, #10
 800e13c:	4610      	mov	r0, r2
 800e13e:	4798      	blx	r3
 800e140:	60f8      	str	r0, [r7, #12]
      break;
 800e142:	e010      	b.n	800e166 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800e14a:	699b      	ldr	r3, [r3, #24]
 800e14c:	687a      	ldr	r2, [r7, #4]
 800e14e:	7c12      	ldrb	r2, [r2, #16]
 800e150:	f107 010a 	add.w	r1, r7, #10
 800e154:	4610      	mov	r0, r2
 800e156:	4798      	blx	r3
 800e158:	60f8      	str	r0, [r7, #12]
      break;
 800e15a:	e004      	b.n	800e166 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800e15c:	6839      	ldr	r1, [r7, #0]
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f000 f9fb 	bl	800e55a <USBD_CtlError>
      return;
 800e164:	e04b      	b.n	800e1fe <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800e166:	e02e      	b.n	800e1c6 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	7c1b      	ldrb	r3, [r3, #16]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d109      	bne.n	800e184 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e176:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e178:	f107 020a 	add.w	r2, r7, #10
 800e17c:	4610      	mov	r0, r2
 800e17e:	4798      	blx	r3
 800e180:	60f8      	str	r0, [r7, #12]
      break;
 800e182:	e020      	b.n	800e1c6 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e184:	6839      	ldr	r1, [r7, #0]
 800e186:	6878      	ldr	r0, [r7, #4]
 800e188:	f000 f9e7 	bl	800e55a <USBD_CtlError>
      return;
 800e18c:	e037      	b.n	800e1fe <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800e18e:	687b      	ldr	r3, [r7, #4]
 800e190:	7c1b      	ldrb	r3, [r3, #16]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d10d      	bne.n	800e1b2 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800e19c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e19e:	f107 020a 	add.w	r2, r7, #10
 800e1a2:	4610      	mov	r0, r2
 800e1a4:	4798      	blx	r3
 800e1a6:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e1a8:	68fb      	ldr	r3, [r7, #12]
 800e1aa:	3301      	adds	r3, #1
 800e1ac:	2207      	movs	r2, #7
 800e1ae:	701a      	strb	r2, [r3, #0]
      break;
 800e1b0:	e009      	b.n	800e1c6 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800e1b2:	6839      	ldr	r1, [r7, #0]
 800e1b4:	6878      	ldr	r0, [r7, #4]
 800e1b6:	f000 f9d0 	bl	800e55a <USBD_CtlError>
      return;
 800e1ba:	e020      	b.n	800e1fe <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800e1bc:	6839      	ldr	r1, [r7, #0]
 800e1be:	6878      	ldr	r0, [r7, #4]
 800e1c0:	f000 f9cb 	bl	800e55a <USBD_CtlError>
    return;
 800e1c4:	e01b      	b.n	800e1fe <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800e1c6:	897b      	ldrh	r3, [r7, #10]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d011      	beq.n	800e1f0 <USBD_GetDescriptor+0x1e0>
 800e1cc:	683b      	ldr	r3, [r7, #0]
 800e1ce:	88db      	ldrh	r3, [r3, #6]
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d00d      	beq.n	800e1f0 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	88da      	ldrh	r2, [r3, #6]
 800e1d8:	897b      	ldrh	r3, [r7, #10]
 800e1da:	4293      	cmp	r3, r2
 800e1dc:	bf28      	it	cs
 800e1de:	4613      	movcs	r3, r2
 800e1e0:	b29b      	uxth	r3, r3
 800e1e2:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800e1e4:	897b      	ldrh	r3, [r7, #10]
 800e1e6:	461a      	mov	r2, r3
 800e1e8:	68f9      	ldr	r1, [r7, #12]
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 fa1f 	bl	800e62e <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800e1f0:	683b      	ldr	r3, [r7, #0]
 800e1f2:	88db      	ldrh	r3, [r3, #6]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d102      	bne.n	800e1fe <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800e1f8:	6878      	ldr	r0, [r7, #4]
 800e1fa:	f000 fa76 	bl	800e6ea <USBD_CtlSendStatus>
  }
}
 800e1fe:	3710      	adds	r7, #16
 800e200:	46bd      	mov	sp, r7
 800e202:	bd80      	pop	{r7, pc}

0800e204 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b084      	sub	sp, #16
 800e208:	af00      	add	r7, sp, #0
 800e20a:	6078      	str	r0, [r7, #4]
 800e20c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e20e:	683b      	ldr	r3, [r7, #0]
 800e210:	889b      	ldrh	r3, [r3, #4]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d130      	bne.n	800e278 <USBD_SetAddress+0x74>
 800e216:	683b      	ldr	r3, [r7, #0]
 800e218:	88db      	ldrh	r3, [r3, #6]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d12c      	bne.n	800e278 <USBD_SetAddress+0x74>
 800e21e:	683b      	ldr	r3, [r7, #0]
 800e220:	885b      	ldrh	r3, [r3, #2]
 800e222:	2b7f      	cmp	r3, #127	; 0x7f
 800e224:	d828      	bhi.n	800e278 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e226:	683b      	ldr	r3, [r7, #0]
 800e228:	885b      	ldrh	r3, [r3, #2]
 800e22a:	b2db      	uxtb	r3, r3
 800e22c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e230:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e238:	2b03      	cmp	r3, #3
 800e23a:	d104      	bne.n	800e246 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800e23c:	6839      	ldr	r1, [r7, #0]
 800e23e:	6878      	ldr	r0, [r7, #4]
 800e240:	f000 f98b 	bl	800e55a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e244:	e01d      	b.n	800e282 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	7bfa      	ldrb	r2, [r7, #15]
 800e24a:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e24e:	7bfb      	ldrb	r3, [r7, #15]
 800e250:	4619      	mov	r1, r3
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f000 feac 	bl	800efb0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e258:	6878      	ldr	r0, [r7, #4]
 800e25a:	f000 fa46 	bl	800e6ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e25e:	7bfb      	ldrb	r3, [r7, #15]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d004      	beq.n	800e26e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2202      	movs	r2, #2
 800e268:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e26c:	e009      	b.n	800e282 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	2201      	movs	r2, #1
 800e272:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e276:	e004      	b.n	800e282 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e278:	6839      	ldr	r1, [r7, #0]
 800e27a:	6878      	ldr	r0, [r7, #4]
 800e27c:	f000 f96d 	bl	800e55a <USBD_CtlError>
  }
}
 800e280:	bf00      	nop
 800e282:	bf00      	nop
 800e284:	3710      	adds	r7, #16
 800e286:	46bd      	mov	sp, r7
 800e288:	bd80      	pop	{r7, pc}
	...

0800e28c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b082      	sub	sp, #8
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
 800e294:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	885b      	ldrh	r3, [r3, #2]
 800e29a:	b2da      	uxtb	r2, r3
 800e29c:	4b41      	ldr	r3, [pc, #260]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e29e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e2a0:	4b40      	ldr	r3, [pc, #256]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e2a2:	781b      	ldrb	r3, [r3, #0]
 800e2a4:	2b01      	cmp	r3, #1
 800e2a6:	d904      	bls.n	800e2b2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e2a8:	6839      	ldr	r1, [r7, #0]
 800e2aa:	6878      	ldr	r0, [r7, #4]
 800e2ac:	f000 f955 	bl	800e55a <USBD_CtlError>
 800e2b0:	e075      	b.n	800e39e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e2b8:	2b02      	cmp	r3, #2
 800e2ba:	d002      	beq.n	800e2c2 <USBD_SetConfig+0x36>
 800e2bc:	2b03      	cmp	r3, #3
 800e2be:	d023      	beq.n	800e308 <USBD_SetConfig+0x7c>
 800e2c0:	e062      	b.n	800e388 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800e2c2:	4b38      	ldr	r3, [pc, #224]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e2c4:	781b      	ldrb	r3, [r3, #0]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d01a      	beq.n	800e300 <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800e2ca:	4b36      	ldr	r3, [pc, #216]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	461a      	mov	r2, r3
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	2203      	movs	r2, #3
 800e2d8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e2dc:	4b31      	ldr	r3, [pc, #196]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e2de:	781b      	ldrb	r3, [r3, #0]
 800e2e0:	4619      	mov	r1, r3
 800e2e2:	6878      	ldr	r0, [r7, #4]
 800e2e4:	f7ff fa5d 	bl	800d7a2 <USBD_SetClassConfig>
 800e2e8:	4603      	mov	r3, r0
 800e2ea:	2b02      	cmp	r3, #2
 800e2ec:	d104      	bne.n	800e2f8 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800e2ee:	6839      	ldr	r1, [r7, #0]
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f000 f932 	bl	800e55a <USBD_CtlError>
          return;
 800e2f6:	e052      	b.n	800e39e <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 f9f6 	bl	800e6ea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e2fe:	e04e      	b.n	800e39e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e300:	6878      	ldr	r0, [r7, #4]
 800e302:	f000 f9f2 	bl	800e6ea <USBD_CtlSendStatus>
      break;
 800e306:	e04a      	b.n	800e39e <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e308:	4b26      	ldr	r3, [pc, #152]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e30a:	781b      	ldrb	r3, [r3, #0]
 800e30c:	2b00      	cmp	r3, #0
 800e30e:	d112      	bne.n	800e336 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2202      	movs	r2, #2
 800e314:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800e318:	4b22      	ldr	r3, [pc, #136]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e31a:	781b      	ldrb	r3, [r3, #0]
 800e31c:	461a      	mov	r2, r3
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800e322:	4b20      	ldr	r3, [pc, #128]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e324:	781b      	ldrb	r3, [r3, #0]
 800e326:	4619      	mov	r1, r3
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f7ff fa59 	bl	800d7e0 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800e32e:	6878      	ldr	r0, [r7, #4]
 800e330:	f000 f9db 	bl	800e6ea <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800e334:	e033      	b.n	800e39e <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800e336:	4b1b      	ldr	r3, [pc, #108]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e338:	781b      	ldrb	r3, [r3, #0]
 800e33a:	461a      	mov	r2, r3
 800e33c:	687b      	ldr	r3, [r7, #4]
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	429a      	cmp	r2, r3
 800e342:	d01d      	beq.n	800e380 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	685b      	ldr	r3, [r3, #4]
 800e348:	b2db      	uxtb	r3, r3
 800e34a:	4619      	mov	r1, r3
 800e34c:	6878      	ldr	r0, [r7, #4]
 800e34e:	f7ff fa47 	bl	800d7e0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e352:	4b14      	ldr	r3, [pc, #80]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e354:	781b      	ldrb	r3, [r3, #0]
 800e356:	461a      	mov	r2, r3
 800e358:	687b      	ldr	r3, [r7, #4]
 800e35a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e35c:	4b11      	ldr	r3, [pc, #68]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e35e:	781b      	ldrb	r3, [r3, #0]
 800e360:	4619      	mov	r1, r3
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f7ff fa1d 	bl	800d7a2 <USBD_SetClassConfig>
 800e368:	4603      	mov	r3, r0
 800e36a:	2b02      	cmp	r3, #2
 800e36c:	d104      	bne.n	800e378 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800e36e:	6839      	ldr	r1, [r7, #0]
 800e370:	6878      	ldr	r0, [r7, #4]
 800e372:	f000 f8f2 	bl	800e55a <USBD_CtlError>
          return;
 800e376:	e012      	b.n	800e39e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 f9b6 	bl	800e6ea <USBD_CtlSendStatus>
      break;
 800e37e:	e00e      	b.n	800e39e <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f000 f9b2 	bl	800e6ea <USBD_CtlSendStatus>
      break;
 800e386:	e00a      	b.n	800e39e <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800e388:	6839      	ldr	r1, [r7, #0]
 800e38a:	6878      	ldr	r0, [r7, #4]
 800e38c:	f000 f8e5 	bl	800e55a <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800e390:	4b04      	ldr	r3, [pc, #16]	; (800e3a4 <USBD_SetConfig+0x118>)
 800e392:	781b      	ldrb	r3, [r3, #0]
 800e394:	4619      	mov	r1, r3
 800e396:	6878      	ldr	r0, [r7, #4]
 800e398:	f7ff fa22 	bl	800d7e0 <USBD_ClrClassConfig>
      break;
 800e39c:	bf00      	nop
    }
  }
}
 800e39e:	3708      	adds	r7, #8
 800e3a0:	46bd      	mov	sp, r7
 800e3a2:	bd80      	pop	{r7, pc}
 800e3a4:	20000ec4 	.word	0x20000ec4

0800e3a8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e3a8:	b580      	push	{r7, lr}
 800e3aa:	b082      	sub	sp, #8
 800e3ac:	af00      	add	r7, sp, #0
 800e3ae:	6078      	str	r0, [r7, #4]
 800e3b0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e3b2:	683b      	ldr	r3, [r7, #0]
 800e3b4:	88db      	ldrh	r3, [r3, #6]
 800e3b6:	2b01      	cmp	r3, #1
 800e3b8:	d004      	beq.n	800e3c4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800e3ba:	6839      	ldr	r1, [r7, #0]
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f000 f8cc 	bl	800e55a <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800e3c2:	e022      	b.n	800e40a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e3ca:	2b02      	cmp	r3, #2
 800e3cc:	dc02      	bgt.n	800e3d4 <USBD_GetConfig+0x2c>
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	dc03      	bgt.n	800e3da <USBD_GetConfig+0x32>
 800e3d2:	e015      	b.n	800e400 <USBD_GetConfig+0x58>
 800e3d4:	2b03      	cmp	r3, #3
 800e3d6:	d00b      	beq.n	800e3f0 <USBD_GetConfig+0x48>
 800e3d8:	e012      	b.n	800e400 <USBD_GetConfig+0x58>
      pdev->dev_default_config = 0U;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	2200      	movs	r2, #0
 800e3de:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	3308      	adds	r3, #8
 800e3e4:	2201      	movs	r2, #1
 800e3e6:	4619      	mov	r1, r3
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f000 f920 	bl	800e62e <USBD_CtlSendData>
      break;
 800e3ee:	e00c      	b.n	800e40a <USBD_GetConfig+0x62>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	3304      	adds	r3, #4
 800e3f4:	2201      	movs	r2, #1
 800e3f6:	4619      	mov	r1, r3
 800e3f8:	6878      	ldr	r0, [r7, #4]
 800e3fa:	f000 f918 	bl	800e62e <USBD_CtlSendData>
      break;
 800e3fe:	e004      	b.n	800e40a <USBD_GetConfig+0x62>
      USBD_CtlError(pdev , req);
 800e400:	6839      	ldr	r1, [r7, #0]
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f000 f8a9 	bl	800e55a <USBD_CtlError>
      break;
 800e408:	bf00      	nop
}
 800e40a:	bf00      	nop
 800e40c:	3708      	adds	r7, #8
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}

0800e412 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e412:	b580      	push	{r7, lr}
 800e414:	b082      	sub	sp, #8
 800e416:	af00      	add	r7, sp, #0
 800e418:	6078      	str	r0, [r7, #4]
 800e41a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e422:	3b01      	subs	r3, #1
 800e424:	2b02      	cmp	r3, #2
 800e426:	d81e      	bhi.n	800e466 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800e428:	683b      	ldr	r3, [r7, #0]
 800e42a:	88db      	ldrh	r3, [r3, #6]
 800e42c:	2b02      	cmp	r3, #2
 800e42e:	d004      	beq.n	800e43a <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800e430:	6839      	ldr	r1, [r7, #0]
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f000 f891 	bl	800e55a <USBD_CtlError>
      break;
 800e438:	e01a      	b.n	800e470 <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	2201      	movs	r2, #1
 800e43e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800e446:	2b00      	cmp	r3, #0
 800e448:	d005      	beq.n	800e456 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	68db      	ldr	r3, [r3, #12]
 800e44e:	f043 0202 	orr.w	r2, r3, #2
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	330c      	adds	r3, #12
 800e45a:	2202      	movs	r2, #2
 800e45c:	4619      	mov	r1, r3
 800e45e:	6878      	ldr	r0, [r7, #4]
 800e460:	f000 f8e5 	bl	800e62e <USBD_CtlSendData>
    break;
 800e464:	e004      	b.n	800e470 <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800e466:	6839      	ldr	r1, [r7, #0]
 800e468:	6878      	ldr	r0, [r7, #4]
 800e46a:	f000 f876 	bl	800e55a <USBD_CtlError>
    break;
 800e46e:	bf00      	nop
  }
}
 800e470:	bf00      	nop
 800e472:	3708      	adds	r7, #8
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}

0800e478 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e478:	b580      	push	{r7, lr}
 800e47a:	b082      	sub	sp, #8
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e482:	683b      	ldr	r3, [r7, #0]
 800e484:	885b      	ldrh	r3, [r3, #2]
 800e486:	2b01      	cmp	r3, #1
 800e488:	d106      	bne.n	800e498 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	2201      	movs	r2, #1
 800e48e:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800e492:	6878      	ldr	r0, [r7, #4]
 800e494:	f000 f929 	bl	800e6ea <USBD_CtlSendStatus>
  }

}
 800e498:	bf00      	nop
 800e49a:	3708      	adds	r7, #8
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bd80      	pop	{r7, pc}

0800e4a0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b082      	sub	sp, #8
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800e4b0:	3b01      	subs	r3, #1
 800e4b2:	2b02      	cmp	r3, #2
 800e4b4:	d80b      	bhi.n	800e4ce <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	885b      	ldrh	r3, [r3, #2]
 800e4ba:	2b01      	cmp	r3, #1
 800e4bc:	d10c      	bne.n	800e4d8 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	2200      	movs	r2, #0
 800e4c2:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800e4c6:	6878      	ldr	r0, [r7, #4]
 800e4c8:	f000 f90f 	bl	800e6ea <USBD_CtlSendStatus>
    }
    break;
 800e4cc:	e004      	b.n	800e4d8 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800e4ce:	6839      	ldr	r1, [r7, #0]
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f000 f842 	bl	800e55a <USBD_CtlError>
    break;
 800e4d6:	e000      	b.n	800e4da <USBD_ClrFeature+0x3a>
    break;
 800e4d8:	bf00      	nop
  }
}
 800e4da:	bf00      	nop
 800e4dc:	3708      	adds	r7, #8
 800e4de:	46bd      	mov	sp, r7
 800e4e0:	bd80      	pop	{r7, pc}

0800e4e2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e4e2:	b480      	push	{r7}
 800e4e4:	b083      	sub	sp, #12
 800e4e6:	af00      	add	r7, sp, #0
 800e4e8:	6078      	str	r0, [r7, #4]
 800e4ea:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800e4ec:	683b      	ldr	r3, [r7, #0]
 800e4ee:	781a      	ldrb	r2, [r3, #0]
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800e4f4:	683b      	ldr	r3, [r7, #0]
 800e4f6:	785a      	ldrb	r2, [r3, #1]
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800e4fc:	683b      	ldr	r3, [r7, #0]
 800e4fe:	3302      	adds	r3, #2
 800e500:	781b      	ldrb	r3, [r3, #0]
 800e502:	b29a      	uxth	r2, r3
 800e504:	683b      	ldr	r3, [r7, #0]
 800e506:	3303      	adds	r3, #3
 800e508:	781b      	ldrb	r3, [r3, #0]
 800e50a:	b29b      	uxth	r3, r3
 800e50c:	021b      	lsls	r3, r3, #8
 800e50e:	b29b      	uxth	r3, r3
 800e510:	4413      	add	r3, r2
 800e512:	b29a      	uxth	r2, r3
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800e518:	683b      	ldr	r3, [r7, #0]
 800e51a:	3304      	adds	r3, #4
 800e51c:	781b      	ldrb	r3, [r3, #0]
 800e51e:	b29a      	uxth	r2, r3
 800e520:	683b      	ldr	r3, [r7, #0]
 800e522:	3305      	adds	r3, #5
 800e524:	781b      	ldrb	r3, [r3, #0]
 800e526:	b29b      	uxth	r3, r3
 800e528:	021b      	lsls	r3, r3, #8
 800e52a:	b29b      	uxth	r3, r3
 800e52c:	4413      	add	r3, r2
 800e52e:	b29a      	uxth	r2, r3
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800e534:	683b      	ldr	r3, [r7, #0]
 800e536:	3306      	adds	r3, #6
 800e538:	781b      	ldrb	r3, [r3, #0]
 800e53a:	b29a      	uxth	r2, r3
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	3307      	adds	r3, #7
 800e540:	781b      	ldrb	r3, [r3, #0]
 800e542:	b29b      	uxth	r3, r3
 800e544:	021b      	lsls	r3, r3, #8
 800e546:	b29b      	uxth	r3, r3
 800e548:	4413      	add	r3, r2
 800e54a:	b29a      	uxth	r2, r3
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	80da      	strh	r2, [r3, #6]

}
 800e550:	bf00      	nop
 800e552:	370c      	adds	r7, #12
 800e554:	46bd      	mov	sp, r7
 800e556:	bc80      	pop	{r7}
 800e558:	4770      	bx	lr

0800e55a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800e55a:	b580      	push	{r7, lr}
 800e55c:	b082      	sub	sp, #8
 800e55e:	af00      	add	r7, sp, #0
 800e560:	6078      	str	r0, [r7, #4]
 800e562:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800e564:	2180      	movs	r1, #128	; 0x80
 800e566:	6878      	ldr	r0, [r7, #4]
 800e568:	f000 fcb8 	bl	800eedc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800e56c:	2100      	movs	r1, #0
 800e56e:	6878      	ldr	r0, [r7, #4]
 800e570:	f000 fcb4 	bl	800eedc <USBD_LL_StallEP>
}
 800e574:	bf00      	nop
 800e576:	3708      	adds	r7, #8
 800e578:	46bd      	mov	sp, r7
 800e57a:	bd80      	pop	{r7, pc}

0800e57c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e57c:	b580      	push	{r7, lr}
 800e57e:	b086      	sub	sp, #24
 800e580:	af00      	add	r7, sp, #0
 800e582:	60f8      	str	r0, [r7, #12]
 800e584:	60b9      	str	r1, [r7, #8]
 800e586:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e588:	2300      	movs	r3, #0
 800e58a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d032      	beq.n	800e5f8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e592:	68f8      	ldr	r0, [r7, #12]
 800e594:	f000 f834 	bl	800e600 <USBD_GetLen>
 800e598:	4603      	mov	r3, r0
 800e59a:	3301      	adds	r3, #1
 800e59c:	b29b      	uxth	r3, r3
 800e59e:	005b      	lsls	r3, r3, #1
 800e5a0:	b29a      	uxth	r2, r3
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e5a6:	7dfb      	ldrb	r3, [r7, #23]
 800e5a8:	1c5a      	adds	r2, r3, #1
 800e5aa:	75fa      	strb	r2, [r7, #23]
 800e5ac:	461a      	mov	r2, r3
 800e5ae:	68bb      	ldr	r3, [r7, #8]
 800e5b0:	4413      	add	r3, r2
 800e5b2:	687a      	ldr	r2, [r7, #4]
 800e5b4:	7812      	ldrb	r2, [r2, #0]
 800e5b6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e5b8:	7dfb      	ldrb	r3, [r7, #23]
 800e5ba:	1c5a      	adds	r2, r3, #1
 800e5bc:	75fa      	strb	r2, [r7, #23]
 800e5be:	461a      	mov	r2, r3
 800e5c0:	68bb      	ldr	r3, [r7, #8]
 800e5c2:	4413      	add	r3, r2
 800e5c4:	2203      	movs	r2, #3
 800e5c6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e5c8:	e012      	b.n	800e5f0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	1c5a      	adds	r2, r3, #1
 800e5ce:	60fa      	str	r2, [r7, #12]
 800e5d0:	7dfa      	ldrb	r2, [r7, #23]
 800e5d2:	1c51      	adds	r1, r2, #1
 800e5d4:	75f9      	strb	r1, [r7, #23]
 800e5d6:	4611      	mov	r1, r2
 800e5d8:	68ba      	ldr	r2, [r7, #8]
 800e5da:	440a      	add	r2, r1
 800e5dc:	781b      	ldrb	r3, [r3, #0]
 800e5de:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e5e0:	7dfb      	ldrb	r3, [r7, #23]
 800e5e2:	1c5a      	adds	r2, r3, #1
 800e5e4:	75fa      	strb	r2, [r7, #23]
 800e5e6:	461a      	mov	r2, r3
 800e5e8:	68bb      	ldr	r3, [r7, #8]
 800e5ea:	4413      	add	r3, r2
 800e5ec:	2200      	movs	r2, #0
 800e5ee:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	781b      	ldrb	r3, [r3, #0]
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d1e8      	bne.n	800e5ca <USBD_GetString+0x4e>
    }
  }
}
 800e5f8:	bf00      	nop
 800e5fa:	3718      	adds	r7, #24
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}

0800e600 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e600:	b480      	push	{r7}
 800e602:	b085      	sub	sp, #20
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800e608:	2300      	movs	r3, #0
 800e60a:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800e60c:	e005      	b.n	800e61a <USBD_GetLen+0x1a>
    {
        len++;
 800e60e:	7bfb      	ldrb	r3, [r7, #15]
 800e610:	3301      	adds	r3, #1
 800e612:	73fb      	strb	r3, [r7, #15]
        buf++;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	3301      	adds	r3, #1
 800e618:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	781b      	ldrb	r3, [r3, #0]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d1f5      	bne.n	800e60e <USBD_GetLen+0xe>
    }

    return len;
 800e622:	7bfb      	ldrb	r3, [r7, #15]
}
 800e624:	4618      	mov	r0, r3
 800e626:	3714      	adds	r7, #20
 800e628:	46bd      	mov	sp, r7
 800e62a:	bc80      	pop	{r7}
 800e62c:	4770      	bx	lr

0800e62e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800e62e:	b580      	push	{r7, lr}
 800e630:	b084      	sub	sp, #16
 800e632:	af00      	add	r7, sp, #0
 800e634:	60f8      	str	r0, [r7, #12]
 800e636:	60b9      	str	r1, [r7, #8]
 800e638:	4613      	mov	r3, r2
 800e63a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2202      	movs	r2, #2
 800e640:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800e644:	88fa      	ldrh	r2, [r7, #6]
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e64a:	88fa      	ldrh	r2, [r7, #6]
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e650:	88fb      	ldrh	r3, [r7, #6]
 800e652:	68ba      	ldr	r2, [r7, #8]
 800e654:	2100      	movs	r1, #0
 800e656:	68f8      	ldr	r0, [r7, #12]
 800e658:	f000 fcc9 	bl	800efee <USBD_LL_Transmit>

  return USBD_OK;
 800e65c:	2300      	movs	r3, #0
}
 800e65e:	4618      	mov	r0, r3
 800e660:	3710      	adds	r7, #16
 800e662:	46bd      	mov	sp, r7
 800e664:	bd80      	pop	{r7, pc}

0800e666 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800e666:	b580      	push	{r7, lr}
 800e668:	b084      	sub	sp, #16
 800e66a:	af00      	add	r7, sp, #0
 800e66c:	60f8      	str	r0, [r7, #12]
 800e66e:	60b9      	str	r1, [r7, #8]
 800e670:	4613      	mov	r3, r2
 800e672:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800e674:	88fb      	ldrh	r3, [r7, #6]
 800e676:	68ba      	ldr	r2, [r7, #8]
 800e678:	2100      	movs	r1, #0
 800e67a:	68f8      	ldr	r0, [r7, #12]
 800e67c:	f000 fcb7 	bl	800efee <USBD_LL_Transmit>

  return USBD_OK;
 800e680:	2300      	movs	r3, #0
}
 800e682:	4618      	mov	r0, r3
 800e684:	3710      	adds	r7, #16
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}

0800e68a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800e68a:	b580      	push	{r7, lr}
 800e68c:	b084      	sub	sp, #16
 800e68e:	af00      	add	r7, sp, #0
 800e690:	60f8      	str	r0, [r7, #12]
 800e692:	60b9      	str	r1, [r7, #8]
 800e694:	4613      	mov	r3, r2
 800e696:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	2203      	movs	r2, #3
 800e69c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800e6a0:	88fa      	ldrh	r2, [r7, #6]
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800e6a8:	88fa      	ldrh	r2, [r7, #6]
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800e6b0:	88fb      	ldrh	r3, [r7, #6]
 800e6b2:	68ba      	ldr	r2, [r7, #8]
 800e6b4:	2100      	movs	r1, #0
 800e6b6:	68f8      	ldr	r0, [r7, #12]
 800e6b8:	f000 fcbc 	bl	800f034 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e6bc:	2300      	movs	r3, #0
}
 800e6be:	4618      	mov	r0, r3
 800e6c0:	3710      	adds	r7, #16
 800e6c2:	46bd      	mov	sp, r7
 800e6c4:	bd80      	pop	{r7, pc}

0800e6c6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800e6c6:	b580      	push	{r7, lr}
 800e6c8:	b084      	sub	sp, #16
 800e6ca:	af00      	add	r7, sp, #0
 800e6cc:	60f8      	str	r0, [r7, #12]
 800e6ce:	60b9      	str	r1, [r7, #8]
 800e6d0:	4613      	mov	r3, r2
 800e6d2:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e6d4:	88fb      	ldrh	r3, [r7, #6]
 800e6d6:	68ba      	ldr	r2, [r7, #8]
 800e6d8:	2100      	movs	r1, #0
 800e6da:	68f8      	ldr	r0, [r7, #12]
 800e6dc:	f000 fcaa 	bl	800f034 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e6e0:	2300      	movs	r3, #0
}
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	3710      	adds	r7, #16
 800e6e6:	46bd      	mov	sp, r7
 800e6e8:	bd80      	pop	{r7, pc}

0800e6ea <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800e6ea:	b580      	push	{r7, lr}
 800e6ec:	b082      	sub	sp, #8
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	2204      	movs	r2, #4
 800e6f6:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e6fa:	2300      	movs	r3, #0
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	2100      	movs	r1, #0
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f000 fc74 	bl	800efee <USBD_LL_Transmit>

  return USBD_OK;
 800e706:	2300      	movs	r3, #0
}
 800e708:	4618      	mov	r0, r3
 800e70a:	3708      	adds	r7, #8
 800e70c:	46bd      	mov	sp, r7
 800e70e:	bd80      	pop	{r7, pc}

0800e710 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	b082      	sub	sp, #8
 800e714:	af00      	add	r7, sp, #0
 800e716:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	2205      	movs	r2, #5
 800e71c:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800e720:	2300      	movs	r3, #0
 800e722:	2200      	movs	r2, #0
 800e724:	2100      	movs	r1, #0
 800e726:	6878      	ldr	r0, [r7, #4]
 800e728:	f000 fc84 	bl	800f034 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e72c:	2300      	movs	r3, #0
}
 800e72e:	4618      	mov	r0, r3
 800e730:	3708      	adds	r7, #8
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}
	...

0800e738 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800e73c:	2200      	movs	r2, #0
 800e73e:	4912      	ldr	r1, [pc, #72]	; (800e788 <MX_USB_DEVICE_Init+0x50>)
 800e740:	4812      	ldr	r0, [pc, #72]	; (800e78c <MX_USB_DEVICE_Init+0x54>)
 800e742:	f7fe ffd4 	bl	800d6ee <USBD_Init>
 800e746:	4603      	mov	r3, r0
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d001      	beq.n	800e750 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800e74c:	f7f5 fea2 	bl	8004494 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800e750:	490f      	ldr	r1, [pc, #60]	; (800e790 <MX_USB_DEVICE_Init+0x58>)
 800e752:	480e      	ldr	r0, [pc, #56]	; (800e78c <MX_USB_DEVICE_Init+0x54>)
 800e754:	f7fe fff6 	bl	800d744 <USBD_RegisterClass>
 800e758:	4603      	mov	r3, r0
 800e75a:	2b00      	cmp	r3, #0
 800e75c:	d001      	beq.n	800e762 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800e75e:	f7f5 fe99 	bl	8004494 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800e762:	490c      	ldr	r1, [pc, #48]	; (800e794 <MX_USB_DEVICE_Init+0x5c>)
 800e764:	4809      	ldr	r0, [pc, #36]	; (800e78c <MX_USB_DEVICE_Init+0x54>)
 800e766:	f7fe ff27 	bl	800d5b8 <USBD_CDC_RegisterInterface>
 800e76a:	4603      	mov	r3, r0
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d001      	beq.n	800e774 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800e770:	f7f5 fe90 	bl	8004494 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800e774:	4805      	ldr	r0, [pc, #20]	; (800e78c <MX_USB_DEVICE_Init+0x54>)
 800e776:	f7fe fffe 	bl	800d776 <USBD_Start>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d001      	beq.n	800e784 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800e780:	f7f5 fe88 	bl	8004494 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e784:	bf00      	nop
 800e786:	bd80      	pop	{r7, pc}
 800e788:	200008e4 	.word	0x200008e4
 800e78c:	20000ec8 	.word	0x20000ec8
 800e790:	200007d0 	.word	0x200007d0
 800e794:	200008d4 	.word	0x200008d4

0800e798 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e79c:	2200      	movs	r2, #0
 800e79e:	4905      	ldr	r1, [pc, #20]	; (800e7b4 <CDC_Init_FS+0x1c>)
 800e7a0:	4805      	ldr	r0, [pc, #20]	; (800e7b8 <CDC_Init_FS+0x20>)
 800e7a2:	f7fe ff1f 	bl	800d5e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e7a6:	4905      	ldr	r1, [pc, #20]	; (800e7bc <CDC_Init_FS+0x24>)
 800e7a8:	4803      	ldr	r0, [pc, #12]	; (800e7b8 <CDC_Init_FS+0x20>)
 800e7aa:	f7fe ff34 	bl	800d616 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800e7ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800e7b0:	4618      	mov	r0, r3
 800e7b2:	bd80      	pop	{r7, pc}
 800e7b4:	200011e4 	.word	0x200011e4
 800e7b8:	20000ec8 	.word	0x20000ec8
 800e7bc:	20001164 	.word	0x20001164

0800e7c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800e7c0:	b480      	push	{r7}
 800e7c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800e7c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bc80      	pop	{r7}
 800e7cc:	4770      	bx	lr
	...

0800e7d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800e7d0:	b480      	push	{r7}
 800e7d2:	b083      	sub	sp, #12
 800e7d4:	af00      	add	r7, sp, #0
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	6039      	str	r1, [r7, #0]
 800e7da:	71fb      	strb	r3, [r7, #7]
 800e7dc:	4613      	mov	r3, r2
 800e7de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800e7e0:	79fb      	ldrb	r3, [r7, #7]
 800e7e2:	2b23      	cmp	r3, #35	; 0x23
 800e7e4:	d866      	bhi.n	800e8b4 <CDC_Control_FS+0xe4>
 800e7e6:	a201      	add	r2, pc, #4	; (adr r2, 800e7ec <CDC_Control_FS+0x1c>)
 800e7e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ec:	0800e8b5 	.word	0x0800e8b5
 800e7f0:	0800e8b5 	.word	0x0800e8b5
 800e7f4:	0800e8b5 	.word	0x0800e8b5
 800e7f8:	0800e8b5 	.word	0x0800e8b5
 800e7fc:	0800e8b5 	.word	0x0800e8b5
 800e800:	0800e8b5 	.word	0x0800e8b5
 800e804:	0800e8b5 	.word	0x0800e8b5
 800e808:	0800e8b5 	.word	0x0800e8b5
 800e80c:	0800e8b5 	.word	0x0800e8b5
 800e810:	0800e8b5 	.word	0x0800e8b5
 800e814:	0800e8b5 	.word	0x0800e8b5
 800e818:	0800e8b5 	.word	0x0800e8b5
 800e81c:	0800e8b5 	.word	0x0800e8b5
 800e820:	0800e8b5 	.word	0x0800e8b5
 800e824:	0800e8b5 	.word	0x0800e8b5
 800e828:	0800e8b5 	.word	0x0800e8b5
 800e82c:	0800e8b5 	.word	0x0800e8b5
 800e830:	0800e8b5 	.word	0x0800e8b5
 800e834:	0800e8b5 	.word	0x0800e8b5
 800e838:	0800e8b5 	.word	0x0800e8b5
 800e83c:	0800e8b5 	.word	0x0800e8b5
 800e840:	0800e8b5 	.word	0x0800e8b5
 800e844:	0800e8b5 	.word	0x0800e8b5
 800e848:	0800e8b5 	.word	0x0800e8b5
 800e84c:	0800e8b5 	.word	0x0800e8b5
 800e850:	0800e8b5 	.word	0x0800e8b5
 800e854:	0800e8b5 	.word	0x0800e8b5
 800e858:	0800e8b5 	.word	0x0800e8b5
 800e85c:	0800e8b5 	.word	0x0800e8b5
 800e860:	0800e8b5 	.word	0x0800e8b5
 800e864:	0800e8b5 	.word	0x0800e8b5
 800e868:	0800e8b5 	.word	0x0800e8b5
 800e86c:	0800e8b5 	.word	0x0800e8b5
 800e870:	0800e87d 	.word	0x0800e87d
 800e874:	0800e8b5 	.word	0x0800e8b5
 800e878:	0800e8b5 	.word	0x0800e8b5
    case CDC_SET_LINE_CODING:

    break;

    case CDC_GET_LINE_CODING:
        pbuf[0] = 0x20; // bits/second 115200
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	2220      	movs	r2, #32
 800e880:	701a      	strb	r2, [r3, #0]
        pbuf[1] = 0xc2;
 800e882:	683b      	ldr	r3, [r7, #0]
 800e884:	3301      	adds	r3, #1
 800e886:	22c2      	movs	r2, #194	; 0xc2
 800e888:	701a      	strb	r2, [r3, #0]
        pbuf[2] = 0x01;
 800e88a:	683b      	ldr	r3, [r7, #0]
 800e88c:	3302      	adds	r3, #2
 800e88e:	2201      	movs	r2, #1
 800e890:	701a      	strb	r2, [r3, #0]
        pbuf[3] = 0x00;
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	3303      	adds	r3, #3
 800e896:	2200      	movs	r2, #0
 800e898:	701a      	strb	r2, [r3, #0]
        pbuf[4] = 0x00; // 1 stop bit
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	3304      	adds	r3, #4
 800e89e:	2200      	movs	r2, #0
 800e8a0:	701a      	strb	r2, [r3, #0]
        pbuf[5] = 0x00; // parity none
 800e8a2:	683b      	ldr	r3, [r7, #0]
 800e8a4:	3305      	adds	r3, #5
 800e8a6:	2200      	movs	r2, #0
 800e8a8:	701a      	strb	r2, [r3, #0]
        pbuf[6] = 0x08; // 8 data bits
 800e8aa:	683b      	ldr	r3, [r7, #0]
 800e8ac:	3306      	adds	r3, #6
 800e8ae:	2208      	movs	r2, #8
 800e8b0:	701a      	strb	r2, [r3, #0]
    break;
 800e8b2:	e000      	b.n	800e8b6 <CDC_Control_FS+0xe6>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e8b4:	bf00      	nop
  }

  return (USBD_OK);
 800e8b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e8b8:	4618      	mov	r0, r3
 800e8ba:	370c      	adds	r7, #12
 800e8bc:	46bd      	mov	sp, r7
 800e8be:	bc80      	pop	{r7}
 800e8c0:	4770      	bx	lr
 800e8c2:	bf00      	nop

0800e8c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b084      	sub	sp, #16
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  uint32_t i=0;
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	60fb      	str	r3, [r7, #12]

  while(i<*Len)
 800e8d2:	e018      	b.n	800e906 <CDC_Receive_FS+0x42>
  {
	  if(Buf[i]=='\n' || Buf[i]=='\r') USB_CDC_End_Line_Received=1;
 800e8d4:	687a      	ldr	r2, [r7, #4]
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	4413      	add	r3, r2
 800e8da:	781b      	ldrb	r3, [r3, #0]
 800e8dc:	2b0a      	cmp	r3, #10
 800e8de:	d005      	beq.n	800e8ec <CDC_Receive_FS+0x28>
 800e8e0:	687a      	ldr	r2, [r7, #4]
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	4413      	add	r3, r2
 800e8e6:	781b      	ldrb	r3, [r3, #0]
 800e8e8:	2b0d      	cmp	r3, #13
 800e8ea:	d102      	bne.n	800e8f2 <CDC_Receive_FS+0x2e>
 800e8ec:	4b12      	ldr	r3, [pc, #72]	; (800e938 <CDC_Receive_FS+0x74>)
 800e8ee:	2201      	movs	r2, #1
 800e8f0:	701a      	strb	r2, [r3, #0]
	  Write_to_circ_buffer(Buf[i]);
 800e8f2:	687a      	ldr	r2, [r7, #4]
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	4413      	add	r3, r2
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f7f5 fdb2 	bl	8004464 <Write_to_circ_buffer>
	  i++;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	3301      	adds	r3, #1
 800e904:	60fb      	str	r3, [r7, #12]
  while(i<*Len)
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	68fa      	ldr	r2, [r7, #12]
 800e90c:	429a      	cmp	r2, r3
 800e90e:	d3e1      	bcc.n	800e8d4 <CDC_Receive_FS+0x10>
  }

  CDC_Transmit_FS(Buf, *Len); // ADD THIS LINE to echo back all incoming data
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	b29b      	uxth	r3, r3
 800e916:	4619      	mov	r1, r3
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f000 f811 	bl	800e940 <CDC_Transmit_FS>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e91e:	6879      	ldr	r1, [r7, #4]
 800e920:	4806      	ldr	r0, [pc, #24]	; (800e93c <CDC_Receive_FS+0x78>)
 800e922:	f7fe fe78 	bl	800d616 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e926:	4805      	ldr	r0, [pc, #20]	; (800e93c <CDC_Receive_FS+0x78>)
 800e928:	f7fe feb7 	bl	800d69a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e92c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e92e:	4618      	mov	r0, r3
 800e930:	3710      	adds	r7, #16
 800e932:	46bd      	mov	sp, r7
 800e934:	bd80      	pop	{r7, pc}
 800e936:	bf00      	nop
 800e938:	20000c18 	.word	0x20000c18
 800e93c:	20000ec8 	.word	0x20000ec8

0800e940 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e940:	b580      	push	{r7, lr}
 800e942:	b084      	sub	sp, #16
 800e944:	af00      	add	r7, sp, #0
 800e946:	6078      	str	r0, [r7, #4]
 800e948:	460b      	mov	r3, r1
 800e94a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e94c:	2300      	movs	r3, #0
 800e94e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e950:	4b0d      	ldr	r3, [pc, #52]	; (800e988 <CDC_Transmit_FS+0x48>)
 800e952:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800e956:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d001      	beq.n	800e966 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e962:	2301      	movs	r3, #1
 800e964:	e00b      	b.n	800e97e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e966:	887b      	ldrh	r3, [r7, #2]
 800e968:	461a      	mov	r2, r3
 800e96a:	6879      	ldr	r1, [r7, #4]
 800e96c:	4806      	ldr	r0, [pc, #24]	; (800e988 <CDC_Transmit_FS+0x48>)
 800e96e:	f7fe fe39 	bl	800d5e4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e972:	4805      	ldr	r0, [pc, #20]	; (800e988 <CDC_Transmit_FS+0x48>)
 800e974:	f7fe fe62 	bl	800d63c <USBD_CDC_TransmitPacket>
 800e978:	4603      	mov	r3, r0
 800e97a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e97c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e97e:	4618      	mov	r0, r3
 800e980:	3710      	adds	r7, #16
 800e982:	46bd      	mov	sp, r7
 800e984:	bd80      	pop	{r7, pc}
 800e986:	bf00      	nop
 800e988:	20000ec8 	.word	0x20000ec8

0800e98c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e98c:	b480      	push	{r7}
 800e98e:	b083      	sub	sp, #12
 800e990:	af00      	add	r7, sp, #0
 800e992:	4603      	mov	r3, r0
 800e994:	6039      	str	r1, [r7, #0]
 800e996:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e998:	683b      	ldr	r3, [r7, #0]
 800e99a:	2212      	movs	r2, #18
 800e99c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e99e:	4b03      	ldr	r3, [pc, #12]	; (800e9ac <USBD_FS_DeviceDescriptor+0x20>)
}
 800e9a0:	4618      	mov	r0, r3
 800e9a2:	370c      	adds	r7, #12
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bc80      	pop	{r7}
 800e9a8:	4770      	bx	lr
 800e9aa:	bf00      	nop
 800e9ac:	20000900 	.word	0x20000900

0800e9b0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9b0:	b480      	push	{r7}
 800e9b2:	b083      	sub	sp, #12
 800e9b4:	af00      	add	r7, sp, #0
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	6039      	str	r1, [r7, #0]
 800e9ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e9bc:	683b      	ldr	r3, [r7, #0]
 800e9be:	2204      	movs	r2, #4
 800e9c0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e9c2:	4b03      	ldr	r3, [pc, #12]	; (800e9d0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e9c4:	4618      	mov	r0, r3
 800e9c6:	370c      	adds	r7, #12
 800e9c8:	46bd      	mov	sp, r7
 800e9ca:	bc80      	pop	{r7}
 800e9cc:	4770      	bx	lr
 800e9ce:	bf00      	nop
 800e9d0:	20000914 	.word	0x20000914

0800e9d4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b082      	sub	sp, #8
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	4603      	mov	r3, r0
 800e9dc:	6039      	str	r1, [r7, #0]
 800e9de:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e9e0:	79fb      	ldrb	r3, [r7, #7]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d105      	bne.n	800e9f2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e9e6:	683a      	ldr	r2, [r7, #0]
 800e9e8:	4907      	ldr	r1, [pc, #28]	; (800ea08 <USBD_FS_ProductStrDescriptor+0x34>)
 800e9ea:	4808      	ldr	r0, [pc, #32]	; (800ea0c <USBD_FS_ProductStrDescriptor+0x38>)
 800e9ec:	f7ff fdc6 	bl	800e57c <USBD_GetString>
 800e9f0:	e004      	b.n	800e9fc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e9f2:	683a      	ldr	r2, [r7, #0]
 800e9f4:	4904      	ldr	r1, [pc, #16]	; (800ea08 <USBD_FS_ProductStrDescriptor+0x34>)
 800e9f6:	4805      	ldr	r0, [pc, #20]	; (800ea0c <USBD_FS_ProductStrDescriptor+0x38>)
 800e9f8:	f7ff fdc0 	bl	800e57c <USBD_GetString>
  }
  return USBD_StrDesc;
 800e9fc:	4b02      	ldr	r3, [pc, #8]	; (800ea08 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e9fe:	4618      	mov	r0, r3
 800ea00:	3708      	adds	r7, #8
 800ea02:	46bd      	mov	sp, r7
 800ea04:	bd80      	pop	{r7, pc}
 800ea06:	bf00      	nop
 800ea08:	200012e4 	.word	0x200012e4
 800ea0c:	080139e8 	.word	0x080139e8

0800ea10 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b082      	sub	sp, #8
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	4603      	mov	r3, r0
 800ea18:	6039      	str	r1, [r7, #0]
 800ea1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ea1c:	683a      	ldr	r2, [r7, #0]
 800ea1e:	4904      	ldr	r1, [pc, #16]	; (800ea30 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ea20:	4804      	ldr	r0, [pc, #16]	; (800ea34 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ea22:	f7ff fdab 	bl	800e57c <USBD_GetString>
  return USBD_StrDesc;
 800ea26:	4b02      	ldr	r3, [pc, #8]	; (800ea30 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ea28:	4618      	mov	r0, r3
 800ea2a:	3708      	adds	r7, #8
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	bd80      	pop	{r7, pc}
 800ea30:	200012e4 	.word	0x200012e4
 800ea34:	080139f4 	.word	0x080139f4

0800ea38 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea38:	b580      	push	{r7, lr}
 800ea3a:	b082      	sub	sp, #8
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	4603      	mov	r3, r0
 800ea40:	6039      	str	r1, [r7, #0]
 800ea42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ea44:	683b      	ldr	r3, [r7, #0]
 800ea46:	221a      	movs	r2, #26
 800ea48:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ea4a:	f000 f843 	bl	800ead4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ea4e:	4b02      	ldr	r3, [pc, #8]	; (800ea58 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ea50:	4618      	mov	r0, r3
 800ea52:	3708      	adds	r7, #8
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}
 800ea58:	20000918 	.word	0x20000918

0800ea5c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea5c:	b580      	push	{r7, lr}
 800ea5e:	b082      	sub	sp, #8
 800ea60:	af00      	add	r7, sp, #0
 800ea62:	4603      	mov	r3, r0
 800ea64:	6039      	str	r1, [r7, #0]
 800ea66:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ea68:	79fb      	ldrb	r3, [r7, #7]
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d105      	bne.n	800ea7a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ea6e:	683a      	ldr	r2, [r7, #0]
 800ea70:	4907      	ldr	r1, [pc, #28]	; (800ea90 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ea72:	4808      	ldr	r0, [pc, #32]	; (800ea94 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ea74:	f7ff fd82 	bl	800e57c <USBD_GetString>
 800ea78:	e004      	b.n	800ea84 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ea7a:	683a      	ldr	r2, [r7, #0]
 800ea7c:	4904      	ldr	r1, [pc, #16]	; (800ea90 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ea7e:	4805      	ldr	r0, [pc, #20]	; (800ea94 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ea80:	f7ff fd7c 	bl	800e57c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ea84:	4b02      	ldr	r3, [pc, #8]	; (800ea90 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ea86:	4618      	mov	r0, r3
 800ea88:	3708      	adds	r7, #8
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	bd80      	pop	{r7, pc}
 800ea8e:	bf00      	nop
 800ea90:	200012e4 	.word	0x200012e4
 800ea94:	08013a04 	.word	0x08013a04

0800ea98 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b082      	sub	sp, #8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	4603      	mov	r3, r0
 800eaa0:	6039      	str	r1, [r7, #0]
 800eaa2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eaa4:	79fb      	ldrb	r3, [r7, #7]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d105      	bne.n	800eab6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eaaa:	683a      	ldr	r2, [r7, #0]
 800eaac:	4907      	ldr	r1, [pc, #28]	; (800eacc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800eaae:	4808      	ldr	r0, [pc, #32]	; (800ead0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eab0:	f7ff fd64 	bl	800e57c <USBD_GetString>
 800eab4:	e004      	b.n	800eac0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eab6:	683a      	ldr	r2, [r7, #0]
 800eab8:	4904      	ldr	r1, [pc, #16]	; (800eacc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800eaba:	4805      	ldr	r0, [pc, #20]	; (800ead0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eabc:	f7ff fd5e 	bl	800e57c <USBD_GetString>
  }
  return USBD_StrDesc;
 800eac0:	4b02      	ldr	r3, [pc, #8]	; (800eacc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800eac2:	4618      	mov	r0, r3
 800eac4:	3708      	adds	r7, #8
 800eac6:	46bd      	mov	sp, r7
 800eac8:	bd80      	pop	{r7, pc}
 800eaca:	bf00      	nop
 800eacc:	200012e4 	.word	0x200012e4
 800ead0:	08013a10 	.word	0x08013a10

0800ead4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ead4:	b580      	push	{r7, lr}
 800ead6:	b084      	sub	sp, #16
 800ead8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800eada:	4b0f      	ldr	r3, [pc, #60]	; (800eb18 <Get_SerialNum+0x44>)
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800eae0:	4b0e      	ldr	r3, [pc, #56]	; (800eb1c <Get_SerialNum+0x48>)
 800eae2:	681b      	ldr	r3, [r3, #0]
 800eae4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800eae6:	4b0e      	ldr	r3, [pc, #56]	; (800eb20 <Get_SerialNum+0x4c>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800eaec:	68fa      	ldr	r2, [r7, #12]
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	4413      	add	r3, r2
 800eaf2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d009      	beq.n	800eb0e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800eafa:	2208      	movs	r2, #8
 800eafc:	4909      	ldr	r1, [pc, #36]	; (800eb24 <Get_SerialNum+0x50>)
 800eafe:	68f8      	ldr	r0, [r7, #12]
 800eb00:	f000 f814 	bl	800eb2c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800eb04:	2204      	movs	r2, #4
 800eb06:	4908      	ldr	r1, [pc, #32]	; (800eb28 <Get_SerialNum+0x54>)
 800eb08:	68b8      	ldr	r0, [r7, #8]
 800eb0a:	f000 f80f 	bl	800eb2c <IntToUnicode>
  }
}
 800eb0e:	bf00      	nop
 800eb10:	3710      	adds	r7, #16
 800eb12:	46bd      	mov	sp, r7
 800eb14:	bd80      	pop	{r7, pc}
 800eb16:	bf00      	nop
 800eb18:	1ff80050 	.word	0x1ff80050
 800eb1c:	1ff80054 	.word	0x1ff80054
 800eb20:	1ff80058 	.word	0x1ff80058
 800eb24:	2000091a 	.word	0x2000091a
 800eb28:	2000092a 	.word	0x2000092a

0800eb2c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b087      	sub	sp, #28
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	60f8      	str	r0, [r7, #12]
 800eb34:	60b9      	str	r1, [r7, #8]
 800eb36:	4613      	mov	r3, r2
 800eb38:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800eb3a:	2300      	movs	r3, #0
 800eb3c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800eb3e:	2300      	movs	r3, #0
 800eb40:	75fb      	strb	r3, [r7, #23]
 800eb42:	e027      	b.n	800eb94 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	0f1b      	lsrs	r3, r3, #28
 800eb48:	2b09      	cmp	r3, #9
 800eb4a:	d80b      	bhi.n	800eb64 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	0f1b      	lsrs	r3, r3, #28
 800eb50:	b2da      	uxtb	r2, r3
 800eb52:	7dfb      	ldrb	r3, [r7, #23]
 800eb54:	005b      	lsls	r3, r3, #1
 800eb56:	4619      	mov	r1, r3
 800eb58:	68bb      	ldr	r3, [r7, #8]
 800eb5a:	440b      	add	r3, r1
 800eb5c:	3230      	adds	r2, #48	; 0x30
 800eb5e:	b2d2      	uxtb	r2, r2
 800eb60:	701a      	strb	r2, [r3, #0]
 800eb62:	e00a      	b.n	800eb7a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	0f1b      	lsrs	r3, r3, #28
 800eb68:	b2da      	uxtb	r2, r3
 800eb6a:	7dfb      	ldrb	r3, [r7, #23]
 800eb6c:	005b      	lsls	r3, r3, #1
 800eb6e:	4619      	mov	r1, r3
 800eb70:	68bb      	ldr	r3, [r7, #8]
 800eb72:	440b      	add	r3, r1
 800eb74:	3237      	adds	r2, #55	; 0x37
 800eb76:	b2d2      	uxtb	r2, r2
 800eb78:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	011b      	lsls	r3, r3, #4
 800eb7e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800eb80:	7dfb      	ldrb	r3, [r7, #23]
 800eb82:	005b      	lsls	r3, r3, #1
 800eb84:	3301      	adds	r3, #1
 800eb86:	68ba      	ldr	r2, [r7, #8]
 800eb88:	4413      	add	r3, r2
 800eb8a:	2200      	movs	r2, #0
 800eb8c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800eb8e:	7dfb      	ldrb	r3, [r7, #23]
 800eb90:	3301      	adds	r3, #1
 800eb92:	75fb      	strb	r3, [r7, #23]
 800eb94:	7dfa      	ldrb	r2, [r7, #23]
 800eb96:	79fb      	ldrb	r3, [r7, #7]
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d3d3      	bcc.n	800eb44 <IntToUnicode+0x18>
  }
}
 800eb9c:	bf00      	nop
 800eb9e:	bf00      	nop
 800eba0:	371c      	adds	r7, #28
 800eba2:	46bd      	mov	sp, r7
 800eba4:	bc80      	pop	{r7}
 800eba6:	4770      	bx	lr

0800eba8 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eba8:	b480      	push	{r7}
 800ebaa:	b083      	sub	sp, #12
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
 800ebb0:	460b      	mov	r3, r1
 800ebb2:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN 6 */
  if (state == 1)
 800ebb4:	78fb      	ldrb	r3, [r7, #3]
 800ebb6:	2b01      	cmp	r3, #1
 800ebb8:	d106      	bne.n	800ebc8 <HAL_PCDEx_SetConnectionState+0x20>
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_ENABLE();
 800ebba:	4b09      	ldr	r3, [pc, #36]	; (800ebe0 <HAL_PCDEx_SetConnectionState+0x38>)
 800ebbc:	685b      	ldr	r3, [r3, #4]
 800ebbe:	4a08      	ldr	r2, [pc, #32]	; (800ebe0 <HAL_PCDEx_SetConnectionState+0x38>)
 800ebc0:	f043 0301 	orr.w	r3, r3, #1
 800ebc4:	6053      	str	r3, [r2, #4]
  {
    /*  DP Pull-Down is Internal */
    __HAL_SYSCFG_USBPULLUP_DISABLE();
  }
  /* USER CODE END 6 */
}
 800ebc6:	e005      	b.n	800ebd4 <HAL_PCDEx_SetConnectionState+0x2c>
    __HAL_SYSCFG_USBPULLUP_DISABLE();
 800ebc8:	4b05      	ldr	r3, [pc, #20]	; (800ebe0 <HAL_PCDEx_SetConnectionState+0x38>)
 800ebca:	685b      	ldr	r3, [r3, #4]
 800ebcc:	4a04      	ldr	r2, [pc, #16]	; (800ebe0 <HAL_PCDEx_SetConnectionState+0x38>)
 800ebce:	f023 0301 	bic.w	r3, r3, #1
 800ebd2:	6053      	str	r3, [r2, #4]
}
 800ebd4:	bf00      	nop
 800ebd6:	370c      	adds	r7, #12
 800ebd8:	46bd      	mov	sp, r7
 800ebda:	bc80      	pop	{r7}
 800ebdc:	4770      	bx	lr
 800ebde:	bf00      	nop
 800ebe0:	40010000 	.word	0x40010000

0800ebe4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ebe4:	b580      	push	{r7, lr}
 800ebe6:	b084      	sub	sp, #16
 800ebe8:	af00      	add	r7, sp, #0
 800ebea:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	681b      	ldr	r3, [r3, #0]
 800ebf0:	4a0d      	ldr	r2, [pc, #52]	; (800ec28 <HAL_PCD_MspInit+0x44>)
 800ebf2:	4293      	cmp	r3, r2
 800ebf4:	d113      	bne.n	800ec1e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ebf6:	4b0d      	ldr	r3, [pc, #52]	; (800ec2c <HAL_PCD_MspInit+0x48>)
 800ebf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ebfa:	4a0c      	ldr	r2, [pc, #48]	; (800ec2c <HAL_PCD_MspInit+0x48>)
 800ebfc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ec00:	6253      	str	r3, [r2, #36]	; 0x24
 800ec02:	4b0a      	ldr	r3, [pc, #40]	; (800ec2c <HAL_PCD_MspInit+0x48>)
 800ec04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec06:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ec0a:	60fb      	str	r3, [r7, #12]
 800ec0c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 1, 0);
 800ec0e:	2200      	movs	r2, #0
 800ec10:	2101      	movs	r1, #1
 800ec12:	2014      	movs	r0, #20
 800ec14:	f7f6 fa43 	bl	800509e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800ec18:	2014      	movs	r0, #20
 800ec1a:	f7f6 fa5c 	bl	80050d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ec1e:	bf00      	nop
 800ec20:	3710      	adds	r7, #16
 800ec22:	46bd      	mov	sp, r7
 800ec24:	bd80      	pop	{r7, pc}
 800ec26:	bf00      	nop
 800ec28:	40005c00 	.word	0x40005c00
 800ec2c:	40023800 	.word	0x40023800

0800ec30 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec30:	b580      	push	{r7, lr}
 800ec32:	b082      	sub	sp, #8
 800ec34:	af00      	add	r7, sp, #0
 800ec36:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800ec44:	4619      	mov	r1, r3
 800ec46:	4610      	mov	r0, r2
 800ec48:	f7fe fddd 	bl	800d806 <USBD_LL_SetupStage>
}
 800ec4c:	bf00      	nop
 800ec4e:	3708      	adds	r7, #8
 800ec50:	46bd      	mov	sp, r7
 800ec52:	bd80      	pop	{r7, pc}

0800ec54 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b082      	sub	sp, #8
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	6078      	str	r0, [r7, #4]
 800ec5c:	460b      	mov	r3, r1
 800ec5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ec66:	78fa      	ldrb	r2, [r7, #3]
 800ec68:	6879      	ldr	r1, [r7, #4]
 800ec6a:	4613      	mov	r3, r2
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	4413      	add	r3, r2
 800ec70:	00db      	lsls	r3, r3, #3
 800ec72:	440b      	add	r3, r1
 800ec74:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800ec78:	681a      	ldr	r2, [r3, #0]
 800ec7a:	78fb      	ldrb	r3, [r7, #3]
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	f7fe fe0f 	bl	800d8a0 <USBD_LL_DataOutStage>
}
 800ec82:	bf00      	nop
 800ec84:	3708      	adds	r7, #8
 800ec86:	46bd      	mov	sp, r7
 800ec88:	bd80      	pop	{r7, pc}

0800ec8a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec8a:	b580      	push	{r7, lr}
 800ec8c:	b082      	sub	sp, #8
 800ec8e:	af00      	add	r7, sp, #0
 800ec90:	6078      	str	r0, [r7, #4]
 800ec92:	460b      	mov	r3, r1
 800ec94:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800ec9c:	78fa      	ldrb	r2, [r7, #3]
 800ec9e:	6879      	ldr	r1, [r7, #4]
 800eca0:	4613      	mov	r3, r2
 800eca2:	009b      	lsls	r3, r3, #2
 800eca4:	4413      	add	r3, r2
 800eca6:	00db      	lsls	r3, r3, #3
 800eca8:	440b      	add	r3, r1
 800ecaa:	333c      	adds	r3, #60	; 0x3c
 800ecac:	681a      	ldr	r2, [r3, #0]
 800ecae:	78fb      	ldrb	r3, [r7, #3]
 800ecb0:	4619      	mov	r1, r3
 800ecb2:	f7fe fe66 	bl	800d982 <USBD_LL_DataInStage>
}
 800ecb6:	bf00      	nop
 800ecb8:	3708      	adds	r7, #8
 800ecba:	46bd      	mov	sp, r7
 800ecbc:	bd80      	pop	{r7, pc}

0800ecbe <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecbe:	b580      	push	{r7, lr}
 800ecc0:	b082      	sub	sp, #8
 800ecc2:	af00      	add	r7, sp, #0
 800ecc4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800eccc:	4618      	mov	r0, r3
 800ecce:	f7fe ff71 	bl	800dbb4 <USBD_LL_SOF>
}
 800ecd2:	bf00      	nop
 800ecd4:	3708      	adds	r7, #8
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}

0800ecda <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecda:	b580      	push	{r7, lr}
 800ecdc:	b084      	sub	sp, #16
 800ecde:	af00      	add	r7, sp, #0
 800ece0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ece2:	2301      	movs	r3, #1
 800ece4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	689b      	ldr	r3, [r3, #8]
 800ecea:	2b02      	cmp	r3, #2
 800ecec:	d001      	beq.n	800ecf2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ecee:	f7f5 fbd1 	bl	8004494 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ecf2:	687b      	ldr	r3, [r7, #4]
 800ecf4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ecf8:	7bfa      	ldrb	r2, [r7, #15]
 800ecfa:	4611      	mov	r1, r2
 800ecfc:	4618      	mov	r0, r3
 800ecfe:	f7fe ff26 	bl	800db4e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ed08:	4618      	mov	r0, r3
 800ed0a:	f7fe fedf 	bl	800dacc <USBD_LL_Reset>
}
 800ed0e:	bf00      	nop
 800ed10:	3710      	adds	r7, #16
 800ed12:	46bd      	mov	sp, r7
 800ed14:	bd80      	pop	{r7, pc}
	...

0800ed18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b082      	sub	sp, #8
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ed26:	4618      	mov	r0, r3
 800ed28:	f7fe ff20 	bl	800db6c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	699b      	ldr	r3, [r3, #24]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d005      	beq.n	800ed40 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ed34:	4b04      	ldr	r3, [pc, #16]	; (800ed48 <HAL_PCD_SuspendCallback+0x30>)
 800ed36:	691b      	ldr	r3, [r3, #16]
 800ed38:	4a03      	ldr	r2, [pc, #12]	; (800ed48 <HAL_PCD_SuspendCallback+0x30>)
 800ed3a:	f043 0306 	orr.w	r3, r3, #6
 800ed3e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ed40:	bf00      	nop
 800ed42:	3708      	adds	r7, #8
 800ed44:	46bd      	mov	sp, r7
 800ed46:	bd80      	pop	{r7, pc}
 800ed48:	e000ed00 	.word	0xe000ed00

0800ed4c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ed4c:	b580      	push	{r7, lr}
 800ed4e:	b082      	sub	sp, #8
 800ed50:	af00      	add	r7, sp, #0
 800ed52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f7fe ff1a 	bl	800db94 <USBD_LL_Resume>
}
 800ed60:	bf00      	nop
 800ed62:	3708      	adds	r7, #8
 800ed64:	46bd      	mov	sp, r7
 800ed66:	bd80      	pop	{r7, pc}

0800ed68 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ed68:	b580      	push	{r7, lr}
 800ed6a:	b082      	sub	sp, #8
 800ed6c:	af00      	add	r7, sp, #0
 800ed6e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800ed70:	4a28      	ldr	r2, [pc, #160]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	4a26      	ldr	r2, [pc, #152]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed7c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  hpcd_USB_FS.Instance = USB;
 800ed80:	4b24      	ldr	r3, [pc, #144]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed82:	4a25      	ldr	r2, [pc, #148]	; (800ee18 <USBD_LL_Init+0xb0>)
 800ed84:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800ed86:	4b23      	ldr	r3, [pc, #140]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed88:	2208      	movs	r2, #8
 800ed8a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800ed8c:	4b21      	ldr	r3, [pc, #132]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed8e:	2202      	movs	r2, #2
 800ed90:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ed92:	4b20      	ldr	r3, [pc, #128]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed94:	2202      	movs	r2, #2
 800ed96:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ed98:	4b1e      	ldr	r3, [pc, #120]	; (800ee14 <USBD_LL_Init+0xac>)
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800ed9e:	4b1d      	ldr	r3, [pc, #116]	; (800ee14 <USBD_LL_Init+0xac>)
 800eda0:	2200      	movs	r2, #0
 800eda2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800eda4:	481b      	ldr	r0, [pc, #108]	; (800ee14 <USBD_LL_Init+0xac>)
 800eda6:	f7f7 feab 	bl	8006b00 <HAL_PCD_Init>
 800edaa:	4603      	mov	r3, r0
 800edac:	2b00      	cmp	r3, #0
 800edae:	d001      	beq.n	800edb4 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800edb0:	f7f5 fb70 	bl	8004494 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800edba:	2318      	movs	r3, #24
 800edbc:	2200      	movs	r2, #0
 800edbe:	2100      	movs	r1, #0
 800edc0:	f7f9 fa88 	bl	80082d4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800edca:	2358      	movs	r3, #88	; 0x58
 800edcc:	2200      	movs	r2, #0
 800edce:	2180      	movs	r1, #128	; 0x80
 800edd0:	f7f9 fa80 	bl	80082d4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800edda:	23c0      	movs	r3, #192	; 0xc0
 800eddc:	2200      	movs	r2, #0
 800edde:	2181      	movs	r1, #129	; 0x81
 800ede0:	f7f9 fa78 	bl	80082d4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800edea:	f44f 7388 	mov.w	r3, #272	; 0x110
 800edee:	2200      	movs	r2, #0
 800edf0:	2101      	movs	r1, #1
 800edf2:	f7f9 fa6f 	bl	80082d4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800edfc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ee00:	2200      	movs	r2, #0
 800ee02:	2182      	movs	r1, #130	; 0x82
 800ee04:	f7f9 fa66 	bl	80082d4 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800ee08:	2300      	movs	r3, #0
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3708      	adds	r7, #8
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
 800ee12:	bf00      	nop
 800ee14:	200014e4 	.word	0x200014e4
 800ee18:	40005c00 	.word	0x40005c00

0800ee1c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b084      	sub	sp, #16
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee24:	2300      	movs	r3, #0
 800ee26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee28:	2300      	movs	r3, #0
 800ee2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800ee32:	4618      	mov	r0, r3
 800ee34:	f7f7 ff42 	bl	8006cbc <HAL_PCD_Start>
 800ee38:	4603      	mov	r3, r0
 800ee3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee3c:	7bfb      	ldrb	r3, [r7, #15]
 800ee3e:	4618      	mov	r0, r3
 800ee40:	f000 f944 	bl	800f0cc <USBD_Get_USB_Status>
 800ee44:	4603      	mov	r3, r0
 800ee46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee48:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee4a:	4618      	mov	r0, r3
 800ee4c:	3710      	adds	r7, #16
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	bd80      	pop	{r7, pc}

0800ee52 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ee52:	b580      	push	{r7, lr}
 800ee54:	b084      	sub	sp, #16
 800ee56:	af00      	add	r7, sp, #0
 800ee58:	6078      	str	r0, [r7, #4]
 800ee5a:	4608      	mov	r0, r1
 800ee5c:	4611      	mov	r1, r2
 800ee5e:	461a      	mov	r2, r3
 800ee60:	4603      	mov	r3, r0
 800ee62:	70fb      	strb	r3, [r7, #3]
 800ee64:	460b      	mov	r3, r1
 800ee66:	70bb      	strb	r3, [r7, #2]
 800ee68:	4613      	mov	r3, r2
 800ee6a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ee70:	2300      	movs	r3, #0
 800ee72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800ee7a:	78bb      	ldrb	r3, [r7, #2]
 800ee7c:	883a      	ldrh	r2, [r7, #0]
 800ee7e:	78f9      	ldrb	r1, [r7, #3]
 800ee80:	f7f8 f85e 	bl	8006f40 <HAL_PCD_EP_Open>
 800ee84:	4603      	mov	r3, r0
 800ee86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ee88:	7bfb      	ldrb	r3, [r7, #15]
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f000 f91e 	bl	800f0cc <USBD_Get_USB_Status>
 800ee90:	4603      	mov	r3, r0
 800ee92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ee94:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3710      	adds	r7, #16
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}

0800ee9e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ee9e:	b580      	push	{r7, lr}
 800eea0:	b084      	sub	sp, #16
 800eea2:	af00      	add	r7, sp, #0
 800eea4:	6078      	str	r0, [r7, #4]
 800eea6:	460b      	mov	r3, r1
 800eea8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eeaa:	2300      	movs	r3, #0
 800eeac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eeae:	2300      	movs	r3, #0
 800eeb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800eeb8:	78fa      	ldrb	r2, [r7, #3]
 800eeba:	4611      	mov	r1, r2
 800eebc:	4618      	mov	r0, r3
 800eebe:	f7f8 f8a5 	bl	800700c <HAL_PCD_EP_Close>
 800eec2:	4603      	mov	r3, r0
 800eec4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800eec6:	7bfb      	ldrb	r3, [r7, #15]
 800eec8:	4618      	mov	r0, r3
 800eeca:	f000 f8ff 	bl	800f0cc <USBD_Get_USB_Status>
 800eece:	4603      	mov	r3, r0
 800eed0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800eed2:	7bbb      	ldrb	r3, [r7, #14]
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3710      	adds	r7, #16
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}

0800eedc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b084      	sub	sp, #16
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
 800eee4:	460b      	mov	r3, r1
 800eee6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800eee8:	2300      	movs	r3, #0
 800eeea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800eeec:	2300      	movs	r3, #0
 800eeee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800eef6:	78fa      	ldrb	r2, [r7, #3]
 800eef8:	4611      	mov	r1, r2
 800eefa:	4618      	mov	r0, r3
 800eefc:	f7f8 f965 	bl	80071ca <HAL_PCD_EP_SetStall>
 800ef00:	4603      	mov	r3, r0
 800ef02:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef04:	7bfb      	ldrb	r3, [r7, #15]
 800ef06:	4618      	mov	r0, r3
 800ef08:	f000 f8e0 	bl	800f0cc <USBD_Get_USB_Status>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef10:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef12:	4618      	mov	r0, r3
 800ef14:	3710      	adds	r7, #16
 800ef16:	46bd      	mov	sp, r7
 800ef18:	bd80      	pop	{r7, pc}

0800ef1a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ef1a:	b580      	push	{r7, lr}
 800ef1c:	b084      	sub	sp, #16
 800ef1e:	af00      	add	r7, sp, #0
 800ef20:	6078      	str	r0, [r7, #4]
 800ef22:	460b      	mov	r3, r1
 800ef24:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ef26:	2300      	movs	r3, #0
 800ef28:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ef2a:	2300      	movs	r3, #0
 800ef2c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800ef34:	78fa      	ldrb	r2, [r7, #3]
 800ef36:	4611      	mov	r1, r2
 800ef38:	4618      	mov	r0, r3
 800ef3a:	f7f8 f998 	bl	800726e <HAL_PCD_EP_ClrStall>
 800ef3e:	4603      	mov	r3, r0
 800ef40:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ef42:	7bfb      	ldrb	r3, [r7, #15]
 800ef44:	4618      	mov	r0, r3
 800ef46:	f000 f8c1 	bl	800f0cc <USBD_Get_USB_Status>
 800ef4a:	4603      	mov	r3, r0
 800ef4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ef4e:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef50:	4618      	mov	r0, r3
 800ef52:	3710      	adds	r7, #16
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}

0800ef58 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b085      	sub	sp, #20
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	460b      	mov	r3, r1
 800ef62:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800ef6a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ef6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	da0c      	bge.n	800ef8e <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ef74:	78fb      	ldrb	r3, [r7, #3]
 800ef76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ef7a:	68f9      	ldr	r1, [r7, #12]
 800ef7c:	1c5a      	adds	r2, r3, #1
 800ef7e:	4613      	mov	r3, r2
 800ef80:	009b      	lsls	r3, r3, #2
 800ef82:	4413      	add	r3, r2
 800ef84:	00db      	lsls	r3, r3, #3
 800ef86:	440b      	add	r3, r1
 800ef88:	3302      	adds	r3, #2
 800ef8a:	781b      	ldrb	r3, [r3, #0]
 800ef8c:	e00b      	b.n	800efa6 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800ef8e:	78fb      	ldrb	r3, [r7, #3]
 800ef90:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ef94:	68f9      	ldr	r1, [r7, #12]
 800ef96:	4613      	mov	r3, r2
 800ef98:	009b      	lsls	r3, r3, #2
 800ef9a:	4413      	add	r3, r2
 800ef9c:	00db      	lsls	r3, r3, #3
 800ef9e:	440b      	add	r3, r1
 800efa0:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800efa4:	781b      	ldrb	r3, [r3, #0]
  }
}
 800efa6:	4618      	mov	r0, r3
 800efa8:	3714      	adds	r7, #20
 800efaa:	46bd      	mov	sp, r7
 800efac:	bc80      	pop	{r7}
 800efae:	4770      	bx	lr

0800efb0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b084      	sub	sp, #16
 800efb4:	af00      	add	r7, sp, #0
 800efb6:	6078      	str	r0, [r7, #4]
 800efb8:	460b      	mov	r3, r1
 800efba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efbc:	2300      	movs	r3, #0
 800efbe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efc0:	2300      	movs	r3, #0
 800efc2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800efca:	78fa      	ldrb	r2, [r7, #3]
 800efcc:	4611      	mov	r1, r2
 800efce:	4618      	mov	r0, r3
 800efd0:	f7f7 ff91 	bl	8006ef6 <HAL_PCD_SetAddress>
 800efd4:	4603      	mov	r3, r0
 800efd6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800efd8:	7bfb      	ldrb	r3, [r7, #15]
 800efda:	4618      	mov	r0, r3
 800efdc:	f000 f876 	bl	800f0cc <USBD_Get_USB_Status>
 800efe0:	4603      	mov	r3, r0
 800efe2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800efe4:	7bbb      	ldrb	r3, [r7, #14]
}
 800efe6:	4618      	mov	r0, r3
 800efe8:	3710      	adds	r7, #16
 800efea:	46bd      	mov	sp, r7
 800efec:	bd80      	pop	{r7, pc}

0800efee <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800efee:	b580      	push	{r7, lr}
 800eff0:	b086      	sub	sp, #24
 800eff2:	af00      	add	r7, sp, #0
 800eff4:	60f8      	str	r0, [r7, #12]
 800eff6:	607a      	str	r2, [r7, #4]
 800eff8:	461a      	mov	r2, r3
 800effa:	460b      	mov	r3, r1
 800effc:	72fb      	strb	r3, [r7, #11]
 800effe:	4613      	mov	r3, r2
 800f000:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f002:	2300      	movs	r3, #0
 800f004:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f006:	2300      	movs	r3, #0
 800f008:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800f010:	893b      	ldrh	r3, [r7, #8]
 800f012:	7af9      	ldrb	r1, [r7, #11]
 800f014:	687a      	ldr	r2, [r7, #4]
 800f016:	f7f8 f895 	bl	8007144 <HAL_PCD_EP_Transmit>
 800f01a:	4603      	mov	r3, r0
 800f01c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f01e:	7dfb      	ldrb	r3, [r7, #23]
 800f020:	4618      	mov	r0, r3
 800f022:	f000 f853 	bl	800f0cc <USBD_Get_USB_Status>
 800f026:	4603      	mov	r3, r0
 800f028:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f02a:	7dbb      	ldrb	r3, [r7, #22]
}
 800f02c:	4618      	mov	r0, r3
 800f02e:	3718      	adds	r7, #24
 800f030:	46bd      	mov	sp, r7
 800f032:	bd80      	pop	{r7, pc}

0800f034 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800f034:	b580      	push	{r7, lr}
 800f036:	b086      	sub	sp, #24
 800f038:	af00      	add	r7, sp, #0
 800f03a:	60f8      	str	r0, [r7, #12]
 800f03c:	607a      	str	r2, [r7, #4]
 800f03e:	461a      	mov	r2, r3
 800f040:	460b      	mov	r3, r1
 800f042:	72fb      	strb	r3, [r7, #11]
 800f044:	4613      	mov	r3, r2
 800f046:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f048:	2300      	movs	r3, #0
 800f04a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f04c:	2300      	movs	r3, #0
 800f04e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800f056:	893b      	ldrh	r3, [r7, #8]
 800f058:	7af9      	ldrb	r1, [r7, #11]
 800f05a:	687a      	ldr	r2, [r7, #4]
 800f05c:	f7f8 f81e 	bl	800709c <HAL_PCD_EP_Receive>
 800f060:	4603      	mov	r3, r0
 800f062:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f064:	7dfb      	ldrb	r3, [r7, #23]
 800f066:	4618      	mov	r0, r3
 800f068:	f000 f830 	bl	800f0cc <USBD_Get_USB_Status>
 800f06c:	4603      	mov	r3, r0
 800f06e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f070:	7dbb      	ldrb	r3, [r7, #22]
}
 800f072:	4618      	mov	r0, r3
 800f074:	3718      	adds	r7, #24
 800f076:	46bd      	mov	sp, r7
 800f078:	bd80      	pop	{r7, pc}

0800f07a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f07a:	b580      	push	{r7, lr}
 800f07c:	b082      	sub	sp, #8
 800f07e:	af00      	add	r7, sp, #0
 800f080:	6078      	str	r0, [r7, #4]
 800f082:	460b      	mov	r3, r1
 800f084:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800f08c:	78fa      	ldrb	r2, [r7, #3]
 800f08e:	4611      	mov	r1, r2
 800f090:	4618      	mov	r0, r3
 800f092:	f7f8 f840 	bl	8007116 <HAL_PCD_EP_GetRxCount>
 800f096:	4603      	mov	r3, r0
}
 800f098:	4618      	mov	r0, r3
 800f09a:	3708      	adds	r7, #8
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}

0800f0a0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800f0a0:	b480      	push	{r7}
 800f0a2:	b083      	sub	sp, #12
 800f0a4:	af00      	add	r7, sp, #0
 800f0a6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800f0a8:	4b02      	ldr	r3, [pc, #8]	; (800f0b4 <USBD_static_malloc+0x14>)
}
 800f0aa:	4618      	mov	r0, r3
 800f0ac:	370c      	adds	r7, #12
 800f0ae:	46bd      	mov	sp, r7
 800f0b0:	bc80      	pop	{r7}
 800f0b2:	4770      	bx	lr
 800f0b4:	200017d0 	.word	0x200017d0

0800f0b8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800f0b8:	b480      	push	{r7}
 800f0ba:	b083      	sub	sp, #12
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]

}
 800f0c0:	bf00      	nop
 800f0c2:	370c      	adds	r7, #12
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bc80      	pop	{r7}
 800f0c8:	4770      	bx	lr
	...

0800f0cc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f0cc:	b480      	push	{r7}
 800f0ce:	b085      	sub	sp, #20
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	4603      	mov	r3, r0
 800f0d4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0d6:	2300      	movs	r3, #0
 800f0d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f0da:	79fb      	ldrb	r3, [r7, #7]
 800f0dc:	2b03      	cmp	r3, #3
 800f0de:	d817      	bhi.n	800f110 <USBD_Get_USB_Status+0x44>
 800f0e0:	a201      	add	r2, pc, #4	; (adr r2, 800f0e8 <USBD_Get_USB_Status+0x1c>)
 800f0e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0e6:	bf00      	nop
 800f0e8:	0800f0f9 	.word	0x0800f0f9
 800f0ec:	0800f0ff 	.word	0x0800f0ff
 800f0f0:	0800f105 	.word	0x0800f105
 800f0f4:	0800f10b 	.word	0x0800f10b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	73fb      	strb	r3, [r7, #15]
    break;
 800f0fc:	e00b      	b.n	800f116 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f0fe:	2302      	movs	r3, #2
 800f100:	73fb      	strb	r3, [r7, #15]
    break;
 800f102:	e008      	b.n	800f116 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f104:	2301      	movs	r3, #1
 800f106:	73fb      	strb	r3, [r7, #15]
    break;
 800f108:	e005      	b.n	800f116 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f10a:	2302      	movs	r3, #2
 800f10c:	73fb      	strb	r3, [r7, #15]
    break;
 800f10e:	e002      	b.n	800f116 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f110:	2302      	movs	r3, #2
 800f112:	73fb      	strb	r3, [r7, #15]
    break;
 800f114:	bf00      	nop
  }
  return usb_status;
 800f116:	7bfb      	ldrb	r3, [r7, #15]
}
 800f118:	4618      	mov	r0, r3
 800f11a:	3714      	adds	r7, #20
 800f11c:	46bd      	mov	sp, r7
 800f11e:	bc80      	pop	{r7}
 800f120:	4770      	bx	lr
 800f122:	bf00      	nop
 800f124:	0000      	movs	r0, r0
	...

0800f128 <floor>:
 800f128:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f12c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800f130:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800f134:	2e13      	cmp	r6, #19
 800f136:	4602      	mov	r2, r0
 800f138:	460b      	mov	r3, r1
 800f13a:	4607      	mov	r7, r0
 800f13c:	460c      	mov	r4, r1
 800f13e:	4605      	mov	r5, r0
 800f140:	dc33      	bgt.n	800f1aa <floor+0x82>
 800f142:	2e00      	cmp	r6, #0
 800f144:	da14      	bge.n	800f170 <floor+0x48>
 800f146:	a334      	add	r3, pc, #208	; (adr r3, 800f218 <floor+0xf0>)
 800f148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14c:	f7f1 f830 	bl	80001b0 <__adddf3>
 800f150:	2200      	movs	r2, #0
 800f152:	2300      	movs	r3, #0
 800f154:	f7f1 fc72 	bl	8000a3c <__aeabi_dcmpgt>
 800f158:	b138      	cbz	r0, 800f16a <floor+0x42>
 800f15a:	2c00      	cmp	r4, #0
 800f15c:	da58      	bge.n	800f210 <floor+0xe8>
 800f15e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800f162:	431d      	orrs	r5, r3
 800f164:	d001      	beq.n	800f16a <floor+0x42>
 800f166:	2500      	movs	r5, #0
 800f168:	4c2d      	ldr	r4, [pc, #180]	; (800f220 <floor+0xf8>)
 800f16a:	4623      	mov	r3, r4
 800f16c:	462f      	mov	r7, r5
 800f16e:	e025      	b.n	800f1bc <floor+0x94>
 800f170:	4a2c      	ldr	r2, [pc, #176]	; (800f224 <floor+0xfc>)
 800f172:	fa42 f806 	asr.w	r8, r2, r6
 800f176:	ea01 0208 	and.w	r2, r1, r8
 800f17a:	4302      	orrs	r2, r0
 800f17c:	d01e      	beq.n	800f1bc <floor+0x94>
 800f17e:	a326      	add	r3, pc, #152	; (adr r3, 800f218 <floor+0xf0>)
 800f180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f184:	f7f1 f814 	bl	80001b0 <__adddf3>
 800f188:	2200      	movs	r2, #0
 800f18a:	2300      	movs	r3, #0
 800f18c:	f7f1 fc56 	bl	8000a3c <__aeabi_dcmpgt>
 800f190:	2800      	cmp	r0, #0
 800f192:	d0ea      	beq.n	800f16a <floor+0x42>
 800f194:	2c00      	cmp	r4, #0
 800f196:	bfbe      	ittt	lt
 800f198:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800f19c:	fa43 f606 	asrlt.w	r6, r3, r6
 800f1a0:	19a4      	addlt	r4, r4, r6
 800f1a2:	2500      	movs	r5, #0
 800f1a4:	ea24 0408 	bic.w	r4, r4, r8
 800f1a8:	e7df      	b.n	800f16a <floor+0x42>
 800f1aa:	2e33      	cmp	r6, #51	; 0x33
 800f1ac:	dd0a      	ble.n	800f1c4 <floor+0x9c>
 800f1ae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800f1b2:	d103      	bne.n	800f1bc <floor+0x94>
 800f1b4:	f7f0 fffc 	bl	80001b0 <__adddf3>
 800f1b8:	4607      	mov	r7, r0
 800f1ba:	460b      	mov	r3, r1
 800f1bc:	4638      	mov	r0, r7
 800f1be:	4619      	mov	r1, r3
 800f1c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f1c4:	f04f 32ff 	mov.w	r2, #4294967295
 800f1c8:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800f1cc:	fa22 f808 	lsr.w	r8, r2, r8
 800f1d0:	ea18 0f00 	tst.w	r8, r0
 800f1d4:	d0f2      	beq.n	800f1bc <floor+0x94>
 800f1d6:	a310      	add	r3, pc, #64	; (adr r3, 800f218 <floor+0xf0>)
 800f1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1dc:	f7f0 ffe8 	bl	80001b0 <__adddf3>
 800f1e0:	2200      	movs	r2, #0
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	f7f1 fc2a 	bl	8000a3c <__aeabi_dcmpgt>
 800f1e8:	2800      	cmp	r0, #0
 800f1ea:	d0be      	beq.n	800f16a <floor+0x42>
 800f1ec:	2c00      	cmp	r4, #0
 800f1ee:	da02      	bge.n	800f1f6 <floor+0xce>
 800f1f0:	2e14      	cmp	r6, #20
 800f1f2:	d103      	bne.n	800f1fc <floor+0xd4>
 800f1f4:	3401      	adds	r4, #1
 800f1f6:	ea25 0508 	bic.w	r5, r5, r8
 800f1fa:	e7b6      	b.n	800f16a <floor+0x42>
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800f202:	fa03 f606 	lsl.w	r6, r3, r6
 800f206:	4435      	add	r5, r6
 800f208:	42bd      	cmp	r5, r7
 800f20a:	bf38      	it	cc
 800f20c:	18e4      	addcc	r4, r4, r3
 800f20e:	e7f2      	b.n	800f1f6 <floor+0xce>
 800f210:	2500      	movs	r5, #0
 800f212:	462c      	mov	r4, r5
 800f214:	e7a9      	b.n	800f16a <floor+0x42>
 800f216:	bf00      	nop
 800f218:	8800759c 	.word	0x8800759c
 800f21c:	7e37e43c 	.word	0x7e37e43c
 800f220:	bff00000 	.word	0xbff00000
 800f224:	000fffff 	.word	0x000fffff

0800f228 <atof>:
 800f228:	2100      	movs	r1, #0
 800f22a:	f001 bad5 	b.w	80107d8 <strtod>
	...

0800f230 <__errno>:
 800f230:	4b01      	ldr	r3, [pc, #4]	; (800f238 <__errno+0x8>)
 800f232:	6818      	ldr	r0, [r3, #0]
 800f234:	4770      	bx	lr
 800f236:	bf00      	nop
 800f238:	20000934 	.word	0x20000934

0800f23c <__libc_init_array>:
 800f23c:	b570      	push	{r4, r5, r6, lr}
 800f23e:	2600      	movs	r6, #0
 800f240:	4d0c      	ldr	r5, [pc, #48]	; (800f274 <__libc_init_array+0x38>)
 800f242:	4c0d      	ldr	r4, [pc, #52]	; (800f278 <__libc_init_array+0x3c>)
 800f244:	1b64      	subs	r4, r4, r5
 800f246:	10a4      	asrs	r4, r4, #2
 800f248:	42a6      	cmp	r6, r4
 800f24a:	d109      	bne.n	800f260 <__libc_init_array+0x24>
 800f24c:	f004 fa30 	bl	80136b0 <_init>
 800f250:	2600      	movs	r6, #0
 800f252:	4d0a      	ldr	r5, [pc, #40]	; (800f27c <__libc_init_array+0x40>)
 800f254:	4c0a      	ldr	r4, [pc, #40]	; (800f280 <__libc_init_array+0x44>)
 800f256:	1b64      	subs	r4, r4, r5
 800f258:	10a4      	asrs	r4, r4, #2
 800f25a:	42a6      	cmp	r6, r4
 800f25c:	d105      	bne.n	800f26a <__libc_init_array+0x2e>
 800f25e:	bd70      	pop	{r4, r5, r6, pc}
 800f260:	f855 3b04 	ldr.w	r3, [r5], #4
 800f264:	4798      	blx	r3
 800f266:	3601      	adds	r6, #1
 800f268:	e7ee      	b.n	800f248 <__libc_init_array+0xc>
 800f26a:	f855 3b04 	ldr.w	r3, [r5], #4
 800f26e:	4798      	blx	r3
 800f270:	3601      	adds	r6, #1
 800f272:	e7f2      	b.n	800f25a <__libc_init_array+0x1e>
 800f274:	08013f48 	.word	0x08013f48
 800f278:	08013f48 	.word	0x08013f48
 800f27c:	08013f48 	.word	0x08013f48
 800f280:	08013f4c 	.word	0x08013f4c

0800f284 <memcpy>:
 800f284:	440a      	add	r2, r1
 800f286:	4291      	cmp	r1, r2
 800f288:	f100 33ff 	add.w	r3, r0, #4294967295
 800f28c:	d100      	bne.n	800f290 <memcpy+0xc>
 800f28e:	4770      	bx	lr
 800f290:	b510      	push	{r4, lr}
 800f292:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f296:	4291      	cmp	r1, r2
 800f298:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f29c:	d1f9      	bne.n	800f292 <memcpy+0xe>
 800f29e:	bd10      	pop	{r4, pc}

0800f2a0 <memset>:
 800f2a0:	4603      	mov	r3, r0
 800f2a2:	4402      	add	r2, r0
 800f2a4:	4293      	cmp	r3, r2
 800f2a6:	d100      	bne.n	800f2aa <memset+0xa>
 800f2a8:	4770      	bx	lr
 800f2aa:	f803 1b01 	strb.w	r1, [r3], #1
 800f2ae:	e7f9      	b.n	800f2a4 <memset+0x4>

0800f2b0 <__cvt>:
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2b6:	461f      	mov	r7, r3
 800f2b8:	bfbb      	ittet	lt
 800f2ba:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800f2be:	461f      	movlt	r7, r3
 800f2c0:	2300      	movge	r3, #0
 800f2c2:	232d      	movlt	r3, #45	; 0x2d
 800f2c4:	b088      	sub	sp, #32
 800f2c6:	4614      	mov	r4, r2
 800f2c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f2ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f2cc:	7013      	strb	r3, [r2, #0]
 800f2ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f2d0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800f2d4:	f023 0820 	bic.w	r8, r3, #32
 800f2d8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f2dc:	d005      	beq.n	800f2ea <__cvt+0x3a>
 800f2de:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f2e2:	d100      	bne.n	800f2e6 <__cvt+0x36>
 800f2e4:	3501      	adds	r5, #1
 800f2e6:	2302      	movs	r3, #2
 800f2e8:	e000      	b.n	800f2ec <__cvt+0x3c>
 800f2ea:	2303      	movs	r3, #3
 800f2ec:	aa07      	add	r2, sp, #28
 800f2ee:	9204      	str	r2, [sp, #16]
 800f2f0:	aa06      	add	r2, sp, #24
 800f2f2:	e9cd a202 	strd	sl, r2, [sp, #8]
 800f2f6:	e9cd 3500 	strd	r3, r5, [sp]
 800f2fa:	4622      	mov	r2, r4
 800f2fc:	463b      	mov	r3, r7
 800f2fe:	f001 fb7f 	bl	8010a00 <_dtoa_r>
 800f302:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f306:	4606      	mov	r6, r0
 800f308:	d102      	bne.n	800f310 <__cvt+0x60>
 800f30a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f30c:	07db      	lsls	r3, r3, #31
 800f30e:	d522      	bpl.n	800f356 <__cvt+0xa6>
 800f310:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f314:	eb06 0905 	add.w	r9, r6, r5
 800f318:	d110      	bne.n	800f33c <__cvt+0x8c>
 800f31a:	7833      	ldrb	r3, [r6, #0]
 800f31c:	2b30      	cmp	r3, #48	; 0x30
 800f31e:	d10a      	bne.n	800f336 <__cvt+0x86>
 800f320:	2200      	movs	r2, #0
 800f322:	2300      	movs	r3, #0
 800f324:	4620      	mov	r0, r4
 800f326:	4639      	mov	r1, r7
 800f328:	f7f1 fb60 	bl	80009ec <__aeabi_dcmpeq>
 800f32c:	b918      	cbnz	r0, 800f336 <__cvt+0x86>
 800f32e:	f1c5 0501 	rsb	r5, r5, #1
 800f332:	f8ca 5000 	str.w	r5, [sl]
 800f336:	f8da 3000 	ldr.w	r3, [sl]
 800f33a:	4499      	add	r9, r3
 800f33c:	2200      	movs	r2, #0
 800f33e:	2300      	movs	r3, #0
 800f340:	4620      	mov	r0, r4
 800f342:	4639      	mov	r1, r7
 800f344:	f7f1 fb52 	bl	80009ec <__aeabi_dcmpeq>
 800f348:	b108      	cbz	r0, 800f34e <__cvt+0x9e>
 800f34a:	f8cd 901c 	str.w	r9, [sp, #28]
 800f34e:	2230      	movs	r2, #48	; 0x30
 800f350:	9b07      	ldr	r3, [sp, #28]
 800f352:	454b      	cmp	r3, r9
 800f354:	d307      	bcc.n	800f366 <__cvt+0xb6>
 800f356:	4630      	mov	r0, r6
 800f358:	9b07      	ldr	r3, [sp, #28]
 800f35a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f35c:	1b9b      	subs	r3, r3, r6
 800f35e:	6013      	str	r3, [r2, #0]
 800f360:	b008      	add	sp, #32
 800f362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f366:	1c59      	adds	r1, r3, #1
 800f368:	9107      	str	r1, [sp, #28]
 800f36a:	701a      	strb	r2, [r3, #0]
 800f36c:	e7f0      	b.n	800f350 <__cvt+0xa0>

0800f36e <__exponent>:
 800f36e:	4603      	mov	r3, r0
 800f370:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f372:	2900      	cmp	r1, #0
 800f374:	f803 2b02 	strb.w	r2, [r3], #2
 800f378:	bfb6      	itet	lt
 800f37a:	222d      	movlt	r2, #45	; 0x2d
 800f37c:	222b      	movge	r2, #43	; 0x2b
 800f37e:	4249      	neglt	r1, r1
 800f380:	2909      	cmp	r1, #9
 800f382:	7042      	strb	r2, [r0, #1]
 800f384:	dd2b      	ble.n	800f3de <__exponent+0x70>
 800f386:	f10d 0407 	add.w	r4, sp, #7
 800f38a:	46a4      	mov	ip, r4
 800f38c:	270a      	movs	r7, #10
 800f38e:	fb91 f6f7 	sdiv	r6, r1, r7
 800f392:	460a      	mov	r2, r1
 800f394:	46a6      	mov	lr, r4
 800f396:	fb07 1516 	mls	r5, r7, r6, r1
 800f39a:	2a63      	cmp	r2, #99	; 0x63
 800f39c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800f3a0:	4631      	mov	r1, r6
 800f3a2:	f104 34ff 	add.w	r4, r4, #4294967295
 800f3a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f3aa:	dcf0      	bgt.n	800f38e <__exponent+0x20>
 800f3ac:	3130      	adds	r1, #48	; 0x30
 800f3ae:	f1ae 0502 	sub.w	r5, lr, #2
 800f3b2:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f3b6:	4629      	mov	r1, r5
 800f3b8:	1c44      	adds	r4, r0, #1
 800f3ba:	4561      	cmp	r1, ip
 800f3bc:	d30a      	bcc.n	800f3d4 <__exponent+0x66>
 800f3be:	f10d 0209 	add.w	r2, sp, #9
 800f3c2:	eba2 020e 	sub.w	r2, r2, lr
 800f3c6:	4565      	cmp	r5, ip
 800f3c8:	bf88      	it	hi
 800f3ca:	2200      	movhi	r2, #0
 800f3cc:	4413      	add	r3, r2
 800f3ce:	1a18      	subs	r0, r3, r0
 800f3d0:	b003      	add	sp, #12
 800f3d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f3d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f3d8:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f3dc:	e7ed      	b.n	800f3ba <__exponent+0x4c>
 800f3de:	2330      	movs	r3, #48	; 0x30
 800f3e0:	3130      	adds	r1, #48	; 0x30
 800f3e2:	7083      	strb	r3, [r0, #2]
 800f3e4:	70c1      	strb	r1, [r0, #3]
 800f3e6:	1d03      	adds	r3, r0, #4
 800f3e8:	e7f1      	b.n	800f3ce <__exponent+0x60>
	...

0800f3ec <_printf_float>:
 800f3ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3f0:	b091      	sub	sp, #68	; 0x44
 800f3f2:	460c      	mov	r4, r1
 800f3f4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800f3f8:	4616      	mov	r6, r2
 800f3fa:	461f      	mov	r7, r3
 800f3fc:	4605      	mov	r5, r0
 800f3fe:	f002 fc65 	bl	8011ccc <_localeconv_r>
 800f402:	6803      	ldr	r3, [r0, #0]
 800f404:	4618      	mov	r0, r3
 800f406:	9309      	str	r3, [sp, #36]	; 0x24
 800f408:	f7f0 fec4 	bl	8000194 <strlen>
 800f40c:	2300      	movs	r3, #0
 800f40e:	930e      	str	r3, [sp, #56]	; 0x38
 800f410:	f8d8 3000 	ldr.w	r3, [r8]
 800f414:	900a      	str	r0, [sp, #40]	; 0x28
 800f416:	3307      	adds	r3, #7
 800f418:	f023 0307 	bic.w	r3, r3, #7
 800f41c:	f103 0208 	add.w	r2, r3, #8
 800f420:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f424:	f8d4 b000 	ldr.w	fp, [r4]
 800f428:	f8c8 2000 	str.w	r2, [r8]
 800f42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f430:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f434:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800f438:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800f43c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f43e:	f04f 32ff 	mov.w	r2, #4294967295
 800f442:	4640      	mov	r0, r8
 800f444:	4b9c      	ldr	r3, [pc, #624]	; (800f6b8 <_printf_float+0x2cc>)
 800f446:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f448:	f7f1 fb02 	bl	8000a50 <__aeabi_dcmpun>
 800f44c:	bb70      	cbnz	r0, 800f4ac <_printf_float+0xc0>
 800f44e:	f04f 32ff 	mov.w	r2, #4294967295
 800f452:	4640      	mov	r0, r8
 800f454:	4b98      	ldr	r3, [pc, #608]	; (800f6b8 <_printf_float+0x2cc>)
 800f456:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f458:	f7f1 fadc 	bl	8000a14 <__aeabi_dcmple>
 800f45c:	bb30      	cbnz	r0, 800f4ac <_printf_float+0xc0>
 800f45e:	2200      	movs	r2, #0
 800f460:	2300      	movs	r3, #0
 800f462:	4640      	mov	r0, r8
 800f464:	4651      	mov	r1, sl
 800f466:	f7f1 facb 	bl	8000a00 <__aeabi_dcmplt>
 800f46a:	b110      	cbz	r0, 800f472 <_printf_float+0x86>
 800f46c:	232d      	movs	r3, #45	; 0x2d
 800f46e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f472:	4b92      	ldr	r3, [pc, #584]	; (800f6bc <_printf_float+0x2d0>)
 800f474:	4892      	ldr	r0, [pc, #584]	; (800f6c0 <_printf_float+0x2d4>)
 800f476:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f47a:	bf94      	ite	ls
 800f47c:	4698      	movls	r8, r3
 800f47e:	4680      	movhi	r8, r0
 800f480:	2303      	movs	r3, #3
 800f482:	f04f 0a00 	mov.w	sl, #0
 800f486:	6123      	str	r3, [r4, #16]
 800f488:	f02b 0304 	bic.w	r3, fp, #4
 800f48c:	6023      	str	r3, [r4, #0]
 800f48e:	4633      	mov	r3, r6
 800f490:	4621      	mov	r1, r4
 800f492:	4628      	mov	r0, r5
 800f494:	9700      	str	r7, [sp, #0]
 800f496:	aa0f      	add	r2, sp, #60	; 0x3c
 800f498:	f000 f9d4 	bl	800f844 <_printf_common>
 800f49c:	3001      	adds	r0, #1
 800f49e:	f040 8090 	bne.w	800f5c2 <_printf_float+0x1d6>
 800f4a2:	f04f 30ff 	mov.w	r0, #4294967295
 800f4a6:	b011      	add	sp, #68	; 0x44
 800f4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4ac:	4642      	mov	r2, r8
 800f4ae:	4653      	mov	r3, sl
 800f4b0:	4640      	mov	r0, r8
 800f4b2:	4651      	mov	r1, sl
 800f4b4:	f7f1 facc 	bl	8000a50 <__aeabi_dcmpun>
 800f4b8:	b148      	cbz	r0, 800f4ce <_printf_float+0xe2>
 800f4ba:	f1ba 0f00 	cmp.w	sl, #0
 800f4be:	bfb8      	it	lt
 800f4c0:	232d      	movlt	r3, #45	; 0x2d
 800f4c2:	4880      	ldr	r0, [pc, #512]	; (800f6c4 <_printf_float+0x2d8>)
 800f4c4:	bfb8      	it	lt
 800f4c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f4ca:	4b7f      	ldr	r3, [pc, #508]	; (800f6c8 <_printf_float+0x2dc>)
 800f4cc:	e7d3      	b.n	800f476 <_printf_float+0x8a>
 800f4ce:	6863      	ldr	r3, [r4, #4]
 800f4d0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800f4d4:	1c5a      	adds	r2, r3, #1
 800f4d6:	d142      	bne.n	800f55e <_printf_float+0x172>
 800f4d8:	2306      	movs	r3, #6
 800f4da:	6063      	str	r3, [r4, #4]
 800f4dc:	2200      	movs	r2, #0
 800f4de:	9206      	str	r2, [sp, #24]
 800f4e0:	aa0e      	add	r2, sp, #56	; 0x38
 800f4e2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800f4e6:	aa0d      	add	r2, sp, #52	; 0x34
 800f4e8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800f4ec:	9203      	str	r2, [sp, #12]
 800f4ee:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800f4f2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800f4f6:	6023      	str	r3, [r4, #0]
 800f4f8:	6863      	ldr	r3, [r4, #4]
 800f4fa:	4642      	mov	r2, r8
 800f4fc:	9300      	str	r3, [sp, #0]
 800f4fe:	4628      	mov	r0, r5
 800f500:	4653      	mov	r3, sl
 800f502:	910b      	str	r1, [sp, #44]	; 0x2c
 800f504:	f7ff fed4 	bl	800f2b0 <__cvt>
 800f508:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f50a:	4680      	mov	r8, r0
 800f50c:	2947      	cmp	r1, #71	; 0x47
 800f50e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f510:	d108      	bne.n	800f524 <_printf_float+0x138>
 800f512:	1cc8      	adds	r0, r1, #3
 800f514:	db02      	blt.n	800f51c <_printf_float+0x130>
 800f516:	6863      	ldr	r3, [r4, #4]
 800f518:	4299      	cmp	r1, r3
 800f51a:	dd40      	ble.n	800f59e <_printf_float+0x1b2>
 800f51c:	f1a9 0902 	sub.w	r9, r9, #2
 800f520:	fa5f f989 	uxtb.w	r9, r9
 800f524:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f528:	d81f      	bhi.n	800f56a <_printf_float+0x17e>
 800f52a:	464a      	mov	r2, r9
 800f52c:	3901      	subs	r1, #1
 800f52e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f532:	910d      	str	r1, [sp, #52]	; 0x34
 800f534:	f7ff ff1b 	bl	800f36e <__exponent>
 800f538:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f53a:	4682      	mov	sl, r0
 800f53c:	1813      	adds	r3, r2, r0
 800f53e:	2a01      	cmp	r2, #1
 800f540:	6123      	str	r3, [r4, #16]
 800f542:	dc02      	bgt.n	800f54a <_printf_float+0x15e>
 800f544:	6822      	ldr	r2, [r4, #0]
 800f546:	07d2      	lsls	r2, r2, #31
 800f548:	d501      	bpl.n	800f54e <_printf_float+0x162>
 800f54a:	3301      	adds	r3, #1
 800f54c:	6123      	str	r3, [r4, #16]
 800f54e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800f552:	2b00      	cmp	r3, #0
 800f554:	d09b      	beq.n	800f48e <_printf_float+0xa2>
 800f556:	232d      	movs	r3, #45	; 0x2d
 800f558:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f55c:	e797      	b.n	800f48e <_printf_float+0xa2>
 800f55e:	2947      	cmp	r1, #71	; 0x47
 800f560:	d1bc      	bne.n	800f4dc <_printf_float+0xf0>
 800f562:	2b00      	cmp	r3, #0
 800f564:	d1ba      	bne.n	800f4dc <_printf_float+0xf0>
 800f566:	2301      	movs	r3, #1
 800f568:	e7b7      	b.n	800f4da <_printf_float+0xee>
 800f56a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800f56e:	d118      	bne.n	800f5a2 <_printf_float+0x1b6>
 800f570:	2900      	cmp	r1, #0
 800f572:	6863      	ldr	r3, [r4, #4]
 800f574:	dd0b      	ble.n	800f58e <_printf_float+0x1a2>
 800f576:	6121      	str	r1, [r4, #16]
 800f578:	b913      	cbnz	r3, 800f580 <_printf_float+0x194>
 800f57a:	6822      	ldr	r2, [r4, #0]
 800f57c:	07d0      	lsls	r0, r2, #31
 800f57e:	d502      	bpl.n	800f586 <_printf_float+0x19a>
 800f580:	3301      	adds	r3, #1
 800f582:	440b      	add	r3, r1
 800f584:	6123      	str	r3, [r4, #16]
 800f586:	f04f 0a00 	mov.w	sl, #0
 800f58a:	65a1      	str	r1, [r4, #88]	; 0x58
 800f58c:	e7df      	b.n	800f54e <_printf_float+0x162>
 800f58e:	b913      	cbnz	r3, 800f596 <_printf_float+0x1aa>
 800f590:	6822      	ldr	r2, [r4, #0]
 800f592:	07d2      	lsls	r2, r2, #31
 800f594:	d501      	bpl.n	800f59a <_printf_float+0x1ae>
 800f596:	3302      	adds	r3, #2
 800f598:	e7f4      	b.n	800f584 <_printf_float+0x198>
 800f59a:	2301      	movs	r3, #1
 800f59c:	e7f2      	b.n	800f584 <_printf_float+0x198>
 800f59e:	f04f 0967 	mov.w	r9, #103	; 0x67
 800f5a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f5a4:	4299      	cmp	r1, r3
 800f5a6:	db05      	blt.n	800f5b4 <_printf_float+0x1c8>
 800f5a8:	6823      	ldr	r3, [r4, #0]
 800f5aa:	6121      	str	r1, [r4, #16]
 800f5ac:	07d8      	lsls	r0, r3, #31
 800f5ae:	d5ea      	bpl.n	800f586 <_printf_float+0x19a>
 800f5b0:	1c4b      	adds	r3, r1, #1
 800f5b2:	e7e7      	b.n	800f584 <_printf_float+0x198>
 800f5b4:	2900      	cmp	r1, #0
 800f5b6:	bfcc      	ite	gt
 800f5b8:	2201      	movgt	r2, #1
 800f5ba:	f1c1 0202 	rsble	r2, r1, #2
 800f5be:	4413      	add	r3, r2
 800f5c0:	e7e0      	b.n	800f584 <_printf_float+0x198>
 800f5c2:	6823      	ldr	r3, [r4, #0]
 800f5c4:	055a      	lsls	r2, r3, #21
 800f5c6:	d407      	bmi.n	800f5d8 <_printf_float+0x1ec>
 800f5c8:	6923      	ldr	r3, [r4, #16]
 800f5ca:	4642      	mov	r2, r8
 800f5cc:	4631      	mov	r1, r6
 800f5ce:	4628      	mov	r0, r5
 800f5d0:	47b8      	blx	r7
 800f5d2:	3001      	adds	r0, #1
 800f5d4:	d12b      	bne.n	800f62e <_printf_float+0x242>
 800f5d6:	e764      	b.n	800f4a2 <_printf_float+0xb6>
 800f5d8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f5dc:	f240 80dd 	bls.w	800f79a <_printf_float+0x3ae>
 800f5e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f5e4:	2200      	movs	r2, #0
 800f5e6:	2300      	movs	r3, #0
 800f5e8:	f7f1 fa00 	bl	80009ec <__aeabi_dcmpeq>
 800f5ec:	2800      	cmp	r0, #0
 800f5ee:	d033      	beq.n	800f658 <_printf_float+0x26c>
 800f5f0:	2301      	movs	r3, #1
 800f5f2:	4631      	mov	r1, r6
 800f5f4:	4628      	mov	r0, r5
 800f5f6:	4a35      	ldr	r2, [pc, #212]	; (800f6cc <_printf_float+0x2e0>)
 800f5f8:	47b8      	blx	r7
 800f5fa:	3001      	adds	r0, #1
 800f5fc:	f43f af51 	beq.w	800f4a2 <_printf_float+0xb6>
 800f600:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f604:	429a      	cmp	r2, r3
 800f606:	db02      	blt.n	800f60e <_printf_float+0x222>
 800f608:	6823      	ldr	r3, [r4, #0]
 800f60a:	07d8      	lsls	r0, r3, #31
 800f60c:	d50f      	bpl.n	800f62e <_printf_float+0x242>
 800f60e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f612:	4631      	mov	r1, r6
 800f614:	4628      	mov	r0, r5
 800f616:	47b8      	blx	r7
 800f618:	3001      	adds	r0, #1
 800f61a:	f43f af42 	beq.w	800f4a2 <_printf_float+0xb6>
 800f61e:	f04f 0800 	mov.w	r8, #0
 800f622:	f104 091a 	add.w	r9, r4, #26
 800f626:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f628:	3b01      	subs	r3, #1
 800f62a:	4543      	cmp	r3, r8
 800f62c:	dc09      	bgt.n	800f642 <_printf_float+0x256>
 800f62e:	6823      	ldr	r3, [r4, #0]
 800f630:	079b      	lsls	r3, r3, #30
 800f632:	f100 8102 	bmi.w	800f83a <_printf_float+0x44e>
 800f636:	68e0      	ldr	r0, [r4, #12]
 800f638:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f63a:	4298      	cmp	r0, r3
 800f63c:	bfb8      	it	lt
 800f63e:	4618      	movlt	r0, r3
 800f640:	e731      	b.n	800f4a6 <_printf_float+0xba>
 800f642:	2301      	movs	r3, #1
 800f644:	464a      	mov	r2, r9
 800f646:	4631      	mov	r1, r6
 800f648:	4628      	mov	r0, r5
 800f64a:	47b8      	blx	r7
 800f64c:	3001      	adds	r0, #1
 800f64e:	f43f af28 	beq.w	800f4a2 <_printf_float+0xb6>
 800f652:	f108 0801 	add.w	r8, r8, #1
 800f656:	e7e6      	b.n	800f626 <_printf_float+0x23a>
 800f658:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	dc38      	bgt.n	800f6d0 <_printf_float+0x2e4>
 800f65e:	2301      	movs	r3, #1
 800f660:	4631      	mov	r1, r6
 800f662:	4628      	mov	r0, r5
 800f664:	4a19      	ldr	r2, [pc, #100]	; (800f6cc <_printf_float+0x2e0>)
 800f666:	47b8      	blx	r7
 800f668:	3001      	adds	r0, #1
 800f66a:	f43f af1a 	beq.w	800f4a2 <_printf_float+0xb6>
 800f66e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f672:	4313      	orrs	r3, r2
 800f674:	d102      	bne.n	800f67c <_printf_float+0x290>
 800f676:	6823      	ldr	r3, [r4, #0]
 800f678:	07d9      	lsls	r1, r3, #31
 800f67a:	d5d8      	bpl.n	800f62e <_printf_float+0x242>
 800f67c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f680:	4631      	mov	r1, r6
 800f682:	4628      	mov	r0, r5
 800f684:	47b8      	blx	r7
 800f686:	3001      	adds	r0, #1
 800f688:	f43f af0b 	beq.w	800f4a2 <_printf_float+0xb6>
 800f68c:	f04f 0900 	mov.w	r9, #0
 800f690:	f104 0a1a 	add.w	sl, r4, #26
 800f694:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f696:	425b      	negs	r3, r3
 800f698:	454b      	cmp	r3, r9
 800f69a:	dc01      	bgt.n	800f6a0 <_printf_float+0x2b4>
 800f69c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f69e:	e794      	b.n	800f5ca <_printf_float+0x1de>
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	4652      	mov	r2, sl
 800f6a4:	4631      	mov	r1, r6
 800f6a6:	4628      	mov	r0, r5
 800f6a8:	47b8      	blx	r7
 800f6aa:	3001      	adds	r0, #1
 800f6ac:	f43f aef9 	beq.w	800f4a2 <_printf_float+0xb6>
 800f6b0:	f109 0901 	add.w	r9, r9, #1
 800f6b4:	e7ee      	b.n	800f694 <_printf_float+0x2a8>
 800f6b6:	bf00      	nop
 800f6b8:	7fefffff 	.word	0x7fefffff
 800f6bc:	08013a48 	.word	0x08013a48
 800f6c0:	08013a4c 	.word	0x08013a4c
 800f6c4:	08013a54 	.word	0x08013a54
 800f6c8:	08013a50 	.word	0x08013a50
 800f6cc:	08013a58 	.word	0x08013a58
 800f6d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f6d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f6d4:	429a      	cmp	r2, r3
 800f6d6:	bfa8      	it	ge
 800f6d8:	461a      	movge	r2, r3
 800f6da:	2a00      	cmp	r2, #0
 800f6dc:	4691      	mov	r9, r2
 800f6de:	dc37      	bgt.n	800f750 <_printf_float+0x364>
 800f6e0:	f04f 0b00 	mov.w	fp, #0
 800f6e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f6e8:	f104 021a 	add.w	r2, r4, #26
 800f6ec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f6f0:	ebaa 0309 	sub.w	r3, sl, r9
 800f6f4:	455b      	cmp	r3, fp
 800f6f6:	dc33      	bgt.n	800f760 <_printf_float+0x374>
 800f6f8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f6fc:	429a      	cmp	r2, r3
 800f6fe:	db3b      	blt.n	800f778 <_printf_float+0x38c>
 800f700:	6823      	ldr	r3, [r4, #0]
 800f702:	07da      	lsls	r2, r3, #31
 800f704:	d438      	bmi.n	800f778 <_printf_float+0x38c>
 800f706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f708:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f70a:	eba3 020a 	sub.w	r2, r3, sl
 800f70e:	eba3 0901 	sub.w	r9, r3, r1
 800f712:	4591      	cmp	r9, r2
 800f714:	bfa8      	it	ge
 800f716:	4691      	movge	r9, r2
 800f718:	f1b9 0f00 	cmp.w	r9, #0
 800f71c:	dc34      	bgt.n	800f788 <_printf_float+0x39c>
 800f71e:	f04f 0800 	mov.w	r8, #0
 800f722:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f726:	f104 0a1a 	add.w	sl, r4, #26
 800f72a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800f72e:	1a9b      	subs	r3, r3, r2
 800f730:	eba3 0309 	sub.w	r3, r3, r9
 800f734:	4543      	cmp	r3, r8
 800f736:	f77f af7a 	ble.w	800f62e <_printf_float+0x242>
 800f73a:	2301      	movs	r3, #1
 800f73c:	4652      	mov	r2, sl
 800f73e:	4631      	mov	r1, r6
 800f740:	4628      	mov	r0, r5
 800f742:	47b8      	blx	r7
 800f744:	3001      	adds	r0, #1
 800f746:	f43f aeac 	beq.w	800f4a2 <_printf_float+0xb6>
 800f74a:	f108 0801 	add.w	r8, r8, #1
 800f74e:	e7ec      	b.n	800f72a <_printf_float+0x33e>
 800f750:	4613      	mov	r3, r2
 800f752:	4631      	mov	r1, r6
 800f754:	4642      	mov	r2, r8
 800f756:	4628      	mov	r0, r5
 800f758:	47b8      	blx	r7
 800f75a:	3001      	adds	r0, #1
 800f75c:	d1c0      	bne.n	800f6e0 <_printf_float+0x2f4>
 800f75e:	e6a0      	b.n	800f4a2 <_printf_float+0xb6>
 800f760:	2301      	movs	r3, #1
 800f762:	4631      	mov	r1, r6
 800f764:	4628      	mov	r0, r5
 800f766:	920b      	str	r2, [sp, #44]	; 0x2c
 800f768:	47b8      	blx	r7
 800f76a:	3001      	adds	r0, #1
 800f76c:	f43f ae99 	beq.w	800f4a2 <_printf_float+0xb6>
 800f770:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f772:	f10b 0b01 	add.w	fp, fp, #1
 800f776:	e7b9      	b.n	800f6ec <_printf_float+0x300>
 800f778:	4631      	mov	r1, r6
 800f77a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f77e:	4628      	mov	r0, r5
 800f780:	47b8      	blx	r7
 800f782:	3001      	adds	r0, #1
 800f784:	d1bf      	bne.n	800f706 <_printf_float+0x31a>
 800f786:	e68c      	b.n	800f4a2 <_printf_float+0xb6>
 800f788:	464b      	mov	r3, r9
 800f78a:	4631      	mov	r1, r6
 800f78c:	4628      	mov	r0, r5
 800f78e:	eb08 020a 	add.w	r2, r8, sl
 800f792:	47b8      	blx	r7
 800f794:	3001      	adds	r0, #1
 800f796:	d1c2      	bne.n	800f71e <_printf_float+0x332>
 800f798:	e683      	b.n	800f4a2 <_printf_float+0xb6>
 800f79a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f79c:	2a01      	cmp	r2, #1
 800f79e:	dc01      	bgt.n	800f7a4 <_printf_float+0x3b8>
 800f7a0:	07db      	lsls	r3, r3, #31
 800f7a2:	d537      	bpl.n	800f814 <_printf_float+0x428>
 800f7a4:	2301      	movs	r3, #1
 800f7a6:	4642      	mov	r2, r8
 800f7a8:	4631      	mov	r1, r6
 800f7aa:	4628      	mov	r0, r5
 800f7ac:	47b8      	blx	r7
 800f7ae:	3001      	adds	r0, #1
 800f7b0:	f43f ae77 	beq.w	800f4a2 <_printf_float+0xb6>
 800f7b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f7b8:	4631      	mov	r1, r6
 800f7ba:	4628      	mov	r0, r5
 800f7bc:	47b8      	blx	r7
 800f7be:	3001      	adds	r0, #1
 800f7c0:	f43f ae6f 	beq.w	800f4a2 <_printf_float+0xb6>
 800f7c4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	f7f1 f90e 	bl	80009ec <__aeabi_dcmpeq>
 800f7d0:	b9d8      	cbnz	r0, 800f80a <_printf_float+0x41e>
 800f7d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7d4:	f108 0201 	add.w	r2, r8, #1
 800f7d8:	3b01      	subs	r3, #1
 800f7da:	4631      	mov	r1, r6
 800f7dc:	4628      	mov	r0, r5
 800f7de:	47b8      	blx	r7
 800f7e0:	3001      	adds	r0, #1
 800f7e2:	d10e      	bne.n	800f802 <_printf_float+0x416>
 800f7e4:	e65d      	b.n	800f4a2 <_printf_float+0xb6>
 800f7e6:	2301      	movs	r3, #1
 800f7e8:	464a      	mov	r2, r9
 800f7ea:	4631      	mov	r1, r6
 800f7ec:	4628      	mov	r0, r5
 800f7ee:	47b8      	blx	r7
 800f7f0:	3001      	adds	r0, #1
 800f7f2:	f43f ae56 	beq.w	800f4a2 <_printf_float+0xb6>
 800f7f6:	f108 0801 	add.w	r8, r8, #1
 800f7fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f7fc:	3b01      	subs	r3, #1
 800f7fe:	4543      	cmp	r3, r8
 800f800:	dcf1      	bgt.n	800f7e6 <_printf_float+0x3fa>
 800f802:	4653      	mov	r3, sl
 800f804:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f808:	e6e0      	b.n	800f5cc <_printf_float+0x1e0>
 800f80a:	f04f 0800 	mov.w	r8, #0
 800f80e:	f104 091a 	add.w	r9, r4, #26
 800f812:	e7f2      	b.n	800f7fa <_printf_float+0x40e>
 800f814:	2301      	movs	r3, #1
 800f816:	4642      	mov	r2, r8
 800f818:	e7df      	b.n	800f7da <_printf_float+0x3ee>
 800f81a:	2301      	movs	r3, #1
 800f81c:	464a      	mov	r2, r9
 800f81e:	4631      	mov	r1, r6
 800f820:	4628      	mov	r0, r5
 800f822:	47b8      	blx	r7
 800f824:	3001      	adds	r0, #1
 800f826:	f43f ae3c 	beq.w	800f4a2 <_printf_float+0xb6>
 800f82a:	f108 0801 	add.w	r8, r8, #1
 800f82e:	68e3      	ldr	r3, [r4, #12]
 800f830:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800f832:	1a5b      	subs	r3, r3, r1
 800f834:	4543      	cmp	r3, r8
 800f836:	dcf0      	bgt.n	800f81a <_printf_float+0x42e>
 800f838:	e6fd      	b.n	800f636 <_printf_float+0x24a>
 800f83a:	f04f 0800 	mov.w	r8, #0
 800f83e:	f104 0919 	add.w	r9, r4, #25
 800f842:	e7f4      	b.n	800f82e <_printf_float+0x442>

0800f844 <_printf_common>:
 800f844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f848:	4616      	mov	r6, r2
 800f84a:	4699      	mov	r9, r3
 800f84c:	688a      	ldr	r2, [r1, #8]
 800f84e:	690b      	ldr	r3, [r1, #16]
 800f850:	4607      	mov	r7, r0
 800f852:	4293      	cmp	r3, r2
 800f854:	bfb8      	it	lt
 800f856:	4613      	movlt	r3, r2
 800f858:	6033      	str	r3, [r6, #0]
 800f85a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f85e:	460c      	mov	r4, r1
 800f860:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f864:	b10a      	cbz	r2, 800f86a <_printf_common+0x26>
 800f866:	3301      	adds	r3, #1
 800f868:	6033      	str	r3, [r6, #0]
 800f86a:	6823      	ldr	r3, [r4, #0]
 800f86c:	0699      	lsls	r1, r3, #26
 800f86e:	bf42      	ittt	mi
 800f870:	6833      	ldrmi	r3, [r6, #0]
 800f872:	3302      	addmi	r3, #2
 800f874:	6033      	strmi	r3, [r6, #0]
 800f876:	6825      	ldr	r5, [r4, #0]
 800f878:	f015 0506 	ands.w	r5, r5, #6
 800f87c:	d106      	bne.n	800f88c <_printf_common+0x48>
 800f87e:	f104 0a19 	add.w	sl, r4, #25
 800f882:	68e3      	ldr	r3, [r4, #12]
 800f884:	6832      	ldr	r2, [r6, #0]
 800f886:	1a9b      	subs	r3, r3, r2
 800f888:	42ab      	cmp	r3, r5
 800f88a:	dc28      	bgt.n	800f8de <_printf_common+0x9a>
 800f88c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f890:	1e13      	subs	r3, r2, #0
 800f892:	6822      	ldr	r2, [r4, #0]
 800f894:	bf18      	it	ne
 800f896:	2301      	movne	r3, #1
 800f898:	0692      	lsls	r2, r2, #26
 800f89a:	d42d      	bmi.n	800f8f8 <_printf_common+0xb4>
 800f89c:	4649      	mov	r1, r9
 800f89e:	4638      	mov	r0, r7
 800f8a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f8a4:	47c0      	blx	r8
 800f8a6:	3001      	adds	r0, #1
 800f8a8:	d020      	beq.n	800f8ec <_printf_common+0xa8>
 800f8aa:	6823      	ldr	r3, [r4, #0]
 800f8ac:	68e5      	ldr	r5, [r4, #12]
 800f8ae:	f003 0306 	and.w	r3, r3, #6
 800f8b2:	2b04      	cmp	r3, #4
 800f8b4:	bf18      	it	ne
 800f8b6:	2500      	movne	r5, #0
 800f8b8:	6832      	ldr	r2, [r6, #0]
 800f8ba:	f04f 0600 	mov.w	r6, #0
 800f8be:	68a3      	ldr	r3, [r4, #8]
 800f8c0:	bf08      	it	eq
 800f8c2:	1aad      	subeq	r5, r5, r2
 800f8c4:	6922      	ldr	r2, [r4, #16]
 800f8c6:	bf08      	it	eq
 800f8c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f8cc:	4293      	cmp	r3, r2
 800f8ce:	bfc4      	itt	gt
 800f8d0:	1a9b      	subgt	r3, r3, r2
 800f8d2:	18ed      	addgt	r5, r5, r3
 800f8d4:	341a      	adds	r4, #26
 800f8d6:	42b5      	cmp	r5, r6
 800f8d8:	d11a      	bne.n	800f910 <_printf_common+0xcc>
 800f8da:	2000      	movs	r0, #0
 800f8dc:	e008      	b.n	800f8f0 <_printf_common+0xac>
 800f8de:	2301      	movs	r3, #1
 800f8e0:	4652      	mov	r2, sl
 800f8e2:	4649      	mov	r1, r9
 800f8e4:	4638      	mov	r0, r7
 800f8e6:	47c0      	blx	r8
 800f8e8:	3001      	adds	r0, #1
 800f8ea:	d103      	bne.n	800f8f4 <_printf_common+0xb0>
 800f8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f8f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8f4:	3501      	adds	r5, #1
 800f8f6:	e7c4      	b.n	800f882 <_printf_common+0x3e>
 800f8f8:	2030      	movs	r0, #48	; 0x30
 800f8fa:	18e1      	adds	r1, r4, r3
 800f8fc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f900:	1c5a      	adds	r2, r3, #1
 800f902:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f906:	4422      	add	r2, r4
 800f908:	3302      	adds	r3, #2
 800f90a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f90e:	e7c5      	b.n	800f89c <_printf_common+0x58>
 800f910:	2301      	movs	r3, #1
 800f912:	4622      	mov	r2, r4
 800f914:	4649      	mov	r1, r9
 800f916:	4638      	mov	r0, r7
 800f918:	47c0      	blx	r8
 800f91a:	3001      	adds	r0, #1
 800f91c:	d0e6      	beq.n	800f8ec <_printf_common+0xa8>
 800f91e:	3601      	adds	r6, #1
 800f920:	e7d9      	b.n	800f8d6 <_printf_common+0x92>
	...

0800f924 <_printf_i>:
 800f924:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f928:	7e0f      	ldrb	r7, [r1, #24]
 800f92a:	4691      	mov	r9, r2
 800f92c:	2f78      	cmp	r7, #120	; 0x78
 800f92e:	4680      	mov	r8, r0
 800f930:	460c      	mov	r4, r1
 800f932:	469a      	mov	sl, r3
 800f934:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f936:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f93a:	d807      	bhi.n	800f94c <_printf_i+0x28>
 800f93c:	2f62      	cmp	r7, #98	; 0x62
 800f93e:	d80a      	bhi.n	800f956 <_printf_i+0x32>
 800f940:	2f00      	cmp	r7, #0
 800f942:	f000 80d9 	beq.w	800faf8 <_printf_i+0x1d4>
 800f946:	2f58      	cmp	r7, #88	; 0x58
 800f948:	f000 80a4 	beq.w	800fa94 <_printf_i+0x170>
 800f94c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f950:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f954:	e03a      	b.n	800f9cc <_printf_i+0xa8>
 800f956:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f95a:	2b15      	cmp	r3, #21
 800f95c:	d8f6      	bhi.n	800f94c <_printf_i+0x28>
 800f95e:	a101      	add	r1, pc, #4	; (adr r1, 800f964 <_printf_i+0x40>)
 800f960:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f964:	0800f9bd 	.word	0x0800f9bd
 800f968:	0800f9d1 	.word	0x0800f9d1
 800f96c:	0800f94d 	.word	0x0800f94d
 800f970:	0800f94d 	.word	0x0800f94d
 800f974:	0800f94d 	.word	0x0800f94d
 800f978:	0800f94d 	.word	0x0800f94d
 800f97c:	0800f9d1 	.word	0x0800f9d1
 800f980:	0800f94d 	.word	0x0800f94d
 800f984:	0800f94d 	.word	0x0800f94d
 800f988:	0800f94d 	.word	0x0800f94d
 800f98c:	0800f94d 	.word	0x0800f94d
 800f990:	0800fadf 	.word	0x0800fadf
 800f994:	0800fa01 	.word	0x0800fa01
 800f998:	0800fac1 	.word	0x0800fac1
 800f99c:	0800f94d 	.word	0x0800f94d
 800f9a0:	0800f94d 	.word	0x0800f94d
 800f9a4:	0800fb01 	.word	0x0800fb01
 800f9a8:	0800f94d 	.word	0x0800f94d
 800f9ac:	0800fa01 	.word	0x0800fa01
 800f9b0:	0800f94d 	.word	0x0800f94d
 800f9b4:	0800f94d 	.word	0x0800f94d
 800f9b8:	0800fac9 	.word	0x0800fac9
 800f9bc:	682b      	ldr	r3, [r5, #0]
 800f9be:	1d1a      	adds	r2, r3, #4
 800f9c0:	681b      	ldr	r3, [r3, #0]
 800f9c2:	602a      	str	r2, [r5, #0]
 800f9c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f9c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f9cc:	2301      	movs	r3, #1
 800f9ce:	e0a4      	b.n	800fb1a <_printf_i+0x1f6>
 800f9d0:	6820      	ldr	r0, [r4, #0]
 800f9d2:	6829      	ldr	r1, [r5, #0]
 800f9d4:	0606      	lsls	r6, r0, #24
 800f9d6:	f101 0304 	add.w	r3, r1, #4
 800f9da:	d50a      	bpl.n	800f9f2 <_printf_i+0xce>
 800f9dc:	680e      	ldr	r6, [r1, #0]
 800f9de:	602b      	str	r3, [r5, #0]
 800f9e0:	2e00      	cmp	r6, #0
 800f9e2:	da03      	bge.n	800f9ec <_printf_i+0xc8>
 800f9e4:	232d      	movs	r3, #45	; 0x2d
 800f9e6:	4276      	negs	r6, r6
 800f9e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f9ec:	230a      	movs	r3, #10
 800f9ee:	485e      	ldr	r0, [pc, #376]	; (800fb68 <_printf_i+0x244>)
 800f9f0:	e019      	b.n	800fa26 <_printf_i+0x102>
 800f9f2:	680e      	ldr	r6, [r1, #0]
 800f9f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f9f8:	602b      	str	r3, [r5, #0]
 800f9fa:	bf18      	it	ne
 800f9fc:	b236      	sxthne	r6, r6
 800f9fe:	e7ef      	b.n	800f9e0 <_printf_i+0xbc>
 800fa00:	682b      	ldr	r3, [r5, #0]
 800fa02:	6820      	ldr	r0, [r4, #0]
 800fa04:	1d19      	adds	r1, r3, #4
 800fa06:	6029      	str	r1, [r5, #0]
 800fa08:	0601      	lsls	r1, r0, #24
 800fa0a:	d501      	bpl.n	800fa10 <_printf_i+0xec>
 800fa0c:	681e      	ldr	r6, [r3, #0]
 800fa0e:	e002      	b.n	800fa16 <_printf_i+0xf2>
 800fa10:	0646      	lsls	r6, r0, #25
 800fa12:	d5fb      	bpl.n	800fa0c <_printf_i+0xe8>
 800fa14:	881e      	ldrh	r6, [r3, #0]
 800fa16:	2f6f      	cmp	r7, #111	; 0x6f
 800fa18:	bf0c      	ite	eq
 800fa1a:	2308      	moveq	r3, #8
 800fa1c:	230a      	movne	r3, #10
 800fa1e:	4852      	ldr	r0, [pc, #328]	; (800fb68 <_printf_i+0x244>)
 800fa20:	2100      	movs	r1, #0
 800fa22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fa26:	6865      	ldr	r5, [r4, #4]
 800fa28:	2d00      	cmp	r5, #0
 800fa2a:	bfa8      	it	ge
 800fa2c:	6821      	ldrge	r1, [r4, #0]
 800fa2e:	60a5      	str	r5, [r4, #8]
 800fa30:	bfa4      	itt	ge
 800fa32:	f021 0104 	bicge.w	r1, r1, #4
 800fa36:	6021      	strge	r1, [r4, #0]
 800fa38:	b90e      	cbnz	r6, 800fa3e <_printf_i+0x11a>
 800fa3a:	2d00      	cmp	r5, #0
 800fa3c:	d04d      	beq.n	800fada <_printf_i+0x1b6>
 800fa3e:	4615      	mov	r5, r2
 800fa40:	fbb6 f1f3 	udiv	r1, r6, r3
 800fa44:	fb03 6711 	mls	r7, r3, r1, r6
 800fa48:	5dc7      	ldrb	r7, [r0, r7]
 800fa4a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800fa4e:	4637      	mov	r7, r6
 800fa50:	42bb      	cmp	r3, r7
 800fa52:	460e      	mov	r6, r1
 800fa54:	d9f4      	bls.n	800fa40 <_printf_i+0x11c>
 800fa56:	2b08      	cmp	r3, #8
 800fa58:	d10b      	bne.n	800fa72 <_printf_i+0x14e>
 800fa5a:	6823      	ldr	r3, [r4, #0]
 800fa5c:	07de      	lsls	r6, r3, #31
 800fa5e:	d508      	bpl.n	800fa72 <_printf_i+0x14e>
 800fa60:	6923      	ldr	r3, [r4, #16]
 800fa62:	6861      	ldr	r1, [r4, #4]
 800fa64:	4299      	cmp	r1, r3
 800fa66:	bfde      	ittt	le
 800fa68:	2330      	movle	r3, #48	; 0x30
 800fa6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800fa6e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800fa72:	1b52      	subs	r2, r2, r5
 800fa74:	6122      	str	r2, [r4, #16]
 800fa76:	464b      	mov	r3, r9
 800fa78:	4621      	mov	r1, r4
 800fa7a:	4640      	mov	r0, r8
 800fa7c:	f8cd a000 	str.w	sl, [sp]
 800fa80:	aa03      	add	r2, sp, #12
 800fa82:	f7ff fedf 	bl	800f844 <_printf_common>
 800fa86:	3001      	adds	r0, #1
 800fa88:	d14c      	bne.n	800fb24 <_printf_i+0x200>
 800fa8a:	f04f 30ff 	mov.w	r0, #4294967295
 800fa8e:	b004      	add	sp, #16
 800fa90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa94:	4834      	ldr	r0, [pc, #208]	; (800fb68 <_printf_i+0x244>)
 800fa96:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800fa9a:	6829      	ldr	r1, [r5, #0]
 800fa9c:	6823      	ldr	r3, [r4, #0]
 800fa9e:	f851 6b04 	ldr.w	r6, [r1], #4
 800faa2:	6029      	str	r1, [r5, #0]
 800faa4:	061d      	lsls	r5, r3, #24
 800faa6:	d514      	bpl.n	800fad2 <_printf_i+0x1ae>
 800faa8:	07df      	lsls	r7, r3, #31
 800faaa:	bf44      	itt	mi
 800faac:	f043 0320 	orrmi.w	r3, r3, #32
 800fab0:	6023      	strmi	r3, [r4, #0]
 800fab2:	b91e      	cbnz	r6, 800fabc <_printf_i+0x198>
 800fab4:	6823      	ldr	r3, [r4, #0]
 800fab6:	f023 0320 	bic.w	r3, r3, #32
 800faba:	6023      	str	r3, [r4, #0]
 800fabc:	2310      	movs	r3, #16
 800fabe:	e7af      	b.n	800fa20 <_printf_i+0xfc>
 800fac0:	6823      	ldr	r3, [r4, #0]
 800fac2:	f043 0320 	orr.w	r3, r3, #32
 800fac6:	6023      	str	r3, [r4, #0]
 800fac8:	2378      	movs	r3, #120	; 0x78
 800faca:	4828      	ldr	r0, [pc, #160]	; (800fb6c <_printf_i+0x248>)
 800facc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fad0:	e7e3      	b.n	800fa9a <_printf_i+0x176>
 800fad2:	0659      	lsls	r1, r3, #25
 800fad4:	bf48      	it	mi
 800fad6:	b2b6      	uxthmi	r6, r6
 800fad8:	e7e6      	b.n	800faa8 <_printf_i+0x184>
 800fada:	4615      	mov	r5, r2
 800fadc:	e7bb      	b.n	800fa56 <_printf_i+0x132>
 800fade:	682b      	ldr	r3, [r5, #0]
 800fae0:	6826      	ldr	r6, [r4, #0]
 800fae2:	1d18      	adds	r0, r3, #4
 800fae4:	6961      	ldr	r1, [r4, #20]
 800fae6:	6028      	str	r0, [r5, #0]
 800fae8:	0635      	lsls	r5, r6, #24
 800faea:	681b      	ldr	r3, [r3, #0]
 800faec:	d501      	bpl.n	800faf2 <_printf_i+0x1ce>
 800faee:	6019      	str	r1, [r3, #0]
 800faf0:	e002      	b.n	800faf8 <_printf_i+0x1d4>
 800faf2:	0670      	lsls	r0, r6, #25
 800faf4:	d5fb      	bpl.n	800faee <_printf_i+0x1ca>
 800faf6:	8019      	strh	r1, [r3, #0]
 800faf8:	2300      	movs	r3, #0
 800fafa:	4615      	mov	r5, r2
 800fafc:	6123      	str	r3, [r4, #16]
 800fafe:	e7ba      	b.n	800fa76 <_printf_i+0x152>
 800fb00:	682b      	ldr	r3, [r5, #0]
 800fb02:	2100      	movs	r1, #0
 800fb04:	1d1a      	adds	r2, r3, #4
 800fb06:	602a      	str	r2, [r5, #0]
 800fb08:	681d      	ldr	r5, [r3, #0]
 800fb0a:	6862      	ldr	r2, [r4, #4]
 800fb0c:	4628      	mov	r0, r5
 800fb0e:	f002 f8fb 	bl	8011d08 <memchr>
 800fb12:	b108      	cbz	r0, 800fb18 <_printf_i+0x1f4>
 800fb14:	1b40      	subs	r0, r0, r5
 800fb16:	6060      	str	r0, [r4, #4]
 800fb18:	6863      	ldr	r3, [r4, #4]
 800fb1a:	6123      	str	r3, [r4, #16]
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb22:	e7a8      	b.n	800fa76 <_printf_i+0x152>
 800fb24:	462a      	mov	r2, r5
 800fb26:	4649      	mov	r1, r9
 800fb28:	4640      	mov	r0, r8
 800fb2a:	6923      	ldr	r3, [r4, #16]
 800fb2c:	47d0      	blx	sl
 800fb2e:	3001      	adds	r0, #1
 800fb30:	d0ab      	beq.n	800fa8a <_printf_i+0x166>
 800fb32:	6823      	ldr	r3, [r4, #0]
 800fb34:	079b      	lsls	r3, r3, #30
 800fb36:	d413      	bmi.n	800fb60 <_printf_i+0x23c>
 800fb38:	68e0      	ldr	r0, [r4, #12]
 800fb3a:	9b03      	ldr	r3, [sp, #12]
 800fb3c:	4298      	cmp	r0, r3
 800fb3e:	bfb8      	it	lt
 800fb40:	4618      	movlt	r0, r3
 800fb42:	e7a4      	b.n	800fa8e <_printf_i+0x16a>
 800fb44:	2301      	movs	r3, #1
 800fb46:	4632      	mov	r2, r6
 800fb48:	4649      	mov	r1, r9
 800fb4a:	4640      	mov	r0, r8
 800fb4c:	47d0      	blx	sl
 800fb4e:	3001      	adds	r0, #1
 800fb50:	d09b      	beq.n	800fa8a <_printf_i+0x166>
 800fb52:	3501      	adds	r5, #1
 800fb54:	68e3      	ldr	r3, [r4, #12]
 800fb56:	9903      	ldr	r1, [sp, #12]
 800fb58:	1a5b      	subs	r3, r3, r1
 800fb5a:	42ab      	cmp	r3, r5
 800fb5c:	dcf2      	bgt.n	800fb44 <_printf_i+0x220>
 800fb5e:	e7eb      	b.n	800fb38 <_printf_i+0x214>
 800fb60:	2500      	movs	r5, #0
 800fb62:	f104 0619 	add.w	r6, r4, #25
 800fb66:	e7f5      	b.n	800fb54 <_printf_i+0x230>
 800fb68:	08013a5a 	.word	0x08013a5a
 800fb6c:	08013a6b 	.word	0x08013a6b

0800fb70 <siprintf>:
 800fb70:	b40e      	push	{r1, r2, r3}
 800fb72:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fb76:	b500      	push	{lr}
 800fb78:	b09c      	sub	sp, #112	; 0x70
 800fb7a:	ab1d      	add	r3, sp, #116	; 0x74
 800fb7c:	9002      	str	r0, [sp, #8]
 800fb7e:	9006      	str	r0, [sp, #24]
 800fb80:	9107      	str	r1, [sp, #28]
 800fb82:	9104      	str	r1, [sp, #16]
 800fb84:	4808      	ldr	r0, [pc, #32]	; (800fba8 <siprintf+0x38>)
 800fb86:	4909      	ldr	r1, [pc, #36]	; (800fbac <siprintf+0x3c>)
 800fb88:	f853 2b04 	ldr.w	r2, [r3], #4
 800fb8c:	9105      	str	r1, [sp, #20]
 800fb8e:	6800      	ldr	r0, [r0, #0]
 800fb90:	a902      	add	r1, sp, #8
 800fb92:	9301      	str	r3, [sp, #4]
 800fb94:	f002 feca 	bl	801292c <_svfiprintf_r>
 800fb98:	2200      	movs	r2, #0
 800fb9a:	9b02      	ldr	r3, [sp, #8]
 800fb9c:	701a      	strb	r2, [r3, #0]
 800fb9e:	b01c      	add	sp, #112	; 0x70
 800fba0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fba4:	b003      	add	sp, #12
 800fba6:	4770      	bx	lr
 800fba8:	20000934 	.word	0x20000934
 800fbac:	ffff0208 	.word	0xffff0208

0800fbb0 <strcpy>:
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fbb6:	f803 2b01 	strb.w	r2, [r3], #1
 800fbba:	2a00      	cmp	r2, #0
 800fbbc:	d1f9      	bne.n	800fbb2 <strcpy+0x2>
 800fbbe:	4770      	bx	lr

0800fbc0 <sulp>:
 800fbc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbc4:	460f      	mov	r7, r1
 800fbc6:	4690      	mov	r8, r2
 800fbc8:	f002 fc1c 	bl	8012404 <__ulp>
 800fbcc:	4604      	mov	r4, r0
 800fbce:	460d      	mov	r5, r1
 800fbd0:	f1b8 0f00 	cmp.w	r8, #0
 800fbd4:	d011      	beq.n	800fbfa <sulp+0x3a>
 800fbd6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800fbda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	dd0b      	ble.n	800fbfa <sulp+0x3a>
 800fbe2:	2400      	movs	r4, #0
 800fbe4:	051b      	lsls	r3, r3, #20
 800fbe6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fbea:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800fbee:	4622      	mov	r2, r4
 800fbf0:	462b      	mov	r3, r5
 800fbf2:	f7f0 fc93 	bl	800051c <__aeabi_dmul>
 800fbf6:	4604      	mov	r4, r0
 800fbf8:	460d      	mov	r5, r1
 800fbfa:	4620      	mov	r0, r4
 800fbfc:	4629      	mov	r1, r5
 800fbfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc02:	0000      	movs	r0, r0
 800fc04:	0000      	movs	r0, r0
	...

0800fc08 <_strtod_l>:
 800fc08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc0c:	469b      	mov	fp, r3
 800fc0e:	2300      	movs	r3, #0
 800fc10:	b09f      	sub	sp, #124	; 0x7c
 800fc12:	931a      	str	r3, [sp, #104]	; 0x68
 800fc14:	4b9e      	ldr	r3, [pc, #632]	; (800fe90 <_strtod_l+0x288>)
 800fc16:	4682      	mov	sl, r0
 800fc18:	681f      	ldr	r7, [r3, #0]
 800fc1a:	460e      	mov	r6, r1
 800fc1c:	4638      	mov	r0, r7
 800fc1e:	9215      	str	r2, [sp, #84]	; 0x54
 800fc20:	f7f0 fab8 	bl	8000194 <strlen>
 800fc24:	f04f 0800 	mov.w	r8, #0
 800fc28:	4604      	mov	r4, r0
 800fc2a:	f04f 0900 	mov.w	r9, #0
 800fc2e:	9619      	str	r6, [sp, #100]	; 0x64
 800fc30:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fc32:	781a      	ldrb	r2, [r3, #0]
 800fc34:	2a2b      	cmp	r2, #43	; 0x2b
 800fc36:	d04c      	beq.n	800fcd2 <_strtod_l+0xca>
 800fc38:	d83a      	bhi.n	800fcb0 <_strtod_l+0xa8>
 800fc3a:	2a0d      	cmp	r2, #13
 800fc3c:	d833      	bhi.n	800fca6 <_strtod_l+0x9e>
 800fc3e:	2a08      	cmp	r2, #8
 800fc40:	d833      	bhi.n	800fcaa <_strtod_l+0xa2>
 800fc42:	2a00      	cmp	r2, #0
 800fc44:	d03d      	beq.n	800fcc2 <_strtod_l+0xba>
 800fc46:	2300      	movs	r3, #0
 800fc48:	930a      	str	r3, [sp, #40]	; 0x28
 800fc4a:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800fc4c:	782b      	ldrb	r3, [r5, #0]
 800fc4e:	2b30      	cmp	r3, #48	; 0x30
 800fc50:	f040 80aa 	bne.w	800fda8 <_strtod_l+0x1a0>
 800fc54:	786b      	ldrb	r3, [r5, #1]
 800fc56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fc5a:	2b58      	cmp	r3, #88	; 0x58
 800fc5c:	d166      	bne.n	800fd2c <_strtod_l+0x124>
 800fc5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc60:	4650      	mov	r0, sl
 800fc62:	9301      	str	r3, [sp, #4]
 800fc64:	ab1a      	add	r3, sp, #104	; 0x68
 800fc66:	9300      	str	r3, [sp, #0]
 800fc68:	4a8a      	ldr	r2, [pc, #552]	; (800fe94 <_strtod_l+0x28c>)
 800fc6a:	f8cd b008 	str.w	fp, [sp, #8]
 800fc6e:	ab1b      	add	r3, sp, #108	; 0x6c
 800fc70:	a919      	add	r1, sp, #100	; 0x64
 800fc72:	f001 fd2d 	bl	80116d0 <__gethex>
 800fc76:	f010 0607 	ands.w	r6, r0, #7
 800fc7a:	4604      	mov	r4, r0
 800fc7c:	d005      	beq.n	800fc8a <_strtod_l+0x82>
 800fc7e:	2e06      	cmp	r6, #6
 800fc80:	d129      	bne.n	800fcd6 <_strtod_l+0xce>
 800fc82:	2300      	movs	r3, #0
 800fc84:	3501      	adds	r5, #1
 800fc86:	9519      	str	r5, [sp, #100]	; 0x64
 800fc88:	930a      	str	r3, [sp, #40]	; 0x28
 800fc8a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	f040 858a 	bne.w	80107a6 <_strtod_l+0xb9e>
 800fc92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fc94:	b1d3      	cbz	r3, 800fccc <_strtod_l+0xc4>
 800fc96:	4642      	mov	r2, r8
 800fc98:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fc9c:	4610      	mov	r0, r2
 800fc9e:	4619      	mov	r1, r3
 800fca0:	b01f      	add	sp, #124	; 0x7c
 800fca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fca6:	2a20      	cmp	r2, #32
 800fca8:	d1cd      	bne.n	800fc46 <_strtod_l+0x3e>
 800fcaa:	3301      	adds	r3, #1
 800fcac:	9319      	str	r3, [sp, #100]	; 0x64
 800fcae:	e7bf      	b.n	800fc30 <_strtod_l+0x28>
 800fcb0:	2a2d      	cmp	r2, #45	; 0x2d
 800fcb2:	d1c8      	bne.n	800fc46 <_strtod_l+0x3e>
 800fcb4:	2201      	movs	r2, #1
 800fcb6:	920a      	str	r2, [sp, #40]	; 0x28
 800fcb8:	1c5a      	adds	r2, r3, #1
 800fcba:	9219      	str	r2, [sp, #100]	; 0x64
 800fcbc:	785b      	ldrb	r3, [r3, #1]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d1c3      	bne.n	800fc4a <_strtod_l+0x42>
 800fcc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fcc4:	9619      	str	r6, [sp, #100]	; 0x64
 800fcc6:	2b00      	cmp	r3, #0
 800fcc8:	f040 856b 	bne.w	80107a2 <_strtod_l+0xb9a>
 800fccc:	4642      	mov	r2, r8
 800fcce:	464b      	mov	r3, r9
 800fcd0:	e7e4      	b.n	800fc9c <_strtod_l+0x94>
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	e7ef      	b.n	800fcb6 <_strtod_l+0xae>
 800fcd6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800fcd8:	b13a      	cbz	r2, 800fcea <_strtod_l+0xe2>
 800fcda:	2135      	movs	r1, #53	; 0x35
 800fcdc:	a81c      	add	r0, sp, #112	; 0x70
 800fcde:	f002 fc95 	bl	801260c <__copybits>
 800fce2:	4650      	mov	r0, sl
 800fce4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800fce6:	f002 f85d 	bl	8011da4 <_Bfree>
 800fcea:	3e01      	subs	r6, #1
 800fcec:	2e04      	cmp	r6, #4
 800fcee:	d806      	bhi.n	800fcfe <_strtod_l+0xf6>
 800fcf0:	e8df f006 	tbb	[pc, r6]
 800fcf4:	1714030a 	.word	0x1714030a
 800fcf8:	0a          	.byte	0x0a
 800fcf9:	00          	.byte	0x00
 800fcfa:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800fcfe:	0721      	lsls	r1, r4, #28
 800fd00:	d5c3      	bpl.n	800fc8a <_strtod_l+0x82>
 800fd02:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800fd06:	e7c0      	b.n	800fc8a <_strtod_l+0x82>
 800fd08:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800fd0a:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800fd0e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800fd12:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800fd16:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800fd1a:	e7f0      	b.n	800fcfe <_strtod_l+0xf6>
 800fd1c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800fe98 <_strtod_l+0x290>
 800fd20:	e7ed      	b.n	800fcfe <_strtod_l+0xf6>
 800fd22:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800fd26:	f04f 38ff 	mov.w	r8, #4294967295
 800fd2a:	e7e8      	b.n	800fcfe <_strtod_l+0xf6>
 800fd2c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fd2e:	1c5a      	adds	r2, r3, #1
 800fd30:	9219      	str	r2, [sp, #100]	; 0x64
 800fd32:	785b      	ldrb	r3, [r3, #1]
 800fd34:	2b30      	cmp	r3, #48	; 0x30
 800fd36:	d0f9      	beq.n	800fd2c <_strtod_l+0x124>
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d0a6      	beq.n	800fc8a <_strtod_l+0x82>
 800fd3c:	2301      	movs	r3, #1
 800fd3e:	9307      	str	r3, [sp, #28]
 800fd40:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fd42:	220a      	movs	r2, #10
 800fd44:	9308      	str	r3, [sp, #32]
 800fd46:	2300      	movs	r3, #0
 800fd48:	469b      	mov	fp, r3
 800fd4a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800fd4e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800fd50:	7805      	ldrb	r5, [r0, #0]
 800fd52:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800fd56:	b2d9      	uxtb	r1, r3
 800fd58:	2909      	cmp	r1, #9
 800fd5a:	d927      	bls.n	800fdac <_strtod_l+0x1a4>
 800fd5c:	4622      	mov	r2, r4
 800fd5e:	4639      	mov	r1, r7
 800fd60:	f003 f852 	bl	8012e08 <strncmp>
 800fd64:	2800      	cmp	r0, #0
 800fd66:	d033      	beq.n	800fdd0 <_strtod_l+0x1c8>
 800fd68:	2000      	movs	r0, #0
 800fd6a:	462a      	mov	r2, r5
 800fd6c:	465c      	mov	r4, fp
 800fd6e:	4603      	mov	r3, r0
 800fd70:	9004      	str	r0, [sp, #16]
 800fd72:	2a65      	cmp	r2, #101	; 0x65
 800fd74:	d001      	beq.n	800fd7a <_strtod_l+0x172>
 800fd76:	2a45      	cmp	r2, #69	; 0x45
 800fd78:	d114      	bne.n	800fda4 <_strtod_l+0x19c>
 800fd7a:	b91c      	cbnz	r4, 800fd84 <_strtod_l+0x17c>
 800fd7c:	9a07      	ldr	r2, [sp, #28]
 800fd7e:	4302      	orrs	r2, r0
 800fd80:	d09f      	beq.n	800fcc2 <_strtod_l+0xba>
 800fd82:	2400      	movs	r4, #0
 800fd84:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800fd86:	1c72      	adds	r2, r6, #1
 800fd88:	9219      	str	r2, [sp, #100]	; 0x64
 800fd8a:	7872      	ldrb	r2, [r6, #1]
 800fd8c:	2a2b      	cmp	r2, #43	; 0x2b
 800fd8e:	d079      	beq.n	800fe84 <_strtod_l+0x27c>
 800fd90:	2a2d      	cmp	r2, #45	; 0x2d
 800fd92:	f000 8083 	beq.w	800fe9c <_strtod_l+0x294>
 800fd96:	2700      	movs	r7, #0
 800fd98:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800fd9c:	2909      	cmp	r1, #9
 800fd9e:	f240 8083 	bls.w	800fea8 <_strtod_l+0x2a0>
 800fda2:	9619      	str	r6, [sp, #100]	; 0x64
 800fda4:	2500      	movs	r5, #0
 800fda6:	e09f      	b.n	800fee8 <_strtod_l+0x2e0>
 800fda8:	2300      	movs	r3, #0
 800fdaa:	e7c8      	b.n	800fd3e <_strtod_l+0x136>
 800fdac:	f1bb 0f08 	cmp.w	fp, #8
 800fdb0:	bfd5      	itete	le
 800fdb2:	9906      	ldrle	r1, [sp, #24]
 800fdb4:	9905      	ldrgt	r1, [sp, #20]
 800fdb6:	fb02 3301 	mlale	r3, r2, r1, r3
 800fdba:	fb02 3301 	mlagt	r3, r2, r1, r3
 800fdbe:	f100 0001 	add.w	r0, r0, #1
 800fdc2:	bfd4      	ite	le
 800fdc4:	9306      	strle	r3, [sp, #24]
 800fdc6:	9305      	strgt	r3, [sp, #20]
 800fdc8:	f10b 0b01 	add.w	fp, fp, #1
 800fdcc:	9019      	str	r0, [sp, #100]	; 0x64
 800fdce:	e7be      	b.n	800fd4e <_strtod_l+0x146>
 800fdd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fdd2:	191a      	adds	r2, r3, r4
 800fdd4:	9219      	str	r2, [sp, #100]	; 0x64
 800fdd6:	5d1a      	ldrb	r2, [r3, r4]
 800fdd8:	f1bb 0f00 	cmp.w	fp, #0
 800fddc:	d036      	beq.n	800fe4c <_strtod_l+0x244>
 800fdde:	465c      	mov	r4, fp
 800fde0:	9004      	str	r0, [sp, #16]
 800fde2:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800fde6:	2b09      	cmp	r3, #9
 800fde8:	d912      	bls.n	800fe10 <_strtod_l+0x208>
 800fdea:	2301      	movs	r3, #1
 800fdec:	e7c1      	b.n	800fd72 <_strtod_l+0x16a>
 800fdee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fdf0:	3001      	adds	r0, #1
 800fdf2:	1c5a      	adds	r2, r3, #1
 800fdf4:	9219      	str	r2, [sp, #100]	; 0x64
 800fdf6:	785a      	ldrb	r2, [r3, #1]
 800fdf8:	2a30      	cmp	r2, #48	; 0x30
 800fdfa:	d0f8      	beq.n	800fdee <_strtod_l+0x1e6>
 800fdfc:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800fe00:	2b08      	cmp	r3, #8
 800fe02:	f200 84d5 	bhi.w	80107b0 <_strtod_l+0xba8>
 800fe06:	9004      	str	r0, [sp, #16]
 800fe08:	2000      	movs	r0, #0
 800fe0a:	4604      	mov	r4, r0
 800fe0c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800fe0e:	9308      	str	r3, [sp, #32]
 800fe10:	3a30      	subs	r2, #48	; 0x30
 800fe12:	f100 0301 	add.w	r3, r0, #1
 800fe16:	d013      	beq.n	800fe40 <_strtod_l+0x238>
 800fe18:	9904      	ldr	r1, [sp, #16]
 800fe1a:	1905      	adds	r5, r0, r4
 800fe1c:	4419      	add	r1, r3
 800fe1e:	9104      	str	r1, [sp, #16]
 800fe20:	4623      	mov	r3, r4
 800fe22:	210a      	movs	r1, #10
 800fe24:	42ab      	cmp	r3, r5
 800fe26:	d113      	bne.n	800fe50 <_strtod_l+0x248>
 800fe28:	1823      	adds	r3, r4, r0
 800fe2a:	2b08      	cmp	r3, #8
 800fe2c:	f104 0401 	add.w	r4, r4, #1
 800fe30:	4404      	add	r4, r0
 800fe32:	dc1b      	bgt.n	800fe6c <_strtod_l+0x264>
 800fe34:	230a      	movs	r3, #10
 800fe36:	9906      	ldr	r1, [sp, #24]
 800fe38:	fb03 2301 	mla	r3, r3, r1, r2
 800fe3c:	9306      	str	r3, [sp, #24]
 800fe3e:	2300      	movs	r3, #0
 800fe40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fe42:	4618      	mov	r0, r3
 800fe44:	1c51      	adds	r1, r2, #1
 800fe46:	9119      	str	r1, [sp, #100]	; 0x64
 800fe48:	7852      	ldrb	r2, [r2, #1]
 800fe4a:	e7ca      	b.n	800fde2 <_strtod_l+0x1da>
 800fe4c:	4658      	mov	r0, fp
 800fe4e:	e7d3      	b.n	800fdf8 <_strtod_l+0x1f0>
 800fe50:	2b08      	cmp	r3, #8
 800fe52:	dc04      	bgt.n	800fe5e <_strtod_l+0x256>
 800fe54:	9f06      	ldr	r7, [sp, #24]
 800fe56:	434f      	muls	r7, r1
 800fe58:	9706      	str	r7, [sp, #24]
 800fe5a:	3301      	adds	r3, #1
 800fe5c:	e7e2      	b.n	800fe24 <_strtod_l+0x21c>
 800fe5e:	1c5f      	adds	r7, r3, #1
 800fe60:	2f10      	cmp	r7, #16
 800fe62:	bfde      	ittt	le
 800fe64:	9f05      	ldrle	r7, [sp, #20]
 800fe66:	434f      	mulle	r7, r1
 800fe68:	9705      	strle	r7, [sp, #20]
 800fe6a:	e7f6      	b.n	800fe5a <_strtod_l+0x252>
 800fe6c:	2c10      	cmp	r4, #16
 800fe6e:	bfdf      	itttt	le
 800fe70:	230a      	movle	r3, #10
 800fe72:	9905      	ldrle	r1, [sp, #20]
 800fe74:	fb03 2301 	mlale	r3, r3, r1, r2
 800fe78:	9305      	strle	r3, [sp, #20]
 800fe7a:	e7e0      	b.n	800fe3e <_strtod_l+0x236>
 800fe7c:	2300      	movs	r3, #0
 800fe7e:	9304      	str	r3, [sp, #16]
 800fe80:	2301      	movs	r3, #1
 800fe82:	e77b      	b.n	800fd7c <_strtod_l+0x174>
 800fe84:	2700      	movs	r7, #0
 800fe86:	1cb2      	adds	r2, r6, #2
 800fe88:	9219      	str	r2, [sp, #100]	; 0x64
 800fe8a:	78b2      	ldrb	r2, [r6, #2]
 800fe8c:	e784      	b.n	800fd98 <_strtod_l+0x190>
 800fe8e:	bf00      	nop
 800fe90:	08013c60 	.word	0x08013c60
 800fe94:	08013a7c 	.word	0x08013a7c
 800fe98:	7ff00000 	.word	0x7ff00000
 800fe9c:	2701      	movs	r7, #1
 800fe9e:	e7f2      	b.n	800fe86 <_strtod_l+0x27e>
 800fea0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fea2:	1c51      	adds	r1, r2, #1
 800fea4:	9119      	str	r1, [sp, #100]	; 0x64
 800fea6:	7852      	ldrb	r2, [r2, #1]
 800fea8:	2a30      	cmp	r2, #48	; 0x30
 800feaa:	d0f9      	beq.n	800fea0 <_strtod_l+0x298>
 800feac:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800feb0:	2908      	cmp	r1, #8
 800feb2:	f63f af77 	bhi.w	800fda4 <_strtod_l+0x19c>
 800feb6:	f04f 0e0a 	mov.w	lr, #10
 800feba:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800febe:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fec0:	9209      	str	r2, [sp, #36]	; 0x24
 800fec2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fec4:	1c51      	adds	r1, r2, #1
 800fec6:	9119      	str	r1, [sp, #100]	; 0x64
 800fec8:	7852      	ldrb	r2, [r2, #1]
 800feca:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800fece:	2d09      	cmp	r5, #9
 800fed0:	d935      	bls.n	800ff3e <_strtod_l+0x336>
 800fed2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800fed4:	1b49      	subs	r1, r1, r5
 800fed6:	2908      	cmp	r1, #8
 800fed8:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800fedc:	dc02      	bgt.n	800fee4 <_strtod_l+0x2dc>
 800fede:	4565      	cmp	r5, ip
 800fee0:	bfa8      	it	ge
 800fee2:	4665      	movge	r5, ip
 800fee4:	b107      	cbz	r7, 800fee8 <_strtod_l+0x2e0>
 800fee6:	426d      	negs	r5, r5
 800fee8:	2c00      	cmp	r4, #0
 800feea:	d14c      	bne.n	800ff86 <_strtod_l+0x37e>
 800feec:	9907      	ldr	r1, [sp, #28]
 800feee:	4301      	orrs	r1, r0
 800fef0:	f47f aecb 	bne.w	800fc8a <_strtod_l+0x82>
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	f47f aee4 	bne.w	800fcc2 <_strtod_l+0xba>
 800fefa:	2a69      	cmp	r2, #105	; 0x69
 800fefc:	d026      	beq.n	800ff4c <_strtod_l+0x344>
 800fefe:	dc23      	bgt.n	800ff48 <_strtod_l+0x340>
 800ff00:	2a49      	cmp	r2, #73	; 0x49
 800ff02:	d023      	beq.n	800ff4c <_strtod_l+0x344>
 800ff04:	2a4e      	cmp	r2, #78	; 0x4e
 800ff06:	f47f aedc 	bne.w	800fcc2 <_strtod_l+0xba>
 800ff0a:	499d      	ldr	r1, [pc, #628]	; (8010180 <_strtod_l+0x578>)
 800ff0c:	a819      	add	r0, sp, #100	; 0x64
 800ff0e:	f001 fe2d 	bl	8011b6c <__match>
 800ff12:	2800      	cmp	r0, #0
 800ff14:	f43f aed5 	beq.w	800fcc2 <_strtod_l+0xba>
 800ff18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ff1a:	781b      	ldrb	r3, [r3, #0]
 800ff1c:	2b28      	cmp	r3, #40	; 0x28
 800ff1e:	d12c      	bne.n	800ff7a <_strtod_l+0x372>
 800ff20:	4998      	ldr	r1, [pc, #608]	; (8010184 <_strtod_l+0x57c>)
 800ff22:	aa1c      	add	r2, sp, #112	; 0x70
 800ff24:	a819      	add	r0, sp, #100	; 0x64
 800ff26:	f001 fe35 	bl	8011b94 <__hexnan>
 800ff2a:	2805      	cmp	r0, #5
 800ff2c:	d125      	bne.n	800ff7a <_strtod_l+0x372>
 800ff2e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ff30:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800ff34:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800ff38:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800ff3c:	e6a5      	b.n	800fc8a <_strtod_l+0x82>
 800ff3e:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800ff42:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800ff46:	e7bc      	b.n	800fec2 <_strtod_l+0x2ba>
 800ff48:	2a6e      	cmp	r2, #110	; 0x6e
 800ff4a:	e7dc      	b.n	800ff06 <_strtod_l+0x2fe>
 800ff4c:	498e      	ldr	r1, [pc, #568]	; (8010188 <_strtod_l+0x580>)
 800ff4e:	a819      	add	r0, sp, #100	; 0x64
 800ff50:	f001 fe0c 	bl	8011b6c <__match>
 800ff54:	2800      	cmp	r0, #0
 800ff56:	f43f aeb4 	beq.w	800fcc2 <_strtod_l+0xba>
 800ff5a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ff5c:	498b      	ldr	r1, [pc, #556]	; (801018c <_strtod_l+0x584>)
 800ff5e:	3b01      	subs	r3, #1
 800ff60:	a819      	add	r0, sp, #100	; 0x64
 800ff62:	9319      	str	r3, [sp, #100]	; 0x64
 800ff64:	f001 fe02 	bl	8011b6c <__match>
 800ff68:	b910      	cbnz	r0, 800ff70 <_strtod_l+0x368>
 800ff6a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ff6c:	3301      	adds	r3, #1
 800ff6e:	9319      	str	r3, [sp, #100]	; 0x64
 800ff70:	f04f 0800 	mov.w	r8, #0
 800ff74:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8010190 <_strtod_l+0x588>
 800ff78:	e687      	b.n	800fc8a <_strtod_l+0x82>
 800ff7a:	4886      	ldr	r0, [pc, #536]	; (8010194 <_strtod_l+0x58c>)
 800ff7c:	f002 ff2e 	bl	8012ddc <nan>
 800ff80:	4680      	mov	r8, r0
 800ff82:	4689      	mov	r9, r1
 800ff84:	e681      	b.n	800fc8a <_strtod_l+0x82>
 800ff86:	9b04      	ldr	r3, [sp, #16]
 800ff88:	f1bb 0f00 	cmp.w	fp, #0
 800ff8c:	bf08      	it	eq
 800ff8e:	46a3      	moveq	fp, r4
 800ff90:	1aeb      	subs	r3, r5, r3
 800ff92:	2c10      	cmp	r4, #16
 800ff94:	9806      	ldr	r0, [sp, #24]
 800ff96:	4626      	mov	r6, r4
 800ff98:	9307      	str	r3, [sp, #28]
 800ff9a:	bfa8      	it	ge
 800ff9c:	2610      	movge	r6, #16
 800ff9e:	f7f0 fa43 	bl	8000428 <__aeabi_ui2d>
 800ffa2:	2c09      	cmp	r4, #9
 800ffa4:	4680      	mov	r8, r0
 800ffa6:	4689      	mov	r9, r1
 800ffa8:	dd13      	ble.n	800ffd2 <_strtod_l+0x3ca>
 800ffaa:	4b7b      	ldr	r3, [pc, #492]	; (8010198 <_strtod_l+0x590>)
 800ffac:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ffb0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ffb4:	f7f0 fab2 	bl	800051c <__aeabi_dmul>
 800ffb8:	4680      	mov	r8, r0
 800ffba:	9805      	ldr	r0, [sp, #20]
 800ffbc:	4689      	mov	r9, r1
 800ffbe:	f7f0 fa33 	bl	8000428 <__aeabi_ui2d>
 800ffc2:	4602      	mov	r2, r0
 800ffc4:	460b      	mov	r3, r1
 800ffc6:	4640      	mov	r0, r8
 800ffc8:	4649      	mov	r1, r9
 800ffca:	f7f0 f8f1 	bl	80001b0 <__adddf3>
 800ffce:	4680      	mov	r8, r0
 800ffd0:	4689      	mov	r9, r1
 800ffd2:	2c0f      	cmp	r4, #15
 800ffd4:	dc36      	bgt.n	8010044 <_strtod_l+0x43c>
 800ffd6:	9b07      	ldr	r3, [sp, #28]
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	f43f ae56 	beq.w	800fc8a <_strtod_l+0x82>
 800ffde:	dd22      	ble.n	8010026 <_strtod_l+0x41e>
 800ffe0:	2b16      	cmp	r3, #22
 800ffe2:	dc09      	bgt.n	800fff8 <_strtod_l+0x3f0>
 800ffe4:	496c      	ldr	r1, [pc, #432]	; (8010198 <_strtod_l+0x590>)
 800ffe6:	4642      	mov	r2, r8
 800ffe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ffec:	464b      	mov	r3, r9
 800ffee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fff2:	f7f0 fa93 	bl	800051c <__aeabi_dmul>
 800fff6:	e7c3      	b.n	800ff80 <_strtod_l+0x378>
 800fff8:	9a07      	ldr	r2, [sp, #28]
 800fffa:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800fffe:	4293      	cmp	r3, r2
 8010000:	db20      	blt.n	8010044 <_strtod_l+0x43c>
 8010002:	4d65      	ldr	r5, [pc, #404]	; (8010198 <_strtod_l+0x590>)
 8010004:	f1c4 040f 	rsb	r4, r4, #15
 8010008:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 801000c:	4642      	mov	r2, r8
 801000e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010012:	464b      	mov	r3, r9
 8010014:	f7f0 fa82 	bl	800051c <__aeabi_dmul>
 8010018:	9b07      	ldr	r3, [sp, #28]
 801001a:	1b1c      	subs	r4, r3, r4
 801001c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8010020:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010024:	e7e5      	b.n	800fff2 <_strtod_l+0x3ea>
 8010026:	9b07      	ldr	r3, [sp, #28]
 8010028:	3316      	adds	r3, #22
 801002a:	db0b      	blt.n	8010044 <_strtod_l+0x43c>
 801002c:	9b04      	ldr	r3, [sp, #16]
 801002e:	4640      	mov	r0, r8
 8010030:	1b5d      	subs	r5, r3, r5
 8010032:	4b59      	ldr	r3, [pc, #356]	; (8010198 <_strtod_l+0x590>)
 8010034:	4649      	mov	r1, r9
 8010036:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801003a:	e9d5 2300 	ldrd	r2, r3, [r5]
 801003e:	f7f0 fb97 	bl	8000770 <__aeabi_ddiv>
 8010042:	e79d      	b.n	800ff80 <_strtod_l+0x378>
 8010044:	9b07      	ldr	r3, [sp, #28]
 8010046:	1ba6      	subs	r6, r4, r6
 8010048:	441e      	add	r6, r3
 801004a:	2e00      	cmp	r6, #0
 801004c:	dd74      	ble.n	8010138 <_strtod_l+0x530>
 801004e:	f016 030f 	ands.w	r3, r6, #15
 8010052:	d00a      	beq.n	801006a <_strtod_l+0x462>
 8010054:	4950      	ldr	r1, [pc, #320]	; (8010198 <_strtod_l+0x590>)
 8010056:	4642      	mov	r2, r8
 8010058:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801005c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010060:	464b      	mov	r3, r9
 8010062:	f7f0 fa5b 	bl	800051c <__aeabi_dmul>
 8010066:	4680      	mov	r8, r0
 8010068:	4689      	mov	r9, r1
 801006a:	f036 060f 	bics.w	r6, r6, #15
 801006e:	d052      	beq.n	8010116 <_strtod_l+0x50e>
 8010070:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 8010074:	dd27      	ble.n	80100c6 <_strtod_l+0x4be>
 8010076:	f04f 0b00 	mov.w	fp, #0
 801007a:	f8cd b010 	str.w	fp, [sp, #16]
 801007e:	f8cd b020 	str.w	fp, [sp, #32]
 8010082:	f8cd b018 	str.w	fp, [sp, #24]
 8010086:	2322      	movs	r3, #34	; 0x22
 8010088:	f04f 0800 	mov.w	r8, #0
 801008c:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8010190 <_strtod_l+0x588>
 8010090:	f8ca 3000 	str.w	r3, [sl]
 8010094:	9b08      	ldr	r3, [sp, #32]
 8010096:	2b00      	cmp	r3, #0
 8010098:	f43f adf7 	beq.w	800fc8a <_strtod_l+0x82>
 801009c:	4650      	mov	r0, sl
 801009e:	991a      	ldr	r1, [sp, #104]	; 0x68
 80100a0:	f001 fe80 	bl	8011da4 <_Bfree>
 80100a4:	4650      	mov	r0, sl
 80100a6:	9906      	ldr	r1, [sp, #24]
 80100a8:	f001 fe7c 	bl	8011da4 <_Bfree>
 80100ac:	4650      	mov	r0, sl
 80100ae:	9904      	ldr	r1, [sp, #16]
 80100b0:	f001 fe78 	bl	8011da4 <_Bfree>
 80100b4:	4650      	mov	r0, sl
 80100b6:	9908      	ldr	r1, [sp, #32]
 80100b8:	f001 fe74 	bl	8011da4 <_Bfree>
 80100bc:	4659      	mov	r1, fp
 80100be:	4650      	mov	r0, sl
 80100c0:	f001 fe70 	bl	8011da4 <_Bfree>
 80100c4:	e5e1      	b.n	800fc8a <_strtod_l+0x82>
 80100c6:	4b35      	ldr	r3, [pc, #212]	; (801019c <_strtod_l+0x594>)
 80100c8:	4640      	mov	r0, r8
 80100ca:	9305      	str	r3, [sp, #20]
 80100cc:	2300      	movs	r3, #0
 80100ce:	4649      	mov	r1, r9
 80100d0:	461f      	mov	r7, r3
 80100d2:	1136      	asrs	r6, r6, #4
 80100d4:	2e01      	cmp	r6, #1
 80100d6:	dc21      	bgt.n	801011c <_strtod_l+0x514>
 80100d8:	b10b      	cbz	r3, 80100de <_strtod_l+0x4d6>
 80100da:	4680      	mov	r8, r0
 80100dc:	4689      	mov	r9, r1
 80100de:	4b2f      	ldr	r3, [pc, #188]	; (801019c <_strtod_l+0x594>)
 80100e0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80100e4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80100e8:	4642      	mov	r2, r8
 80100ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80100ee:	464b      	mov	r3, r9
 80100f0:	f7f0 fa14 	bl	800051c <__aeabi_dmul>
 80100f4:	4b26      	ldr	r3, [pc, #152]	; (8010190 <_strtod_l+0x588>)
 80100f6:	460a      	mov	r2, r1
 80100f8:	400b      	ands	r3, r1
 80100fa:	4929      	ldr	r1, [pc, #164]	; (80101a0 <_strtod_l+0x598>)
 80100fc:	4680      	mov	r8, r0
 80100fe:	428b      	cmp	r3, r1
 8010100:	d8b9      	bhi.n	8010076 <_strtod_l+0x46e>
 8010102:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010106:	428b      	cmp	r3, r1
 8010108:	bf86      	itte	hi
 801010a:	f04f 38ff 	movhi.w	r8, #4294967295
 801010e:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80101a4 <_strtod_l+0x59c>
 8010112:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8010116:	2300      	movs	r3, #0
 8010118:	9305      	str	r3, [sp, #20]
 801011a:	e07f      	b.n	801021c <_strtod_l+0x614>
 801011c:	07f2      	lsls	r2, r6, #31
 801011e:	d505      	bpl.n	801012c <_strtod_l+0x524>
 8010120:	9b05      	ldr	r3, [sp, #20]
 8010122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010126:	f7f0 f9f9 	bl	800051c <__aeabi_dmul>
 801012a:	2301      	movs	r3, #1
 801012c:	9a05      	ldr	r2, [sp, #20]
 801012e:	3701      	adds	r7, #1
 8010130:	3208      	adds	r2, #8
 8010132:	1076      	asrs	r6, r6, #1
 8010134:	9205      	str	r2, [sp, #20]
 8010136:	e7cd      	b.n	80100d4 <_strtod_l+0x4cc>
 8010138:	d0ed      	beq.n	8010116 <_strtod_l+0x50e>
 801013a:	4276      	negs	r6, r6
 801013c:	f016 020f 	ands.w	r2, r6, #15
 8010140:	d00a      	beq.n	8010158 <_strtod_l+0x550>
 8010142:	4b15      	ldr	r3, [pc, #84]	; (8010198 <_strtod_l+0x590>)
 8010144:	4640      	mov	r0, r8
 8010146:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801014a:	4649      	mov	r1, r9
 801014c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010150:	f7f0 fb0e 	bl	8000770 <__aeabi_ddiv>
 8010154:	4680      	mov	r8, r0
 8010156:	4689      	mov	r9, r1
 8010158:	1136      	asrs	r6, r6, #4
 801015a:	d0dc      	beq.n	8010116 <_strtod_l+0x50e>
 801015c:	2e1f      	cmp	r6, #31
 801015e:	dd23      	ble.n	80101a8 <_strtod_l+0x5a0>
 8010160:	f04f 0b00 	mov.w	fp, #0
 8010164:	f8cd b010 	str.w	fp, [sp, #16]
 8010168:	f8cd b020 	str.w	fp, [sp, #32]
 801016c:	f8cd b018 	str.w	fp, [sp, #24]
 8010170:	2322      	movs	r3, #34	; 0x22
 8010172:	f04f 0800 	mov.w	r8, #0
 8010176:	f04f 0900 	mov.w	r9, #0
 801017a:	f8ca 3000 	str.w	r3, [sl]
 801017e:	e789      	b.n	8010094 <_strtod_l+0x48c>
 8010180:	08013a55 	.word	0x08013a55
 8010184:	08013a90 	.word	0x08013a90
 8010188:	08013a4d 	.word	0x08013a4d
 801018c:	08013b83 	.word	0x08013b83
 8010190:	7ff00000 	.word	0x7ff00000
 8010194:	08013b7f 	.word	0x08013b7f
 8010198:	08013cf8 	.word	0x08013cf8
 801019c:	08013cd0 	.word	0x08013cd0
 80101a0:	7ca00000 	.word	0x7ca00000
 80101a4:	7fefffff 	.word	0x7fefffff
 80101a8:	f016 0310 	ands.w	r3, r6, #16
 80101ac:	bf18      	it	ne
 80101ae:	236a      	movne	r3, #106	; 0x6a
 80101b0:	4640      	mov	r0, r8
 80101b2:	9305      	str	r3, [sp, #20]
 80101b4:	4649      	mov	r1, r9
 80101b6:	2300      	movs	r3, #0
 80101b8:	4fb0      	ldr	r7, [pc, #704]	; (801047c <_strtod_l+0x874>)
 80101ba:	07f2      	lsls	r2, r6, #31
 80101bc:	d504      	bpl.n	80101c8 <_strtod_l+0x5c0>
 80101be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80101c2:	f7f0 f9ab 	bl	800051c <__aeabi_dmul>
 80101c6:	2301      	movs	r3, #1
 80101c8:	1076      	asrs	r6, r6, #1
 80101ca:	f107 0708 	add.w	r7, r7, #8
 80101ce:	d1f4      	bne.n	80101ba <_strtod_l+0x5b2>
 80101d0:	b10b      	cbz	r3, 80101d6 <_strtod_l+0x5ce>
 80101d2:	4680      	mov	r8, r0
 80101d4:	4689      	mov	r9, r1
 80101d6:	9b05      	ldr	r3, [sp, #20]
 80101d8:	b1c3      	cbz	r3, 801020c <_strtod_l+0x604>
 80101da:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80101de:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80101e2:	2b00      	cmp	r3, #0
 80101e4:	4649      	mov	r1, r9
 80101e6:	dd11      	ble.n	801020c <_strtod_l+0x604>
 80101e8:	2b1f      	cmp	r3, #31
 80101ea:	f340 8127 	ble.w	801043c <_strtod_l+0x834>
 80101ee:	2b34      	cmp	r3, #52	; 0x34
 80101f0:	bfd8      	it	le
 80101f2:	f04f 33ff 	movle.w	r3, #4294967295
 80101f6:	f04f 0800 	mov.w	r8, #0
 80101fa:	bfcf      	iteee	gt
 80101fc:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8010200:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8010204:	fa03 f202 	lslle.w	r2, r3, r2
 8010208:	ea02 0901 	andle.w	r9, r2, r1
 801020c:	2200      	movs	r2, #0
 801020e:	2300      	movs	r3, #0
 8010210:	4640      	mov	r0, r8
 8010212:	4649      	mov	r1, r9
 8010214:	f7f0 fbea 	bl	80009ec <__aeabi_dcmpeq>
 8010218:	2800      	cmp	r0, #0
 801021a:	d1a1      	bne.n	8010160 <_strtod_l+0x558>
 801021c:	9b06      	ldr	r3, [sp, #24]
 801021e:	465a      	mov	r2, fp
 8010220:	9300      	str	r3, [sp, #0]
 8010222:	4650      	mov	r0, sl
 8010224:	4623      	mov	r3, r4
 8010226:	9908      	ldr	r1, [sp, #32]
 8010228:	f001 fe24 	bl	8011e74 <__s2b>
 801022c:	9008      	str	r0, [sp, #32]
 801022e:	2800      	cmp	r0, #0
 8010230:	f43f af21 	beq.w	8010076 <_strtod_l+0x46e>
 8010234:	9b04      	ldr	r3, [sp, #16]
 8010236:	f04f 0b00 	mov.w	fp, #0
 801023a:	1b5d      	subs	r5, r3, r5
 801023c:	9b07      	ldr	r3, [sp, #28]
 801023e:	f8cd b010 	str.w	fp, [sp, #16]
 8010242:	2b00      	cmp	r3, #0
 8010244:	bfb4      	ite	lt
 8010246:	462b      	movlt	r3, r5
 8010248:	2300      	movge	r3, #0
 801024a:	930e      	str	r3, [sp, #56]	; 0x38
 801024c:	9b07      	ldr	r3, [sp, #28]
 801024e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8010252:	9314      	str	r3, [sp, #80]	; 0x50
 8010254:	9b08      	ldr	r3, [sp, #32]
 8010256:	4650      	mov	r0, sl
 8010258:	6859      	ldr	r1, [r3, #4]
 801025a:	f001 fd63 	bl	8011d24 <_Balloc>
 801025e:	9006      	str	r0, [sp, #24]
 8010260:	2800      	cmp	r0, #0
 8010262:	f43f af10 	beq.w	8010086 <_strtod_l+0x47e>
 8010266:	9b08      	ldr	r3, [sp, #32]
 8010268:	300c      	adds	r0, #12
 801026a:	691a      	ldr	r2, [r3, #16]
 801026c:	f103 010c 	add.w	r1, r3, #12
 8010270:	3202      	adds	r2, #2
 8010272:	0092      	lsls	r2, r2, #2
 8010274:	f7ff f806 	bl	800f284 <memcpy>
 8010278:	ab1c      	add	r3, sp, #112	; 0x70
 801027a:	9301      	str	r3, [sp, #4]
 801027c:	ab1b      	add	r3, sp, #108	; 0x6c
 801027e:	9300      	str	r3, [sp, #0]
 8010280:	4642      	mov	r2, r8
 8010282:	464b      	mov	r3, r9
 8010284:	4650      	mov	r0, sl
 8010286:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 801028a:	f002 f935 	bl	80124f8 <__d2b>
 801028e:	901a      	str	r0, [sp, #104]	; 0x68
 8010290:	2800      	cmp	r0, #0
 8010292:	f43f aef8 	beq.w	8010086 <_strtod_l+0x47e>
 8010296:	2101      	movs	r1, #1
 8010298:	4650      	mov	r0, sl
 801029a:	f001 fe83 	bl	8011fa4 <__i2b>
 801029e:	4603      	mov	r3, r0
 80102a0:	9004      	str	r0, [sp, #16]
 80102a2:	2800      	cmp	r0, #0
 80102a4:	f43f aeef 	beq.w	8010086 <_strtod_l+0x47e>
 80102a8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 80102aa:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80102ac:	2d00      	cmp	r5, #0
 80102ae:	bfab      	itete	ge
 80102b0:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80102b2:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 80102b4:	18ee      	addge	r6, r5, r3
 80102b6:	1b5c      	sublt	r4, r3, r5
 80102b8:	9b05      	ldr	r3, [sp, #20]
 80102ba:	bfa8      	it	ge
 80102bc:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80102be:	eba5 0503 	sub.w	r5, r5, r3
 80102c2:	4415      	add	r5, r2
 80102c4:	4b6e      	ldr	r3, [pc, #440]	; (8010480 <_strtod_l+0x878>)
 80102c6:	f105 35ff 	add.w	r5, r5, #4294967295
 80102ca:	bfb8      	it	lt
 80102cc:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80102ce:	429d      	cmp	r5, r3
 80102d0:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80102d4:	f280 80c4 	bge.w	8010460 <_strtod_l+0x858>
 80102d8:	1b5b      	subs	r3, r3, r5
 80102da:	2b1f      	cmp	r3, #31
 80102dc:	f04f 0701 	mov.w	r7, #1
 80102e0:	eba2 0203 	sub.w	r2, r2, r3
 80102e4:	f300 80b1 	bgt.w	801044a <_strtod_l+0x842>
 80102e8:	2500      	movs	r5, #0
 80102ea:	fa07 f303 	lsl.w	r3, r7, r3
 80102ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80102f0:	18b7      	adds	r7, r6, r2
 80102f2:	9b05      	ldr	r3, [sp, #20]
 80102f4:	42be      	cmp	r6, r7
 80102f6:	4414      	add	r4, r2
 80102f8:	441c      	add	r4, r3
 80102fa:	4633      	mov	r3, r6
 80102fc:	bfa8      	it	ge
 80102fe:	463b      	movge	r3, r7
 8010300:	42a3      	cmp	r3, r4
 8010302:	bfa8      	it	ge
 8010304:	4623      	movge	r3, r4
 8010306:	2b00      	cmp	r3, #0
 8010308:	bfc2      	ittt	gt
 801030a:	1aff      	subgt	r7, r7, r3
 801030c:	1ae4      	subgt	r4, r4, r3
 801030e:	1af6      	subgt	r6, r6, r3
 8010310:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010312:	2b00      	cmp	r3, #0
 8010314:	dd17      	ble.n	8010346 <_strtod_l+0x73e>
 8010316:	461a      	mov	r2, r3
 8010318:	4650      	mov	r0, sl
 801031a:	9904      	ldr	r1, [sp, #16]
 801031c:	f001 ff00 	bl	8012120 <__pow5mult>
 8010320:	9004      	str	r0, [sp, #16]
 8010322:	2800      	cmp	r0, #0
 8010324:	f43f aeaf 	beq.w	8010086 <_strtod_l+0x47e>
 8010328:	4601      	mov	r1, r0
 801032a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801032c:	4650      	mov	r0, sl
 801032e:	f001 fe4f 	bl	8011fd0 <__multiply>
 8010332:	9009      	str	r0, [sp, #36]	; 0x24
 8010334:	2800      	cmp	r0, #0
 8010336:	f43f aea6 	beq.w	8010086 <_strtod_l+0x47e>
 801033a:	4650      	mov	r0, sl
 801033c:	991a      	ldr	r1, [sp, #104]	; 0x68
 801033e:	f001 fd31 	bl	8011da4 <_Bfree>
 8010342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010344:	931a      	str	r3, [sp, #104]	; 0x68
 8010346:	2f00      	cmp	r7, #0
 8010348:	f300 808e 	bgt.w	8010468 <_strtod_l+0x860>
 801034c:	9b07      	ldr	r3, [sp, #28]
 801034e:	2b00      	cmp	r3, #0
 8010350:	dd08      	ble.n	8010364 <_strtod_l+0x75c>
 8010352:	4650      	mov	r0, sl
 8010354:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010356:	9906      	ldr	r1, [sp, #24]
 8010358:	f001 fee2 	bl	8012120 <__pow5mult>
 801035c:	9006      	str	r0, [sp, #24]
 801035e:	2800      	cmp	r0, #0
 8010360:	f43f ae91 	beq.w	8010086 <_strtod_l+0x47e>
 8010364:	2c00      	cmp	r4, #0
 8010366:	dd08      	ble.n	801037a <_strtod_l+0x772>
 8010368:	4622      	mov	r2, r4
 801036a:	4650      	mov	r0, sl
 801036c:	9906      	ldr	r1, [sp, #24]
 801036e:	f001 ff31 	bl	80121d4 <__lshift>
 8010372:	9006      	str	r0, [sp, #24]
 8010374:	2800      	cmp	r0, #0
 8010376:	f43f ae86 	beq.w	8010086 <_strtod_l+0x47e>
 801037a:	2e00      	cmp	r6, #0
 801037c:	dd08      	ble.n	8010390 <_strtod_l+0x788>
 801037e:	4632      	mov	r2, r6
 8010380:	4650      	mov	r0, sl
 8010382:	9904      	ldr	r1, [sp, #16]
 8010384:	f001 ff26 	bl	80121d4 <__lshift>
 8010388:	9004      	str	r0, [sp, #16]
 801038a:	2800      	cmp	r0, #0
 801038c:	f43f ae7b 	beq.w	8010086 <_strtod_l+0x47e>
 8010390:	4650      	mov	r0, sl
 8010392:	9a06      	ldr	r2, [sp, #24]
 8010394:	991a      	ldr	r1, [sp, #104]	; 0x68
 8010396:	f001 ffa9 	bl	80122ec <__mdiff>
 801039a:	4683      	mov	fp, r0
 801039c:	2800      	cmp	r0, #0
 801039e:	f43f ae72 	beq.w	8010086 <_strtod_l+0x47e>
 80103a2:	2400      	movs	r4, #0
 80103a4:	68c3      	ldr	r3, [r0, #12]
 80103a6:	9904      	ldr	r1, [sp, #16]
 80103a8:	60c4      	str	r4, [r0, #12]
 80103aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80103ac:	f001 ff82 	bl	80122b4 <__mcmp>
 80103b0:	42a0      	cmp	r0, r4
 80103b2:	da6b      	bge.n	801048c <_strtod_l+0x884>
 80103b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80103b6:	ea53 0308 	orrs.w	r3, r3, r8
 80103ba:	f040 8091 	bne.w	80104e0 <_strtod_l+0x8d8>
 80103be:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	f040 808c 	bne.w	80104e0 <_strtod_l+0x8d8>
 80103c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80103cc:	0d1b      	lsrs	r3, r3, #20
 80103ce:	051b      	lsls	r3, r3, #20
 80103d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80103d4:	f240 8084 	bls.w	80104e0 <_strtod_l+0x8d8>
 80103d8:	f8db 3014 	ldr.w	r3, [fp, #20]
 80103dc:	b91b      	cbnz	r3, 80103e6 <_strtod_l+0x7de>
 80103de:	f8db 3010 	ldr.w	r3, [fp, #16]
 80103e2:	2b01      	cmp	r3, #1
 80103e4:	dd7c      	ble.n	80104e0 <_strtod_l+0x8d8>
 80103e6:	4659      	mov	r1, fp
 80103e8:	2201      	movs	r2, #1
 80103ea:	4650      	mov	r0, sl
 80103ec:	f001 fef2 	bl	80121d4 <__lshift>
 80103f0:	9904      	ldr	r1, [sp, #16]
 80103f2:	4683      	mov	fp, r0
 80103f4:	f001 ff5e 	bl	80122b4 <__mcmp>
 80103f8:	2800      	cmp	r0, #0
 80103fa:	dd71      	ble.n	80104e0 <_strtod_l+0x8d8>
 80103fc:	9905      	ldr	r1, [sp, #20]
 80103fe:	464b      	mov	r3, r9
 8010400:	4a20      	ldr	r2, [pc, #128]	; (8010484 <_strtod_l+0x87c>)
 8010402:	2900      	cmp	r1, #0
 8010404:	f000 808c 	beq.w	8010520 <_strtod_l+0x918>
 8010408:	ea02 0109 	and.w	r1, r2, r9
 801040c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8010410:	f300 8086 	bgt.w	8010520 <_strtod_l+0x918>
 8010414:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010418:	f77f aeaa 	ble.w	8010170 <_strtod_l+0x568>
 801041c:	4640      	mov	r0, r8
 801041e:	4649      	mov	r1, r9
 8010420:	4b19      	ldr	r3, [pc, #100]	; (8010488 <_strtod_l+0x880>)
 8010422:	2200      	movs	r2, #0
 8010424:	f7f0 f87a 	bl	800051c <__aeabi_dmul>
 8010428:	460b      	mov	r3, r1
 801042a:	4303      	orrs	r3, r0
 801042c:	bf08      	it	eq
 801042e:	2322      	moveq	r3, #34	; 0x22
 8010430:	4680      	mov	r8, r0
 8010432:	4689      	mov	r9, r1
 8010434:	bf08      	it	eq
 8010436:	f8ca 3000 	streq.w	r3, [sl]
 801043a:	e62f      	b.n	801009c <_strtod_l+0x494>
 801043c:	f04f 32ff 	mov.w	r2, #4294967295
 8010440:	fa02 f303 	lsl.w	r3, r2, r3
 8010444:	ea03 0808 	and.w	r8, r3, r8
 8010448:	e6e0      	b.n	801020c <_strtod_l+0x604>
 801044a:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 801044e:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8010452:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 8010456:	35e2      	adds	r5, #226	; 0xe2
 8010458:	fa07 f505 	lsl.w	r5, r7, r5
 801045c:	970f      	str	r7, [sp, #60]	; 0x3c
 801045e:	e747      	b.n	80102f0 <_strtod_l+0x6e8>
 8010460:	2301      	movs	r3, #1
 8010462:	2500      	movs	r5, #0
 8010464:	930f      	str	r3, [sp, #60]	; 0x3c
 8010466:	e743      	b.n	80102f0 <_strtod_l+0x6e8>
 8010468:	463a      	mov	r2, r7
 801046a:	4650      	mov	r0, sl
 801046c:	991a      	ldr	r1, [sp, #104]	; 0x68
 801046e:	f001 feb1 	bl	80121d4 <__lshift>
 8010472:	901a      	str	r0, [sp, #104]	; 0x68
 8010474:	2800      	cmp	r0, #0
 8010476:	f47f af69 	bne.w	801034c <_strtod_l+0x744>
 801047a:	e604      	b.n	8010086 <_strtod_l+0x47e>
 801047c:	08013aa8 	.word	0x08013aa8
 8010480:	fffffc02 	.word	0xfffffc02
 8010484:	7ff00000 	.word	0x7ff00000
 8010488:	39500000 	.word	0x39500000
 801048c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8010490:	d165      	bne.n	801055e <_strtod_l+0x956>
 8010492:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010494:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010498:	b35a      	cbz	r2, 80104f2 <_strtod_l+0x8ea>
 801049a:	4a99      	ldr	r2, [pc, #612]	; (8010700 <_strtod_l+0xaf8>)
 801049c:	4293      	cmp	r3, r2
 801049e:	d12b      	bne.n	80104f8 <_strtod_l+0x8f0>
 80104a0:	9b05      	ldr	r3, [sp, #20]
 80104a2:	4641      	mov	r1, r8
 80104a4:	b303      	cbz	r3, 80104e8 <_strtod_l+0x8e0>
 80104a6:	464a      	mov	r2, r9
 80104a8:	4b96      	ldr	r3, [pc, #600]	; (8010704 <_strtod_l+0xafc>)
 80104aa:	4013      	ands	r3, r2
 80104ac:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80104b0:	f04f 32ff 	mov.w	r2, #4294967295
 80104b4:	d81b      	bhi.n	80104ee <_strtod_l+0x8e6>
 80104b6:	0d1b      	lsrs	r3, r3, #20
 80104b8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80104bc:	fa02 f303 	lsl.w	r3, r2, r3
 80104c0:	4299      	cmp	r1, r3
 80104c2:	d119      	bne.n	80104f8 <_strtod_l+0x8f0>
 80104c4:	4b90      	ldr	r3, [pc, #576]	; (8010708 <_strtod_l+0xb00>)
 80104c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104c8:	429a      	cmp	r2, r3
 80104ca:	d102      	bne.n	80104d2 <_strtod_l+0x8ca>
 80104cc:	3101      	adds	r1, #1
 80104ce:	f43f adda 	beq.w	8010086 <_strtod_l+0x47e>
 80104d2:	f04f 0800 	mov.w	r8, #0
 80104d6:	4b8b      	ldr	r3, [pc, #556]	; (8010704 <_strtod_l+0xafc>)
 80104d8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80104da:	401a      	ands	r2, r3
 80104dc:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80104e0:	9b05      	ldr	r3, [sp, #20]
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d19a      	bne.n	801041c <_strtod_l+0x814>
 80104e6:	e5d9      	b.n	801009c <_strtod_l+0x494>
 80104e8:	f04f 33ff 	mov.w	r3, #4294967295
 80104ec:	e7e8      	b.n	80104c0 <_strtod_l+0x8b8>
 80104ee:	4613      	mov	r3, r2
 80104f0:	e7e6      	b.n	80104c0 <_strtod_l+0x8b8>
 80104f2:	ea53 0308 	orrs.w	r3, r3, r8
 80104f6:	d081      	beq.n	80103fc <_strtod_l+0x7f4>
 80104f8:	b1e5      	cbz	r5, 8010534 <_strtod_l+0x92c>
 80104fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104fc:	421d      	tst	r5, r3
 80104fe:	d0ef      	beq.n	80104e0 <_strtod_l+0x8d8>
 8010500:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010502:	4640      	mov	r0, r8
 8010504:	4649      	mov	r1, r9
 8010506:	9a05      	ldr	r2, [sp, #20]
 8010508:	b1c3      	cbz	r3, 801053c <_strtod_l+0x934>
 801050a:	f7ff fb59 	bl	800fbc0 <sulp>
 801050e:	4602      	mov	r2, r0
 8010510:	460b      	mov	r3, r1
 8010512:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010516:	f7ef fe4b 	bl	80001b0 <__adddf3>
 801051a:	4680      	mov	r8, r0
 801051c:	4689      	mov	r9, r1
 801051e:	e7df      	b.n	80104e0 <_strtod_l+0x8d8>
 8010520:	4013      	ands	r3, r2
 8010522:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010526:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 801052a:	f04f 38ff 	mov.w	r8, #4294967295
 801052e:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8010532:	e7d5      	b.n	80104e0 <_strtod_l+0x8d8>
 8010534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010536:	ea13 0f08 	tst.w	r3, r8
 801053a:	e7e0      	b.n	80104fe <_strtod_l+0x8f6>
 801053c:	f7ff fb40 	bl	800fbc0 <sulp>
 8010540:	4602      	mov	r2, r0
 8010542:	460b      	mov	r3, r1
 8010544:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010548:	f7ef fe30 	bl	80001ac <__aeabi_dsub>
 801054c:	2200      	movs	r2, #0
 801054e:	2300      	movs	r3, #0
 8010550:	4680      	mov	r8, r0
 8010552:	4689      	mov	r9, r1
 8010554:	f7f0 fa4a 	bl	80009ec <__aeabi_dcmpeq>
 8010558:	2800      	cmp	r0, #0
 801055a:	d0c1      	beq.n	80104e0 <_strtod_l+0x8d8>
 801055c:	e608      	b.n	8010170 <_strtod_l+0x568>
 801055e:	4658      	mov	r0, fp
 8010560:	9904      	ldr	r1, [sp, #16]
 8010562:	f002 f825 	bl	80125b0 <__ratio>
 8010566:	2200      	movs	r2, #0
 8010568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801056c:	4606      	mov	r6, r0
 801056e:	460f      	mov	r7, r1
 8010570:	f7f0 fa50 	bl	8000a14 <__aeabi_dcmple>
 8010574:	2800      	cmp	r0, #0
 8010576:	d070      	beq.n	801065a <_strtod_l+0xa52>
 8010578:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801057a:	2b00      	cmp	r3, #0
 801057c:	d042      	beq.n	8010604 <_strtod_l+0x9fc>
 801057e:	2600      	movs	r6, #0
 8010580:	4f62      	ldr	r7, [pc, #392]	; (801070c <_strtod_l+0xb04>)
 8010582:	4d62      	ldr	r5, [pc, #392]	; (801070c <_strtod_l+0xb04>)
 8010584:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010586:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801058a:	0d1b      	lsrs	r3, r3, #20
 801058c:	051b      	lsls	r3, r3, #20
 801058e:	930f      	str	r3, [sp, #60]	; 0x3c
 8010590:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010592:	4b5f      	ldr	r3, [pc, #380]	; (8010710 <_strtod_l+0xb08>)
 8010594:	429a      	cmp	r2, r3
 8010596:	f040 80c3 	bne.w	8010720 <_strtod_l+0xb18>
 801059a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801059c:	4640      	mov	r0, r8
 801059e:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80105a2:	4649      	mov	r1, r9
 80105a4:	f001 ff2e 	bl	8012404 <__ulp>
 80105a8:	4602      	mov	r2, r0
 80105aa:	460b      	mov	r3, r1
 80105ac:	4630      	mov	r0, r6
 80105ae:	4639      	mov	r1, r7
 80105b0:	f7ef ffb4 	bl	800051c <__aeabi_dmul>
 80105b4:	4642      	mov	r2, r8
 80105b6:	464b      	mov	r3, r9
 80105b8:	f7ef fdfa 	bl	80001b0 <__adddf3>
 80105bc:	460b      	mov	r3, r1
 80105be:	4951      	ldr	r1, [pc, #324]	; (8010704 <_strtod_l+0xafc>)
 80105c0:	4a54      	ldr	r2, [pc, #336]	; (8010714 <_strtod_l+0xb0c>)
 80105c2:	4019      	ands	r1, r3
 80105c4:	4291      	cmp	r1, r2
 80105c6:	4680      	mov	r8, r0
 80105c8:	d95d      	bls.n	8010686 <_strtod_l+0xa7e>
 80105ca:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80105cc:	4b4e      	ldr	r3, [pc, #312]	; (8010708 <_strtod_l+0xb00>)
 80105ce:	429a      	cmp	r2, r3
 80105d0:	d103      	bne.n	80105da <_strtod_l+0x9d2>
 80105d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80105d4:	3301      	adds	r3, #1
 80105d6:	f43f ad56 	beq.w	8010086 <_strtod_l+0x47e>
 80105da:	f04f 38ff 	mov.w	r8, #4294967295
 80105de:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8010708 <_strtod_l+0xb00>
 80105e2:	4650      	mov	r0, sl
 80105e4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80105e6:	f001 fbdd 	bl	8011da4 <_Bfree>
 80105ea:	4650      	mov	r0, sl
 80105ec:	9906      	ldr	r1, [sp, #24]
 80105ee:	f001 fbd9 	bl	8011da4 <_Bfree>
 80105f2:	4650      	mov	r0, sl
 80105f4:	9904      	ldr	r1, [sp, #16]
 80105f6:	f001 fbd5 	bl	8011da4 <_Bfree>
 80105fa:	4659      	mov	r1, fp
 80105fc:	4650      	mov	r0, sl
 80105fe:	f001 fbd1 	bl	8011da4 <_Bfree>
 8010602:	e627      	b.n	8010254 <_strtod_l+0x64c>
 8010604:	f1b8 0f00 	cmp.w	r8, #0
 8010608:	d119      	bne.n	801063e <_strtod_l+0xa36>
 801060a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801060c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010610:	b9e3      	cbnz	r3, 801064c <_strtod_l+0xa44>
 8010612:	2200      	movs	r2, #0
 8010614:	4630      	mov	r0, r6
 8010616:	4639      	mov	r1, r7
 8010618:	4b3c      	ldr	r3, [pc, #240]	; (801070c <_strtod_l+0xb04>)
 801061a:	f7f0 f9f1 	bl	8000a00 <__aeabi_dcmplt>
 801061e:	b9c8      	cbnz	r0, 8010654 <_strtod_l+0xa4c>
 8010620:	2200      	movs	r2, #0
 8010622:	4630      	mov	r0, r6
 8010624:	4639      	mov	r1, r7
 8010626:	4b3c      	ldr	r3, [pc, #240]	; (8010718 <_strtod_l+0xb10>)
 8010628:	f7ef ff78 	bl	800051c <__aeabi_dmul>
 801062c:	4604      	mov	r4, r0
 801062e:	460d      	mov	r5, r1
 8010630:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8010634:	9416      	str	r4, [sp, #88]	; 0x58
 8010636:	9317      	str	r3, [sp, #92]	; 0x5c
 8010638:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 801063c:	e7a2      	b.n	8010584 <_strtod_l+0x97c>
 801063e:	f1b8 0f01 	cmp.w	r8, #1
 8010642:	d103      	bne.n	801064c <_strtod_l+0xa44>
 8010644:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010646:	2b00      	cmp	r3, #0
 8010648:	f43f ad92 	beq.w	8010170 <_strtod_l+0x568>
 801064c:	2600      	movs	r6, #0
 801064e:	2400      	movs	r4, #0
 8010650:	4f32      	ldr	r7, [pc, #200]	; (801071c <_strtod_l+0xb14>)
 8010652:	e796      	b.n	8010582 <_strtod_l+0x97a>
 8010654:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8010656:	4d30      	ldr	r5, [pc, #192]	; (8010718 <_strtod_l+0xb10>)
 8010658:	e7ea      	b.n	8010630 <_strtod_l+0xa28>
 801065a:	4b2f      	ldr	r3, [pc, #188]	; (8010718 <_strtod_l+0xb10>)
 801065c:	2200      	movs	r2, #0
 801065e:	4630      	mov	r0, r6
 8010660:	4639      	mov	r1, r7
 8010662:	f7ef ff5b 	bl	800051c <__aeabi_dmul>
 8010666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010668:	4604      	mov	r4, r0
 801066a:	460d      	mov	r5, r1
 801066c:	b933      	cbnz	r3, 801067c <_strtod_l+0xa74>
 801066e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010672:	9010      	str	r0, [sp, #64]	; 0x40
 8010674:	9311      	str	r3, [sp, #68]	; 0x44
 8010676:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801067a:	e783      	b.n	8010584 <_strtod_l+0x97c>
 801067c:	4602      	mov	r2, r0
 801067e:	460b      	mov	r3, r1
 8010680:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8010684:	e7f7      	b.n	8010676 <_strtod_l+0xa6e>
 8010686:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 801068a:	9b05      	ldr	r3, [sp, #20]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d1a8      	bne.n	80105e2 <_strtod_l+0x9da>
 8010690:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010694:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010696:	0d1b      	lsrs	r3, r3, #20
 8010698:	051b      	lsls	r3, r3, #20
 801069a:	429a      	cmp	r2, r3
 801069c:	d1a1      	bne.n	80105e2 <_strtod_l+0x9da>
 801069e:	4620      	mov	r0, r4
 80106a0:	4629      	mov	r1, r5
 80106a2:	f7f0 fd8f 	bl	80011c4 <__aeabi_d2lz>
 80106a6:	f7ef ff0b 	bl	80004c0 <__aeabi_l2d>
 80106aa:	4602      	mov	r2, r0
 80106ac:	460b      	mov	r3, r1
 80106ae:	4620      	mov	r0, r4
 80106b0:	4629      	mov	r1, r5
 80106b2:	f7ef fd7b 	bl	80001ac <__aeabi_dsub>
 80106b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80106b8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80106bc:	ea43 0308 	orr.w	r3, r3, r8
 80106c0:	4313      	orrs	r3, r2
 80106c2:	4604      	mov	r4, r0
 80106c4:	460d      	mov	r5, r1
 80106c6:	d066      	beq.n	8010796 <_strtod_l+0xb8e>
 80106c8:	a309      	add	r3, pc, #36	; (adr r3, 80106f0 <_strtod_l+0xae8>)
 80106ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106ce:	f7f0 f997 	bl	8000a00 <__aeabi_dcmplt>
 80106d2:	2800      	cmp	r0, #0
 80106d4:	f47f ace2 	bne.w	801009c <_strtod_l+0x494>
 80106d8:	a307      	add	r3, pc, #28	; (adr r3, 80106f8 <_strtod_l+0xaf0>)
 80106da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106de:	4620      	mov	r0, r4
 80106e0:	4629      	mov	r1, r5
 80106e2:	f7f0 f9ab 	bl	8000a3c <__aeabi_dcmpgt>
 80106e6:	2800      	cmp	r0, #0
 80106e8:	f43f af7b 	beq.w	80105e2 <_strtod_l+0x9da>
 80106ec:	e4d6      	b.n	801009c <_strtod_l+0x494>
 80106ee:	bf00      	nop
 80106f0:	94a03595 	.word	0x94a03595
 80106f4:	3fdfffff 	.word	0x3fdfffff
 80106f8:	35afe535 	.word	0x35afe535
 80106fc:	3fe00000 	.word	0x3fe00000
 8010700:	000fffff 	.word	0x000fffff
 8010704:	7ff00000 	.word	0x7ff00000
 8010708:	7fefffff 	.word	0x7fefffff
 801070c:	3ff00000 	.word	0x3ff00000
 8010710:	7fe00000 	.word	0x7fe00000
 8010714:	7c9fffff 	.word	0x7c9fffff
 8010718:	3fe00000 	.word	0x3fe00000
 801071c:	bff00000 	.word	0xbff00000
 8010720:	9b05      	ldr	r3, [sp, #20]
 8010722:	b313      	cbz	r3, 801076a <_strtod_l+0xb62>
 8010724:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010726:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801072a:	d81e      	bhi.n	801076a <_strtod_l+0xb62>
 801072c:	a326      	add	r3, pc, #152	; (adr r3, 80107c8 <_strtod_l+0xbc0>)
 801072e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010732:	4620      	mov	r0, r4
 8010734:	4629      	mov	r1, r5
 8010736:	f7f0 f96d 	bl	8000a14 <__aeabi_dcmple>
 801073a:	b190      	cbz	r0, 8010762 <_strtod_l+0xb5a>
 801073c:	4629      	mov	r1, r5
 801073e:	4620      	mov	r0, r4
 8010740:	f7f0 f9c4 	bl	8000acc <__aeabi_d2uiz>
 8010744:	2801      	cmp	r0, #1
 8010746:	bf38      	it	cc
 8010748:	2001      	movcc	r0, #1
 801074a:	f7ef fe6d 	bl	8000428 <__aeabi_ui2d>
 801074e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010750:	4604      	mov	r4, r0
 8010752:	460d      	mov	r5, r1
 8010754:	b9d3      	cbnz	r3, 801078c <_strtod_l+0xb84>
 8010756:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801075a:	9012      	str	r0, [sp, #72]	; 0x48
 801075c:	9313      	str	r3, [sp, #76]	; 0x4c
 801075e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8010762:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8010764:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8010768:	1a9f      	subs	r7, r3, r2
 801076a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801076e:	f001 fe49 	bl	8012404 <__ulp>
 8010772:	4602      	mov	r2, r0
 8010774:	460b      	mov	r3, r1
 8010776:	4630      	mov	r0, r6
 8010778:	4639      	mov	r1, r7
 801077a:	f7ef fecf 	bl	800051c <__aeabi_dmul>
 801077e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010782:	f7ef fd15 	bl	80001b0 <__adddf3>
 8010786:	4680      	mov	r8, r0
 8010788:	4689      	mov	r9, r1
 801078a:	e77e      	b.n	801068a <_strtod_l+0xa82>
 801078c:	4602      	mov	r2, r0
 801078e:	460b      	mov	r3, r1
 8010790:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8010794:	e7e3      	b.n	801075e <_strtod_l+0xb56>
 8010796:	a30e      	add	r3, pc, #56	; (adr r3, 80107d0 <_strtod_l+0xbc8>)
 8010798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801079c:	f7f0 f930 	bl	8000a00 <__aeabi_dcmplt>
 80107a0:	e7a1      	b.n	80106e6 <_strtod_l+0xade>
 80107a2:	2300      	movs	r3, #0
 80107a4:	930a      	str	r3, [sp, #40]	; 0x28
 80107a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80107a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80107aa:	6013      	str	r3, [r2, #0]
 80107ac:	f7ff ba71 	b.w	800fc92 <_strtod_l+0x8a>
 80107b0:	2a65      	cmp	r2, #101	; 0x65
 80107b2:	f43f ab63 	beq.w	800fe7c <_strtod_l+0x274>
 80107b6:	2a45      	cmp	r2, #69	; 0x45
 80107b8:	f43f ab60 	beq.w	800fe7c <_strtod_l+0x274>
 80107bc:	2301      	movs	r3, #1
 80107be:	f7ff bb95 	b.w	800feec <_strtod_l+0x2e4>
 80107c2:	bf00      	nop
 80107c4:	f3af 8000 	nop.w
 80107c8:	ffc00000 	.word	0xffc00000
 80107cc:	41dfffff 	.word	0x41dfffff
 80107d0:	94a03595 	.word	0x94a03595
 80107d4:	3fcfffff 	.word	0x3fcfffff

080107d8 <strtod>:
 80107d8:	460a      	mov	r2, r1
 80107da:	4601      	mov	r1, r0
 80107dc:	4802      	ldr	r0, [pc, #8]	; (80107e8 <strtod+0x10>)
 80107de:	4b03      	ldr	r3, [pc, #12]	; (80107ec <strtod+0x14>)
 80107e0:	6800      	ldr	r0, [r0, #0]
 80107e2:	f7ff ba11 	b.w	800fc08 <_strtod_l>
 80107e6:	bf00      	nop
 80107e8:	20000934 	.word	0x20000934
 80107ec:	2000099c 	.word	0x2000099c

080107f0 <strtok>:
 80107f0:	4b16      	ldr	r3, [pc, #88]	; (801084c <strtok+0x5c>)
 80107f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107f6:	681f      	ldr	r7, [r3, #0]
 80107f8:	4605      	mov	r5, r0
 80107fa:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80107fc:	460e      	mov	r6, r1
 80107fe:	b9ec      	cbnz	r4, 801083c <strtok+0x4c>
 8010800:	2050      	movs	r0, #80	; 0x50
 8010802:	f001 fa67 	bl	8011cd4 <malloc>
 8010806:	4602      	mov	r2, r0
 8010808:	65b8      	str	r0, [r7, #88]	; 0x58
 801080a:	b920      	cbnz	r0, 8010816 <strtok+0x26>
 801080c:	2157      	movs	r1, #87	; 0x57
 801080e:	4b10      	ldr	r3, [pc, #64]	; (8010850 <strtok+0x60>)
 8010810:	4810      	ldr	r0, [pc, #64]	; (8010854 <strtok+0x64>)
 8010812:	f000 f849 	bl	80108a8 <__assert_func>
 8010816:	e9c0 4400 	strd	r4, r4, [r0]
 801081a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801081e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8010822:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8010826:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 801082a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 801082e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8010832:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8010836:	6184      	str	r4, [r0, #24]
 8010838:	7704      	strb	r4, [r0, #28]
 801083a:	6244      	str	r4, [r0, #36]	; 0x24
 801083c:	4631      	mov	r1, r6
 801083e:	4628      	mov	r0, r5
 8010840:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010842:	2301      	movs	r3, #1
 8010844:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010848:	f000 b806 	b.w	8010858 <__strtok_r>
 801084c:	20000934 	.word	0x20000934
 8010850:	08013ad0 	.word	0x08013ad0
 8010854:	08013ae7 	.word	0x08013ae7

08010858 <__strtok_r>:
 8010858:	b5f0      	push	{r4, r5, r6, r7, lr}
 801085a:	b908      	cbnz	r0, 8010860 <__strtok_r+0x8>
 801085c:	6810      	ldr	r0, [r2, #0]
 801085e:	b188      	cbz	r0, 8010884 <__strtok_r+0x2c>
 8010860:	4604      	mov	r4, r0
 8010862:	460f      	mov	r7, r1
 8010864:	4620      	mov	r0, r4
 8010866:	f814 5b01 	ldrb.w	r5, [r4], #1
 801086a:	f817 6b01 	ldrb.w	r6, [r7], #1
 801086e:	b91e      	cbnz	r6, 8010878 <__strtok_r+0x20>
 8010870:	b965      	cbnz	r5, 801088c <__strtok_r+0x34>
 8010872:	4628      	mov	r0, r5
 8010874:	6015      	str	r5, [r2, #0]
 8010876:	e005      	b.n	8010884 <__strtok_r+0x2c>
 8010878:	42b5      	cmp	r5, r6
 801087a:	d1f6      	bne.n	801086a <__strtok_r+0x12>
 801087c:	2b00      	cmp	r3, #0
 801087e:	d1f0      	bne.n	8010862 <__strtok_r+0xa>
 8010880:	6014      	str	r4, [r2, #0]
 8010882:	7003      	strb	r3, [r0, #0]
 8010884:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010886:	461c      	mov	r4, r3
 8010888:	e00c      	b.n	80108a4 <__strtok_r+0x4c>
 801088a:	b915      	cbnz	r5, 8010892 <__strtok_r+0x3a>
 801088c:	460e      	mov	r6, r1
 801088e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010892:	f816 5b01 	ldrb.w	r5, [r6], #1
 8010896:	42ab      	cmp	r3, r5
 8010898:	d1f7      	bne.n	801088a <__strtok_r+0x32>
 801089a:	2b00      	cmp	r3, #0
 801089c:	d0f3      	beq.n	8010886 <__strtok_r+0x2e>
 801089e:	2300      	movs	r3, #0
 80108a0:	f804 3c01 	strb.w	r3, [r4, #-1]
 80108a4:	6014      	str	r4, [r2, #0]
 80108a6:	e7ed      	b.n	8010884 <__strtok_r+0x2c>

080108a8 <__assert_func>:
 80108a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80108aa:	4614      	mov	r4, r2
 80108ac:	461a      	mov	r2, r3
 80108ae:	4b09      	ldr	r3, [pc, #36]	; (80108d4 <__assert_func+0x2c>)
 80108b0:	4605      	mov	r5, r0
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	68d8      	ldr	r0, [r3, #12]
 80108b6:	b14c      	cbz	r4, 80108cc <__assert_func+0x24>
 80108b8:	4b07      	ldr	r3, [pc, #28]	; (80108d8 <__assert_func+0x30>)
 80108ba:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80108be:	9100      	str	r1, [sp, #0]
 80108c0:	462b      	mov	r3, r5
 80108c2:	4906      	ldr	r1, [pc, #24]	; (80108dc <__assert_func+0x34>)
 80108c4:	f000 fe8a 	bl	80115dc <fiprintf>
 80108c8:	f002 fb80 	bl	8012fcc <abort>
 80108cc:	4b04      	ldr	r3, [pc, #16]	; (80108e0 <__assert_func+0x38>)
 80108ce:	461c      	mov	r4, r3
 80108d0:	e7f3      	b.n	80108ba <__assert_func+0x12>
 80108d2:	bf00      	nop
 80108d4:	20000934 	.word	0x20000934
 80108d8:	08013b44 	.word	0x08013b44
 80108dc:	08013b51 	.word	0x08013b51
 80108e0:	08013b7f 	.word	0x08013b7f

080108e4 <quorem>:
 80108e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108e8:	6903      	ldr	r3, [r0, #16]
 80108ea:	690c      	ldr	r4, [r1, #16]
 80108ec:	4607      	mov	r7, r0
 80108ee:	42a3      	cmp	r3, r4
 80108f0:	f2c0 8082 	blt.w	80109f8 <quorem+0x114>
 80108f4:	3c01      	subs	r4, #1
 80108f6:	f100 0514 	add.w	r5, r0, #20
 80108fa:	f101 0814 	add.w	r8, r1, #20
 80108fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010902:	9301      	str	r3, [sp, #4]
 8010904:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8010908:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801090c:	3301      	adds	r3, #1
 801090e:	429a      	cmp	r2, r3
 8010910:	fbb2 f6f3 	udiv	r6, r2, r3
 8010914:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8010918:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801091c:	d331      	bcc.n	8010982 <quorem+0x9e>
 801091e:	f04f 0e00 	mov.w	lr, #0
 8010922:	4640      	mov	r0, r8
 8010924:	46ac      	mov	ip, r5
 8010926:	46f2      	mov	sl, lr
 8010928:	f850 2b04 	ldr.w	r2, [r0], #4
 801092c:	b293      	uxth	r3, r2
 801092e:	fb06 e303 	mla	r3, r6, r3, lr
 8010932:	0c12      	lsrs	r2, r2, #16
 8010934:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8010938:	b29b      	uxth	r3, r3
 801093a:	fb06 e202 	mla	r2, r6, r2, lr
 801093e:	ebaa 0303 	sub.w	r3, sl, r3
 8010942:	f8dc a000 	ldr.w	sl, [ip]
 8010946:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801094a:	fa1f fa8a 	uxth.w	sl, sl
 801094e:	4453      	add	r3, sl
 8010950:	f8dc a000 	ldr.w	sl, [ip]
 8010954:	b292      	uxth	r2, r2
 8010956:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801095a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801095e:	b29b      	uxth	r3, r3
 8010960:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010964:	4581      	cmp	r9, r0
 8010966:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801096a:	f84c 3b04 	str.w	r3, [ip], #4
 801096e:	d2db      	bcs.n	8010928 <quorem+0x44>
 8010970:	f855 300b 	ldr.w	r3, [r5, fp]
 8010974:	b92b      	cbnz	r3, 8010982 <quorem+0x9e>
 8010976:	9b01      	ldr	r3, [sp, #4]
 8010978:	3b04      	subs	r3, #4
 801097a:	429d      	cmp	r5, r3
 801097c:	461a      	mov	r2, r3
 801097e:	d32f      	bcc.n	80109e0 <quorem+0xfc>
 8010980:	613c      	str	r4, [r7, #16]
 8010982:	4638      	mov	r0, r7
 8010984:	f001 fc96 	bl	80122b4 <__mcmp>
 8010988:	2800      	cmp	r0, #0
 801098a:	db25      	blt.n	80109d8 <quorem+0xf4>
 801098c:	4628      	mov	r0, r5
 801098e:	f04f 0c00 	mov.w	ip, #0
 8010992:	3601      	adds	r6, #1
 8010994:	f858 1b04 	ldr.w	r1, [r8], #4
 8010998:	f8d0 e000 	ldr.w	lr, [r0]
 801099c:	b28b      	uxth	r3, r1
 801099e:	ebac 0303 	sub.w	r3, ip, r3
 80109a2:	fa1f f28e 	uxth.w	r2, lr
 80109a6:	4413      	add	r3, r2
 80109a8:	0c0a      	lsrs	r2, r1, #16
 80109aa:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80109ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80109b2:	b29b      	uxth	r3, r3
 80109b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80109b8:	45c1      	cmp	r9, r8
 80109ba:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80109be:	f840 3b04 	str.w	r3, [r0], #4
 80109c2:	d2e7      	bcs.n	8010994 <quorem+0xb0>
 80109c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80109c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80109cc:	b922      	cbnz	r2, 80109d8 <quorem+0xf4>
 80109ce:	3b04      	subs	r3, #4
 80109d0:	429d      	cmp	r5, r3
 80109d2:	461a      	mov	r2, r3
 80109d4:	d30a      	bcc.n	80109ec <quorem+0x108>
 80109d6:	613c      	str	r4, [r7, #16]
 80109d8:	4630      	mov	r0, r6
 80109da:	b003      	add	sp, #12
 80109dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109e0:	6812      	ldr	r2, [r2, #0]
 80109e2:	3b04      	subs	r3, #4
 80109e4:	2a00      	cmp	r2, #0
 80109e6:	d1cb      	bne.n	8010980 <quorem+0x9c>
 80109e8:	3c01      	subs	r4, #1
 80109ea:	e7c6      	b.n	801097a <quorem+0x96>
 80109ec:	6812      	ldr	r2, [r2, #0]
 80109ee:	3b04      	subs	r3, #4
 80109f0:	2a00      	cmp	r2, #0
 80109f2:	d1f0      	bne.n	80109d6 <quorem+0xf2>
 80109f4:	3c01      	subs	r4, #1
 80109f6:	e7eb      	b.n	80109d0 <quorem+0xec>
 80109f8:	2000      	movs	r0, #0
 80109fa:	e7ee      	b.n	80109da <quorem+0xf6>
 80109fc:	0000      	movs	r0, r0
	...

08010a00 <_dtoa_r>:
 8010a00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a04:	4616      	mov	r6, r2
 8010a06:	461f      	mov	r7, r3
 8010a08:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010a0a:	b099      	sub	sp, #100	; 0x64
 8010a0c:	4605      	mov	r5, r0
 8010a0e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010a12:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8010a16:	b974      	cbnz	r4, 8010a36 <_dtoa_r+0x36>
 8010a18:	2010      	movs	r0, #16
 8010a1a:	f001 f95b 	bl	8011cd4 <malloc>
 8010a1e:	4602      	mov	r2, r0
 8010a20:	6268      	str	r0, [r5, #36]	; 0x24
 8010a22:	b920      	cbnz	r0, 8010a2e <_dtoa_r+0x2e>
 8010a24:	21ea      	movs	r1, #234	; 0xea
 8010a26:	4ba8      	ldr	r3, [pc, #672]	; (8010cc8 <_dtoa_r+0x2c8>)
 8010a28:	48a8      	ldr	r0, [pc, #672]	; (8010ccc <_dtoa_r+0x2cc>)
 8010a2a:	f7ff ff3d 	bl	80108a8 <__assert_func>
 8010a2e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010a32:	6004      	str	r4, [r0, #0]
 8010a34:	60c4      	str	r4, [r0, #12]
 8010a36:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010a38:	6819      	ldr	r1, [r3, #0]
 8010a3a:	b151      	cbz	r1, 8010a52 <_dtoa_r+0x52>
 8010a3c:	685a      	ldr	r2, [r3, #4]
 8010a3e:	2301      	movs	r3, #1
 8010a40:	4093      	lsls	r3, r2
 8010a42:	604a      	str	r2, [r1, #4]
 8010a44:	608b      	str	r3, [r1, #8]
 8010a46:	4628      	mov	r0, r5
 8010a48:	f001 f9ac 	bl	8011da4 <_Bfree>
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010a50:	601a      	str	r2, [r3, #0]
 8010a52:	1e3b      	subs	r3, r7, #0
 8010a54:	bfaf      	iteee	ge
 8010a56:	2300      	movge	r3, #0
 8010a58:	2201      	movlt	r2, #1
 8010a5a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010a5e:	9305      	strlt	r3, [sp, #20]
 8010a60:	bfa8      	it	ge
 8010a62:	f8c8 3000 	strge.w	r3, [r8]
 8010a66:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8010a6a:	4b99      	ldr	r3, [pc, #612]	; (8010cd0 <_dtoa_r+0x2d0>)
 8010a6c:	bfb8      	it	lt
 8010a6e:	f8c8 2000 	strlt.w	r2, [r8]
 8010a72:	ea33 0309 	bics.w	r3, r3, r9
 8010a76:	d119      	bne.n	8010aac <_dtoa_r+0xac>
 8010a78:	f242 730f 	movw	r3, #9999	; 0x270f
 8010a7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010a7e:	6013      	str	r3, [r2, #0]
 8010a80:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010a84:	4333      	orrs	r3, r6
 8010a86:	f000 857f 	beq.w	8011588 <_dtoa_r+0xb88>
 8010a8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010a8c:	b953      	cbnz	r3, 8010aa4 <_dtoa_r+0xa4>
 8010a8e:	4b91      	ldr	r3, [pc, #580]	; (8010cd4 <_dtoa_r+0x2d4>)
 8010a90:	e022      	b.n	8010ad8 <_dtoa_r+0xd8>
 8010a92:	4b91      	ldr	r3, [pc, #580]	; (8010cd8 <_dtoa_r+0x2d8>)
 8010a94:	9303      	str	r3, [sp, #12]
 8010a96:	3308      	adds	r3, #8
 8010a98:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8010a9a:	6013      	str	r3, [r2, #0]
 8010a9c:	9803      	ldr	r0, [sp, #12]
 8010a9e:	b019      	add	sp, #100	; 0x64
 8010aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010aa4:	4b8b      	ldr	r3, [pc, #556]	; (8010cd4 <_dtoa_r+0x2d4>)
 8010aa6:	9303      	str	r3, [sp, #12]
 8010aa8:	3303      	adds	r3, #3
 8010aaa:	e7f5      	b.n	8010a98 <_dtoa_r+0x98>
 8010aac:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010ab0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8010ab4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010ab8:	2200      	movs	r2, #0
 8010aba:	2300      	movs	r3, #0
 8010abc:	f7ef ff96 	bl	80009ec <__aeabi_dcmpeq>
 8010ac0:	4680      	mov	r8, r0
 8010ac2:	b158      	cbz	r0, 8010adc <_dtoa_r+0xdc>
 8010ac4:	2301      	movs	r3, #1
 8010ac6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8010ac8:	6013      	str	r3, [r2, #0]
 8010aca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	f000 8558 	beq.w	8011582 <_dtoa_r+0xb82>
 8010ad2:	4882      	ldr	r0, [pc, #520]	; (8010cdc <_dtoa_r+0x2dc>)
 8010ad4:	6018      	str	r0, [r3, #0]
 8010ad6:	1e43      	subs	r3, r0, #1
 8010ad8:	9303      	str	r3, [sp, #12]
 8010ada:	e7df      	b.n	8010a9c <_dtoa_r+0x9c>
 8010adc:	ab16      	add	r3, sp, #88	; 0x58
 8010ade:	9301      	str	r3, [sp, #4]
 8010ae0:	ab17      	add	r3, sp, #92	; 0x5c
 8010ae2:	9300      	str	r3, [sp, #0]
 8010ae4:	4628      	mov	r0, r5
 8010ae6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010aea:	f001 fd05 	bl	80124f8 <__d2b>
 8010aee:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010af2:	4683      	mov	fp, r0
 8010af4:	2c00      	cmp	r4, #0
 8010af6:	d07f      	beq.n	8010bf8 <_dtoa_r+0x1f8>
 8010af8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010afc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010afe:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8010b02:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010b06:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8010b0a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8010b0e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8010b12:	2200      	movs	r2, #0
 8010b14:	4b72      	ldr	r3, [pc, #456]	; (8010ce0 <_dtoa_r+0x2e0>)
 8010b16:	f7ef fb49 	bl	80001ac <__aeabi_dsub>
 8010b1a:	a365      	add	r3, pc, #404	; (adr r3, 8010cb0 <_dtoa_r+0x2b0>)
 8010b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b20:	f7ef fcfc 	bl	800051c <__aeabi_dmul>
 8010b24:	a364      	add	r3, pc, #400	; (adr r3, 8010cb8 <_dtoa_r+0x2b8>)
 8010b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b2a:	f7ef fb41 	bl	80001b0 <__adddf3>
 8010b2e:	4606      	mov	r6, r0
 8010b30:	4620      	mov	r0, r4
 8010b32:	460f      	mov	r7, r1
 8010b34:	f7ef fc88 	bl	8000448 <__aeabi_i2d>
 8010b38:	a361      	add	r3, pc, #388	; (adr r3, 8010cc0 <_dtoa_r+0x2c0>)
 8010b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b3e:	f7ef fced 	bl	800051c <__aeabi_dmul>
 8010b42:	4602      	mov	r2, r0
 8010b44:	460b      	mov	r3, r1
 8010b46:	4630      	mov	r0, r6
 8010b48:	4639      	mov	r1, r7
 8010b4a:	f7ef fb31 	bl	80001b0 <__adddf3>
 8010b4e:	4606      	mov	r6, r0
 8010b50:	460f      	mov	r7, r1
 8010b52:	f7ef ff93 	bl	8000a7c <__aeabi_d2iz>
 8010b56:	2200      	movs	r2, #0
 8010b58:	4682      	mov	sl, r0
 8010b5a:	2300      	movs	r3, #0
 8010b5c:	4630      	mov	r0, r6
 8010b5e:	4639      	mov	r1, r7
 8010b60:	f7ef ff4e 	bl	8000a00 <__aeabi_dcmplt>
 8010b64:	b148      	cbz	r0, 8010b7a <_dtoa_r+0x17a>
 8010b66:	4650      	mov	r0, sl
 8010b68:	f7ef fc6e 	bl	8000448 <__aeabi_i2d>
 8010b6c:	4632      	mov	r2, r6
 8010b6e:	463b      	mov	r3, r7
 8010b70:	f7ef ff3c 	bl	80009ec <__aeabi_dcmpeq>
 8010b74:	b908      	cbnz	r0, 8010b7a <_dtoa_r+0x17a>
 8010b76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010b7a:	f1ba 0f16 	cmp.w	sl, #22
 8010b7e:	d858      	bhi.n	8010c32 <_dtoa_r+0x232>
 8010b80:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010b84:	4b57      	ldr	r3, [pc, #348]	; (8010ce4 <_dtoa_r+0x2e4>)
 8010b86:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b8e:	f7ef ff37 	bl	8000a00 <__aeabi_dcmplt>
 8010b92:	2800      	cmp	r0, #0
 8010b94:	d04f      	beq.n	8010c36 <_dtoa_r+0x236>
 8010b96:	2300      	movs	r3, #0
 8010b98:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010b9c:	930f      	str	r3, [sp, #60]	; 0x3c
 8010b9e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010ba0:	1b1c      	subs	r4, r3, r4
 8010ba2:	1e63      	subs	r3, r4, #1
 8010ba4:	9309      	str	r3, [sp, #36]	; 0x24
 8010ba6:	bf49      	itett	mi
 8010ba8:	f1c4 0301 	rsbmi	r3, r4, #1
 8010bac:	2300      	movpl	r3, #0
 8010bae:	9306      	strmi	r3, [sp, #24]
 8010bb0:	2300      	movmi	r3, #0
 8010bb2:	bf54      	ite	pl
 8010bb4:	9306      	strpl	r3, [sp, #24]
 8010bb6:	9309      	strmi	r3, [sp, #36]	; 0x24
 8010bb8:	f1ba 0f00 	cmp.w	sl, #0
 8010bbc:	db3d      	blt.n	8010c3a <_dtoa_r+0x23a>
 8010bbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010bc0:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8010bc4:	4453      	add	r3, sl
 8010bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8010bc8:	2300      	movs	r3, #0
 8010bca:	930a      	str	r3, [sp, #40]	; 0x28
 8010bcc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010bce:	2b09      	cmp	r3, #9
 8010bd0:	f200 808c 	bhi.w	8010cec <_dtoa_r+0x2ec>
 8010bd4:	2b05      	cmp	r3, #5
 8010bd6:	bfc4      	itt	gt
 8010bd8:	3b04      	subgt	r3, #4
 8010bda:	9322      	strgt	r3, [sp, #136]	; 0x88
 8010bdc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010bde:	bfc8      	it	gt
 8010be0:	2400      	movgt	r4, #0
 8010be2:	f1a3 0302 	sub.w	r3, r3, #2
 8010be6:	bfd8      	it	le
 8010be8:	2401      	movle	r4, #1
 8010bea:	2b03      	cmp	r3, #3
 8010bec:	f200 808a 	bhi.w	8010d04 <_dtoa_r+0x304>
 8010bf0:	e8df f003 	tbb	[pc, r3]
 8010bf4:	5b4d4f2d 	.word	0x5b4d4f2d
 8010bf8:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8010bfc:	441c      	add	r4, r3
 8010bfe:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8010c02:	2b20      	cmp	r3, #32
 8010c04:	bfc3      	ittte	gt
 8010c06:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010c0a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8010c0e:	fa09 f303 	lslgt.w	r3, r9, r3
 8010c12:	f1c3 0320 	rsble	r3, r3, #32
 8010c16:	bfc6      	itte	gt
 8010c18:	fa26 f000 	lsrgt.w	r0, r6, r0
 8010c1c:	4318      	orrgt	r0, r3
 8010c1e:	fa06 f003 	lslle.w	r0, r6, r3
 8010c22:	f7ef fc01 	bl	8000428 <__aeabi_ui2d>
 8010c26:	2301      	movs	r3, #1
 8010c28:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8010c2c:	3c01      	subs	r4, #1
 8010c2e:	9313      	str	r3, [sp, #76]	; 0x4c
 8010c30:	e76f      	b.n	8010b12 <_dtoa_r+0x112>
 8010c32:	2301      	movs	r3, #1
 8010c34:	e7b2      	b.n	8010b9c <_dtoa_r+0x19c>
 8010c36:	900f      	str	r0, [sp, #60]	; 0x3c
 8010c38:	e7b1      	b.n	8010b9e <_dtoa_r+0x19e>
 8010c3a:	9b06      	ldr	r3, [sp, #24]
 8010c3c:	eba3 030a 	sub.w	r3, r3, sl
 8010c40:	9306      	str	r3, [sp, #24]
 8010c42:	f1ca 0300 	rsb	r3, sl, #0
 8010c46:	930a      	str	r3, [sp, #40]	; 0x28
 8010c48:	2300      	movs	r3, #0
 8010c4a:	930e      	str	r3, [sp, #56]	; 0x38
 8010c4c:	e7be      	b.n	8010bcc <_dtoa_r+0x1cc>
 8010c4e:	2300      	movs	r3, #0
 8010c50:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c52:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	dc58      	bgt.n	8010d0a <_dtoa_r+0x30a>
 8010c58:	f04f 0901 	mov.w	r9, #1
 8010c5c:	464b      	mov	r3, r9
 8010c5e:	f8cd 9020 	str.w	r9, [sp, #32]
 8010c62:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8010c66:	2200      	movs	r2, #0
 8010c68:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8010c6a:	6042      	str	r2, [r0, #4]
 8010c6c:	2204      	movs	r2, #4
 8010c6e:	f102 0614 	add.w	r6, r2, #20
 8010c72:	429e      	cmp	r6, r3
 8010c74:	6841      	ldr	r1, [r0, #4]
 8010c76:	d94e      	bls.n	8010d16 <_dtoa_r+0x316>
 8010c78:	4628      	mov	r0, r5
 8010c7a:	f001 f853 	bl	8011d24 <_Balloc>
 8010c7e:	9003      	str	r0, [sp, #12]
 8010c80:	2800      	cmp	r0, #0
 8010c82:	d14c      	bne.n	8010d1e <_dtoa_r+0x31e>
 8010c84:	4602      	mov	r2, r0
 8010c86:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010c8a:	4b17      	ldr	r3, [pc, #92]	; (8010ce8 <_dtoa_r+0x2e8>)
 8010c8c:	e6cc      	b.n	8010a28 <_dtoa_r+0x28>
 8010c8e:	2301      	movs	r3, #1
 8010c90:	e7de      	b.n	8010c50 <_dtoa_r+0x250>
 8010c92:	2300      	movs	r3, #0
 8010c94:	930b      	str	r3, [sp, #44]	; 0x2c
 8010c96:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010c98:	eb0a 0903 	add.w	r9, sl, r3
 8010c9c:	f109 0301 	add.w	r3, r9, #1
 8010ca0:	2b01      	cmp	r3, #1
 8010ca2:	9308      	str	r3, [sp, #32]
 8010ca4:	bfb8      	it	lt
 8010ca6:	2301      	movlt	r3, #1
 8010ca8:	e7dd      	b.n	8010c66 <_dtoa_r+0x266>
 8010caa:	2301      	movs	r3, #1
 8010cac:	e7f2      	b.n	8010c94 <_dtoa_r+0x294>
 8010cae:	bf00      	nop
 8010cb0:	636f4361 	.word	0x636f4361
 8010cb4:	3fd287a7 	.word	0x3fd287a7
 8010cb8:	8b60c8b3 	.word	0x8b60c8b3
 8010cbc:	3fc68a28 	.word	0x3fc68a28
 8010cc0:	509f79fb 	.word	0x509f79fb
 8010cc4:	3fd34413 	.word	0x3fd34413
 8010cc8:	08013ad0 	.word	0x08013ad0
 8010ccc:	08013b8d 	.word	0x08013b8d
 8010cd0:	7ff00000 	.word	0x7ff00000
 8010cd4:	08013b89 	.word	0x08013b89
 8010cd8:	08013b80 	.word	0x08013b80
 8010cdc:	08013a59 	.word	0x08013a59
 8010ce0:	3ff80000 	.word	0x3ff80000
 8010ce4:	08013cf8 	.word	0x08013cf8
 8010ce8:	08013be8 	.word	0x08013be8
 8010cec:	2401      	movs	r4, #1
 8010cee:	2300      	movs	r3, #0
 8010cf0:	940b      	str	r4, [sp, #44]	; 0x2c
 8010cf2:	9322      	str	r3, [sp, #136]	; 0x88
 8010cf4:	f04f 39ff 	mov.w	r9, #4294967295
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	2312      	movs	r3, #18
 8010cfc:	f8cd 9020 	str.w	r9, [sp, #32]
 8010d00:	9223      	str	r2, [sp, #140]	; 0x8c
 8010d02:	e7b0      	b.n	8010c66 <_dtoa_r+0x266>
 8010d04:	2301      	movs	r3, #1
 8010d06:	930b      	str	r3, [sp, #44]	; 0x2c
 8010d08:	e7f4      	b.n	8010cf4 <_dtoa_r+0x2f4>
 8010d0a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8010d0e:	464b      	mov	r3, r9
 8010d10:	f8cd 9020 	str.w	r9, [sp, #32]
 8010d14:	e7a7      	b.n	8010c66 <_dtoa_r+0x266>
 8010d16:	3101      	adds	r1, #1
 8010d18:	6041      	str	r1, [r0, #4]
 8010d1a:	0052      	lsls	r2, r2, #1
 8010d1c:	e7a7      	b.n	8010c6e <_dtoa_r+0x26e>
 8010d1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010d20:	9a03      	ldr	r2, [sp, #12]
 8010d22:	601a      	str	r2, [r3, #0]
 8010d24:	9b08      	ldr	r3, [sp, #32]
 8010d26:	2b0e      	cmp	r3, #14
 8010d28:	f200 80a8 	bhi.w	8010e7c <_dtoa_r+0x47c>
 8010d2c:	2c00      	cmp	r4, #0
 8010d2e:	f000 80a5 	beq.w	8010e7c <_dtoa_r+0x47c>
 8010d32:	f1ba 0f00 	cmp.w	sl, #0
 8010d36:	dd34      	ble.n	8010da2 <_dtoa_r+0x3a2>
 8010d38:	4a9a      	ldr	r2, [pc, #616]	; (8010fa4 <_dtoa_r+0x5a4>)
 8010d3a:	f00a 030f 	and.w	r3, sl, #15
 8010d3e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010d42:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8010d46:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010d4a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8010d4e:	ea4f 142a 	mov.w	r4, sl, asr #4
 8010d52:	d016      	beq.n	8010d82 <_dtoa_r+0x382>
 8010d54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010d58:	4b93      	ldr	r3, [pc, #588]	; (8010fa8 <_dtoa_r+0x5a8>)
 8010d5a:	2703      	movs	r7, #3
 8010d5c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010d60:	f7ef fd06 	bl	8000770 <__aeabi_ddiv>
 8010d64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d68:	f004 040f 	and.w	r4, r4, #15
 8010d6c:	4e8e      	ldr	r6, [pc, #568]	; (8010fa8 <_dtoa_r+0x5a8>)
 8010d6e:	b954      	cbnz	r4, 8010d86 <_dtoa_r+0x386>
 8010d70:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010d74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010d78:	f7ef fcfa 	bl	8000770 <__aeabi_ddiv>
 8010d7c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010d80:	e029      	b.n	8010dd6 <_dtoa_r+0x3d6>
 8010d82:	2702      	movs	r7, #2
 8010d84:	e7f2      	b.n	8010d6c <_dtoa_r+0x36c>
 8010d86:	07e1      	lsls	r1, r4, #31
 8010d88:	d508      	bpl.n	8010d9c <_dtoa_r+0x39c>
 8010d8a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010d8e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010d92:	f7ef fbc3 	bl	800051c <__aeabi_dmul>
 8010d96:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010d9a:	3701      	adds	r7, #1
 8010d9c:	1064      	asrs	r4, r4, #1
 8010d9e:	3608      	adds	r6, #8
 8010da0:	e7e5      	b.n	8010d6e <_dtoa_r+0x36e>
 8010da2:	f000 80a5 	beq.w	8010ef0 <_dtoa_r+0x4f0>
 8010da6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010daa:	f1ca 0400 	rsb	r4, sl, #0
 8010dae:	4b7d      	ldr	r3, [pc, #500]	; (8010fa4 <_dtoa_r+0x5a4>)
 8010db0:	f004 020f 	and.w	r2, r4, #15
 8010db4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dbc:	f7ef fbae 	bl	800051c <__aeabi_dmul>
 8010dc0:	2702      	movs	r7, #2
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010dc8:	4e77      	ldr	r6, [pc, #476]	; (8010fa8 <_dtoa_r+0x5a8>)
 8010dca:	1124      	asrs	r4, r4, #4
 8010dcc:	2c00      	cmp	r4, #0
 8010dce:	f040 8084 	bne.w	8010eda <_dtoa_r+0x4da>
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d1d2      	bne.n	8010d7c <_dtoa_r+0x37c>
 8010dd6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010dd8:	2b00      	cmp	r3, #0
 8010dda:	f000 808b 	beq.w	8010ef4 <_dtoa_r+0x4f4>
 8010dde:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8010de2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8010de6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010dea:	2200      	movs	r2, #0
 8010dec:	4b6f      	ldr	r3, [pc, #444]	; (8010fac <_dtoa_r+0x5ac>)
 8010dee:	f7ef fe07 	bl	8000a00 <__aeabi_dcmplt>
 8010df2:	2800      	cmp	r0, #0
 8010df4:	d07e      	beq.n	8010ef4 <_dtoa_r+0x4f4>
 8010df6:	9b08      	ldr	r3, [sp, #32]
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d07b      	beq.n	8010ef4 <_dtoa_r+0x4f4>
 8010dfc:	f1b9 0f00 	cmp.w	r9, #0
 8010e00:	dd38      	ble.n	8010e74 <_dtoa_r+0x474>
 8010e02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010e06:	2200      	movs	r2, #0
 8010e08:	4b69      	ldr	r3, [pc, #420]	; (8010fb0 <_dtoa_r+0x5b0>)
 8010e0a:	f7ef fb87 	bl	800051c <__aeabi_dmul>
 8010e0e:	464c      	mov	r4, r9
 8010e10:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e14:	f10a 38ff 	add.w	r8, sl, #4294967295
 8010e18:	3701      	adds	r7, #1
 8010e1a:	4638      	mov	r0, r7
 8010e1c:	f7ef fb14 	bl	8000448 <__aeabi_i2d>
 8010e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010e24:	f7ef fb7a 	bl	800051c <__aeabi_dmul>
 8010e28:	2200      	movs	r2, #0
 8010e2a:	4b62      	ldr	r3, [pc, #392]	; (8010fb4 <_dtoa_r+0x5b4>)
 8010e2c:	f7ef f9c0 	bl	80001b0 <__adddf3>
 8010e30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8010e34:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010e38:	9611      	str	r6, [sp, #68]	; 0x44
 8010e3a:	2c00      	cmp	r4, #0
 8010e3c:	d15d      	bne.n	8010efa <_dtoa_r+0x4fa>
 8010e3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e42:	2200      	movs	r2, #0
 8010e44:	4b5c      	ldr	r3, [pc, #368]	; (8010fb8 <_dtoa_r+0x5b8>)
 8010e46:	f7ef f9b1 	bl	80001ac <__aeabi_dsub>
 8010e4a:	4602      	mov	r2, r0
 8010e4c:	460b      	mov	r3, r1
 8010e4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010e52:	4633      	mov	r3, r6
 8010e54:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010e56:	f7ef fdf1 	bl	8000a3c <__aeabi_dcmpgt>
 8010e5a:	2800      	cmp	r0, #0
 8010e5c:	f040 829c 	bne.w	8011398 <_dtoa_r+0x998>
 8010e60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e64:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010e66:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010e6a:	f7ef fdc9 	bl	8000a00 <__aeabi_dcmplt>
 8010e6e:	2800      	cmp	r0, #0
 8010e70:	f040 8290 	bne.w	8011394 <_dtoa_r+0x994>
 8010e74:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8010e78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010e7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	f2c0 8152 	blt.w	8011128 <_dtoa_r+0x728>
 8010e84:	f1ba 0f0e 	cmp.w	sl, #14
 8010e88:	f300 814e 	bgt.w	8011128 <_dtoa_r+0x728>
 8010e8c:	4b45      	ldr	r3, [pc, #276]	; (8010fa4 <_dtoa_r+0x5a4>)
 8010e8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010e92:	e9d3 3400 	ldrd	r3, r4, [r3]
 8010e96:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8010e9a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	f280 80db 	bge.w	8011058 <_dtoa_r+0x658>
 8010ea2:	9b08      	ldr	r3, [sp, #32]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	f300 80d7 	bgt.w	8011058 <_dtoa_r+0x658>
 8010eaa:	f040 8272 	bne.w	8011392 <_dtoa_r+0x992>
 8010eae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010eb2:	2200      	movs	r2, #0
 8010eb4:	4b40      	ldr	r3, [pc, #256]	; (8010fb8 <_dtoa_r+0x5b8>)
 8010eb6:	f7ef fb31 	bl	800051c <__aeabi_dmul>
 8010eba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ebe:	f7ef fdb3 	bl	8000a28 <__aeabi_dcmpge>
 8010ec2:	9c08      	ldr	r4, [sp, #32]
 8010ec4:	4626      	mov	r6, r4
 8010ec6:	2800      	cmp	r0, #0
 8010ec8:	f040 8248 	bne.w	801135c <_dtoa_r+0x95c>
 8010ecc:	2331      	movs	r3, #49	; 0x31
 8010ece:	9f03      	ldr	r7, [sp, #12]
 8010ed0:	f10a 0a01 	add.w	sl, sl, #1
 8010ed4:	f807 3b01 	strb.w	r3, [r7], #1
 8010ed8:	e244      	b.n	8011364 <_dtoa_r+0x964>
 8010eda:	07e2      	lsls	r2, r4, #31
 8010edc:	d505      	bpl.n	8010eea <_dtoa_r+0x4ea>
 8010ede:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010ee2:	f7ef fb1b 	bl	800051c <__aeabi_dmul>
 8010ee6:	2301      	movs	r3, #1
 8010ee8:	3701      	adds	r7, #1
 8010eea:	1064      	asrs	r4, r4, #1
 8010eec:	3608      	adds	r6, #8
 8010eee:	e76d      	b.n	8010dcc <_dtoa_r+0x3cc>
 8010ef0:	2702      	movs	r7, #2
 8010ef2:	e770      	b.n	8010dd6 <_dtoa_r+0x3d6>
 8010ef4:	46d0      	mov	r8, sl
 8010ef6:	9c08      	ldr	r4, [sp, #32]
 8010ef8:	e78f      	b.n	8010e1a <_dtoa_r+0x41a>
 8010efa:	9903      	ldr	r1, [sp, #12]
 8010efc:	4b29      	ldr	r3, [pc, #164]	; (8010fa4 <_dtoa_r+0x5a4>)
 8010efe:	4421      	add	r1, r4
 8010f00:	9112      	str	r1, [sp, #72]	; 0x48
 8010f02:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010f04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010f08:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8010f0c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010f10:	2900      	cmp	r1, #0
 8010f12:	d055      	beq.n	8010fc0 <_dtoa_r+0x5c0>
 8010f14:	2000      	movs	r0, #0
 8010f16:	4929      	ldr	r1, [pc, #164]	; (8010fbc <_dtoa_r+0x5bc>)
 8010f18:	f7ef fc2a 	bl	8000770 <__aeabi_ddiv>
 8010f1c:	463b      	mov	r3, r7
 8010f1e:	4632      	mov	r2, r6
 8010f20:	f7ef f944 	bl	80001ac <__aeabi_dsub>
 8010f24:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010f28:	9f03      	ldr	r7, [sp, #12]
 8010f2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f2e:	f7ef fda5 	bl	8000a7c <__aeabi_d2iz>
 8010f32:	4604      	mov	r4, r0
 8010f34:	f7ef fa88 	bl	8000448 <__aeabi_i2d>
 8010f38:	4602      	mov	r2, r0
 8010f3a:	460b      	mov	r3, r1
 8010f3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f40:	f7ef f934 	bl	80001ac <__aeabi_dsub>
 8010f44:	4602      	mov	r2, r0
 8010f46:	460b      	mov	r3, r1
 8010f48:	3430      	adds	r4, #48	; 0x30
 8010f4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010f4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010f52:	f807 4b01 	strb.w	r4, [r7], #1
 8010f56:	f7ef fd53 	bl	8000a00 <__aeabi_dcmplt>
 8010f5a:	2800      	cmp	r0, #0
 8010f5c:	d174      	bne.n	8011048 <_dtoa_r+0x648>
 8010f5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f62:	2000      	movs	r0, #0
 8010f64:	4911      	ldr	r1, [pc, #68]	; (8010fac <_dtoa_r+0x5ac>)
 8010f66:	f7ef f921 	bl	80001ac <__aeabi_dsub>
 8010f6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010f6e:	f7ef fd47 	bl	8000a00 <__aeabi_dcmplt>
 8010f72:	2800      	cmp	r0, #0
 8010f74:	f040 80b7 	bne.w	80110e6 <_dtoa_r+0x6e6>
 8010f78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010f7a:	429f      	cmp	r7, r3
 8010f7c:	f43f af7a 	beq.w	8010e74 <_dtoa_r+0x474>
 8010f80:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010f84:	2200      	movs	r2, #0
 8010f86:	4b0a      	ldr	r3, [pc, #40]	; (8010fb0 <_dtoa_r+0x5b0>)
 8010f88:	f7ef fac8 	bl	800051c <__aeabi_dmul>
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010f92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f96:	4b06      	ldr	r3, [pc, #24]	; (8010fb0 <_dtoa_r+0x5b0>)
 8010f98:	f7ef fac0 	bl	800051c <__aeabi_dmul>
 8010f9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010fa0:	e7c3      	b.n	8010f2a <_dtoa_r+0x52a>
 8010fa2:	bf00      	nop
 8010fa4:	08013cf8 	.word	0x08013cf8
 8010fa8:	08013cd0 	.word	0x08013cd0
 8010fac:	3ff00000 	.word	0x3ff00000
 8010fb0:	40240000 	.word	0x40240000
 8010fb4:	401c0000 	.word	0x401c0000
 8010fb8:	40140000 	.word	0x40140000
 8010fbc:	3fe00000 	.word	0x3fe00000
 8010fc0:	4630      	mov	r0, r6
 8010fc2:	4639      	mov	r1, r7
 8010fc4:	f7ef faaa 	bl	800051c <__aeabi_dmul>
 8010fc8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010fca:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010fce:	9c03      	ldr	r4, [sp, #12]
 8010fd0:	9314      	str	r3, [sp, #80]	; 0x50
 8010fd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fd6:	f7ef fd51 	bl	8000a7c <__aeabi_d2iz>
 8010fda:	9015      	str	r0, [sp, #84]	; 0x54
 8010fdc:	f7ef fa34 	bl	8000448 <__aeabi_i2d>
 8010fe0:	4602      	mov	r2, r0
 8010fe2:	460b      	mov	r3, r1
 8010fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010fe8:	f7ef f8e0 	bl	80001ac <__aeabi_dsub>
 8010fec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010fee:	4606      	mov	r6, r0
 8010ff0:	3330      	adds	r3, #48	; 0x30
 8010ff2:	f804 3b01 	strb.w	r3, [r4], #1
 8010ff6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010ff8:	460f      	mov	r7, r1
 8010ffa:	429c      	cmp	r4, r3
 8010ffc:	f04f 0200 	mov.w	r2, #0
 8011000:	d124      	bne.n	801104c <_dtoa_r+0x64c>
 8011002:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8011006:	4bb0      	ldr	r3, [pc, #704]	; (80112c8 <_dtoa_r+0x8c8>)
 8011008:	f7ef f8d2 	bl	80001b0 <__adddf3>
 801100c:	4602      	mov	r2, r0
 801100e:	460b      	mov	r3, r1
 8011010:	4630      	mov	r0, r6
 8011012:	4639      	mov	r1, r7
 8011014:	f7ef fd12 	bl	8000a3c <__aeabi_dcmpgt>
 8011018:	2800      	cmp	r0, #0
 801101a:	d163      	bne.n	80110e4 <_dtoa_r+0x6e4>
 801101c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011020:	2000      	movs	r0, #0
 8011022:	49a9      	ldr	r1, [pc, #676]	; (80112c8 <_dtoa_r+0x8c8>)
 8011024:	f7ef f8c2 	bl	80001ac <__aeabi_dsub>
 8011028:	4602      	mov	r2, r0
 801102a:	460b      	mov	r3, r1
 801102c:	4630      	mov	r0, r6
 801102e:	4639      	mov	r1, r7
 8011030:	f7ef fce6 	bl	8000a00 <__aeabi_dcmplt>
 8011034:	2800      	cmp	r0, #0
 8011036:	f43f af1d 	beq.w	8010e74 <_dtoa_r+0x474>
 801103a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801103c:	1e7b      	subs	r3, r7, #1
 801103e:	9314      	str	r3, [sp, #80]	; 0x50
 8011040:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8011044:	2b30      	cmp	r3, #48	; 0x30
 8011046:	d0f8      	beq.n	801103a <_dtoa_r+0x63a>
 8011048:	46c2      	mov	sl, r8
 801104a:	e03b      	b.n	80110c4 <_dtoa_r+0x6c4>
 801104c:	4b9f      	ldr	r3, [pc, #636]	; (80112cc <_dtoa_r+0x8cc>)
 801104e:	f7ef fa65 	bl	800051c <__aeabi_dmul>
 8011052:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011056:	e7bc      	b.n	8010fd2 <_dtoa_r+0x5d2>
 8011058:	9f03      	ldr	r7, [sp, #12]
 801105a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801105e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011062:	4640      	mov	r0, r8
 8011064:	4649      	mov	r1, r9
 8011066:	f7ef fb83 	bl	8000770 <__aeabi_ddiv>
 801106a:	f7ef fd07 	bl	8000a7c <__aeabi_d2iz>
 801106e:	4604      	mov	r4, r0
 8011070:	f7ef f9ea 	bl	8000448 <__aeabi_i2d>
 8011074:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011078:	f7ef fa50 	bl	800051c <__aeabi_dmul>
 801107c:	4602      	mov	r2, r0
 801107e:	460b      	mov	r3, r1
 8011080:	4640      	mov	r0, r8
 8011082:	4649      	mov	r1, r9
 8011084:	f7ef f892 	bl	80001ac <__aeabi_dsub>
 8011088:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801108c:	f807 6b01 	strb.w	r6, [r7], #1
 8011090:	9e03      	ldr	r6, [sp, #12]
 8011092:	f8dd c020 	ldr.w	ip, [sp, #32]
 8011096:	1bbe      	subs	r6, r7, r6
 8011098:	45b4      	cmp	ip, r6
 801109a:	4602      	mov	r2, r0
 801109c:	460b      	mov	r3, r1
 801109e:	d136      	bne.n	801110e <_dtoa_r+0x70e>
 80110a0:	f7ef f886 	bl	80001b0 <__adddf3>
 80110a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80110a8:	4680      	mov	r8, r0
 80110aa:	4689      	mov	r9, r1
 80110ac:	f7ef fcc6 	bl	8000a3c <__aeabi_dcmpgt>
 80110b0:	bb58      	cbnz	r0, 801110a <_dtoa_r+0x70a>
 80110b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80110b6:	4640      	mov	r0, r8
 80110b8:	4649      	mov	r1, r9
 80110ba:	f7ef fc97 	bl	80009ec <__aeabi_dcmpeq>
 80110be:	b108      	cbz	r0, 80110c4 <_dtoa_r+0x6c4>
 80110c0:	07e1      	lsls	r1, r4, #31
 80110c2:	d422      	bmi.n	801110a <_dtoa_r+0x70a>
 80110c4:	4628      	mov	r0, r5
 80110c6:	4659      	mov	r1, fp
 80110c8:	f000 fe6c 	bl	8011da4 <_Bfree>
 80110cc:	2300      	movs	r3, #0
 80110ce:	703b      	strb	r3, [r7, #0]
 80110d0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80110d2:	f10a 0001 	add.w	r0, sl, #1
 80110d6:	6018      	str	r0, [r3, #0]
 80110d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80110da:	2b00      	cmp	r3, #0
 80110dc:	f43f acde 	beq.w	8010a9c <_dtoa_r+0x9c>
 80110e0:	601f      	str	r7, [r3, #0]
 80110e2:	e4db      	b.n	8010a9c <_dtoa_r+0x9c>
 80110e4:	4627      	mov	r7, r4
 80110e6:	463b      	mov	r3, r7
 80110e8:	461f      	mov	r7, r3
 80110ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110ee:	2a39      	cmp	r2, #57	; 0x39
 80110f0:	d107      	bne.n	8011102 <_dtoa_r+0x702>
 80110f2:	9a03      	ldr	r2, [sp, #12]
 80110f4:	429a      	cmp	r2, r3
 80110f6:	d1f7      	bne.n	80110e8 <_dtoa_r+0x6e8>
 80110f8:	2230      	movs	r2, #48	; 0x30
 80110fa:	9903      	ldr	r1, [sp, #12]
 80110fc:	f108 0801 	add.w	r8, r8, #1
 8011100:	700a      	strb	r2, [r1, #0]
 8011102:	781a      	ldrb	r2, [r3, #0]
 8011104:	3201      	adds	r2, #1
 8011106:	701a      	strb	r2, [r3, #0]
 8011108:	e79e      	b.n	8011048 <_dtoa_r+0x648>
 801110a:	46d0      	mov	r8, sl
 801110c:	e7eb      	b.n	80110e6 <_dtoa_r+0x6e6>
 801110e:	2200      	movs	r2, #0
 8011110:	4b6e      	ldr	r3, [pc, #440]	; (80112cc <_dtoa_r+0x8cc>)
 8011112:	f7ef fa03 	bl	800051c <__aeabi_dmul>
 8011116:	2200      	movs	r2, #0
 8011118:	2300      	movs	r3, #0
 801111a:	4680      	mov	r8, r0
 801111c:	4689      	mov	r9, r1
 801111e:	f7ef fc65 	bl	80009ec <__aeabi_dcmpeq>
 8011122:	2800      	cmp	r0, #0
 8011124:	d09b      	beq.n	801105e <_dtoa_r+0x65e>
 8011126:	e7cd      	b.n	80110c4 <_dtoa_r+0x6c4>
 8011128:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801112a:	2a00      	cmp	r2, #0
 801112c:	f000 80d0 	beq.w	80112d0 <_dtoa_r+0x8d0>
 8011130:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8011132:	2a01      	cmp	r2, #1
 8011134:	f300 80ae 	bgt.w	8011294 <_dtoa_r+0x894>
 8011138:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801113a:	2a00      	cmp	r2, #0
 801113c:	f000 80a6 	beq.w	801128c <_dtoa_r+0x88c>
 8011140:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011144:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8011146:	9f06      	ldr	r7, [sp, #24]
 8011148:	9a06      	ldr	r2, [sp, #24]
 801114a:	2101      	movs	r1, #1
 801114c:	441a      	add	r2, r3
 801114e:	9206      	str	r2, [sp, #24]
 8011150:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011152:	4628      	mov	r0, r5
 8011154:	441a      	add	r2, r3
 8011156:	9209      	str	r2, [sp, #36]	; 0x24
 8011158:	f000 ff24 	bl	8011fa4 <__i2b>
 801115c:	4606      	mov	r6, r0
 801115e:	2f00      	cmp	r7, #0
 8011160:	dd0c      	ble.n	801117c <_dtoa_r+0x77c>
 8011162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011164:	2b00      	cmp	r3, #0
 8011166:	dd09      	ble.n	801117c <_dtoa_r+0x77c>
 8011168:	42bb      	cmp	r3, r7
 801116a:	bfa8      	it	ge
 801116c:	463b      	movge	r3, r7
 801116e:	9a06      	ldr	r2, [sp, #24]
 8011170:	1aff      	subs	r7, r7, r3
 8011172:	1ad2      	subs	r2, r2, r3
 8011174:	9206      	str	r2, [sp, #24]
 8011176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011178:	1ad3      	subs	r3, r2, r3
 801117a:	9309      	str	r3, [sp, #36]	; 0x24
 801117c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801117e:	b1f3      	cbz	r3, 80111be <_dtoa_r+0x7be>
 8011180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011182:	2b00      	cmp	r3, #0
 8011184:	f000 80a8 	beq.w	80112d8 <_dtoa_r+0x8d8>
 8011188:	2c00      	cmp	r4, #0
 801118a:	dd10      	ble.n	80111ae <_dtoa_r+0x7ae>
 801118c:	4631      	mov	r1, r6
 801118e:	4622      	mov	r2, r4
 8011190:	4628      	mov	r0, r5
 8011192:	f000 ffc5 	bl	8012120 <__pow5mult>
 8011196:	465a      	mov	r2, fp
 8011198:	4601      	mov	r1, r0
 801119a:	4606      	mov	r6, r0
 801119c:	4628      	mov	r0, r5
 801119e:	f000 ff17 	bl	8011fd0 <__multiply>
 80111a2:	4680      	mov	r8, r0
 80111a4:	4659      	mov	r1, fp
 80111a6:	4628      	mov	r0, r5
 80111a8:	f000 fdfc 	bl	8011da4 <_Bfree>
 80111ac:	46c3      	mov	fp, r8
 80111ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80111b0:	1b1a      	subs	r2, r3, r4
 80111b2:	d004      	beq.n	80111be <_dtoa_r+0x7be>
 80111b4:	4659      	mov	r1, fp
 80111b6:	4628      	mov	r0, r5
 80111b8:	f000 ffb2 	bl	8012120 <__pow5mult>
 80111bc:	4683      	mov	fp, r0
 80111be:	2101      	movs	r1, #1
 80111c0:	4628      	mov	r0, r5
 80111c2:	f000 feef 	bl	8011fa4 <__i2b>
 80111c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80111c8:	4604      	mov	r4, r0
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	f340 8086 	ble.w	80112dc <_dtoa_r+0x8dc>
 80111d0:	461a      	mov	r2, r3
 80111d2:	4601      	mov	r1, r0
 80111d4:	4628      	mov	r0, r5
 80111d6:	f000 ffa3 	bl	8012120 <__pow5mult>
 80111da:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80111dc:	4604      	mov	r4, r0
 80111de:	2b01      	cmp	r3, #1
 80111e0:	dd7f      	ble.n	80112e2 <_dtoa_r+0x8e2>
 80111e2:	f04f 0800 	mov.w	r8, #0
 80111e6:	6923      	ldr	r3, [r4, #16]
 80111e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80111ec:	6918      	ldr	r0, [r3, #16]
 80111ee:	f000 fe8b 	bl	8011f08 <__hi0bits>
 80111f2:	f1c0 0020 	rsb	r0, r0, #32
 80111f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80111f8:	4418      	add	r0, r3
 80111fa:	f010 001f 	ands.w	r0, r0, #31
 80111fe:	f000 8092 	beq.w	8011326 <_dtoa_r+0x926>
 8011202:	f1c0 0320 	rsb	r3, r0, #32
 8011206:	2b04      	cmp	r3, #4
 8011208:	f340 808a 	ble.w	8011320 <_dtoa_r+0x920>
 801120c:	f1c0 001c 	rsb	r0, r0, #28
 8011210:	9b06      	ldr	r3, [sp, #24]
 8011212:	4407      	add	r7, r0
 8011214:	4403      	add	r3, r0
 8011216:	9306      	str	r3, [sp, #24]
 8011218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801121a:	4403      	add	r3, r0
 801121c:	9309      	str	r3, [sp, #36]	; 0x24
 801121e:	9b06      	ldr	r3, [sp, #24]
 8011220:	2b00      	cmp	r3, #0
 8011222:	dd05      	ble.n	8011230 <_dtoa_r+0x830>
 8011224:	4659      	mov	r1, fp
 8011226:	461a      	mov	r2, r3
 8011228:	4628      	mov	r0, r5
 801122a:	f000 ffd3 	bl	80121d4 <__lshift>
 801122e:	4683      	mov	fp, r0
 8011230:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011232:	2b00      	cmp	r3, #0
 8011234:	dd05      	ble.n	8011242 <_dtoa_r+0x842>
 8011236:	4621      	mov	r1, r4
 8011238:	461a      	mov	r2, r3
 801123a:	4628      	mov	r0, r5
 801123c:	f000 ffca 	bl	80121d4 <__lshift>
 8011240:	4604      	mov	r4, r0
 8011242:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011244:	2b00      	cmp	r3, #0
 8011246:	d070      	beq.n	801132a <_dtoa_r+0x92a>
 8011248:	4621      	mov	r1, r4
 801124a:	4658      	mov	r0, fp
 801124c:	f001 f832 	bl	80122b4 <__mcmp>
 8011250:	2800      	cmp	r0, #0
 8011252:	da6a      	bge.n	801132a <_dtoa_r+0x92a>
 8011254:	2300      	movs	r3, #0
 8011256:	4659      	mov	r1, fp
 8011258:	220a      	movs	r2, #10
 801125a:	4628      	mov	r0, r5
 801125c:	f000 fdc4 	bl	8011de8 <__multadd>
 8011260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011262:	4683      	mov	fp, r0
 8011264:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011268:	2b00      	cmp	r3, #0
 801126a:	f000 8194 	beq.w	8011596 <_dtoa_r+0xb96>
 801126e:	4631      	mov	r1, r6
 8011270:	2300      	movs	r3, #0
 8011272:	220a      	movs	r2, #10
 8011274:	4628      	mov	r0, r5
 8011276:	f000 fdb7 	bl	8011de8 <__multadd>
 801127a:	f1b9 0f00 	cmp.w	r9, #0
 801127e:	4606      	mov	r6, r0
 8011280:	f300 8093 	bgt.w	80113aa <_dtoa_r+0x9aa>
 8011284:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011286:	2b02      	cmp	r3, #2
 8011288:	dc57      	bgt.n	801133a <_dtoa_r+0x93a>
 801128a:	e08e      	b.n	80113aa <_dtoa_r+0x9aa>
 801128c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801128e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8011292:	e757      	b.n	8011144 <_dtoa_r+0x744>
 8011294:	9b08      	ldr	r3, [sp, #32]
 8011296:	1e5c      	subs	r4, r3, #1
 8011298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801129a:	42a3      	cmp	r3, r4
 801129c:	bfb7      	itett	lt
 801129e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80112a0:	1b1c      	subge	r4, r3, r4
 80112a2:	1ae2      	sublt	r2, r4, r3
 80112a4:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80112a6:	bfbe      	ittt	lt
 80112a8:	940a      	strlt	r4, [sp, #40]	; 0x28
 80112aa:	189b      	addlt	r3, r3, r2
 80112ac:	930e      	strlt	r3, [sp, #56]	; 0x38
 80112ae:	9b08      	ldr	r3, [sp, #32]
 80112b0:	bfb8      	it	lt
 80112b2:	2400      	movlt	r4, #0
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	bfbb      	ittet	lt
 80112b8:	9b06      	ldrlt	r3, [sp, #24]
 80112ba:	9a08      	ldrlt	r2, [sp, #32]
 80112bc:	9f06      	ldrge	r7, [sp, #24]
 80112be:	1a9f      	sublt	r7, r3, r2
 80112c0:	bfac      	ite	ge
 80112c2:	9b08      	ldrge	r3, [sp, #32]
 80112c4:	2300      	movlt	r3, #0
 80112c6:	e73f      	b.n	8011148 <_dtoa_r+0x748>
 80112c8:	3fe00000 	.word	0x3fe00000
 80112cc:	40240000 	.word	0x40240000
 80112d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80112d2:	9f06      	ldr	r7, [sp, #24]
 80112d4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80112d6:	e742      	b.n	801115e <_dtoa_r+0x75e>
 80112d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80112da:	e76b      	b.n	80111b4 <_dtoa_r+0x7b4>
 80112dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80112de:	2b01      	cmp	r3, #1
 80112e0:	dc19      	bgt.n	8011316 <_dtoa_r+0x916>
 80112e2:	9b04      	ldr	r3, [sp, #16]
 80112e4:	b9bb      	cbnz	r3, 8011316 <_dtoa_r+0x916>
 80112e6:	9b05      	ldr	r3, [sp, #20]
 80112e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80112ec:	b99b      	cbnz	r3, 8011316 <_dtoa_r+0x916>
 80112ee:	9b05      	ldr	r3, [sp, #20]
 80112f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80112f4:	0d1b      	lsrs	r3, r3, #20
 80112f6:	051b      	lsls	r3, r3, #20
 80112f8:	b183      	cbz	r3, 801131c <_dtoa_r+0x91c>
 80112fa:	f04f 0801 	mov.w	r8, #1
 80112fe:	9b06      	ldr	r3, [sp, #24]
 8011300:	3301      	adds	r3, #1
 8011302:	9306      	str	r3, [sp, #24]
 8011304:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011306:	3301      	adds	r3, #1
 8011308:	9309      	str	r3, [sp, #36]	; 0x24
 801130a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801130c:	2b00      	cmp	r3, #0
 801130e:	f47f af6a 	bne.w	80111e6 <_dtoa_r+0x7e6>
 8011312:	2001      	movs	r0, #1
 8011314:	e76f      	b.n	80111f6 <_dtoa_r+0x7f6>
 8011316:	f04f 0800 	mov.w	r8, #0
 801131a:	e7f6      	b.n	801130a <_dtoa_r+0x90a>
 801131c:	4698      	mov	r8, r3
 801131e:	e7f4      	b.n	801130a <_dtoa_r+0x90a>
 8011320:	f43f af7d 	beq.w	801121e <_dtoa_r+0x81e>
 8011324:	4618      	mov	r0, r3
 8011326:	301c      	adds	r0, #28
 8011328:	e772      	b.n	8011210 <_dtoa_r+0x810>
 801132a:	9b08      	ldr	r3, [sp, #32]
 801132c:	2b00      	cmp	r3, #0
 801132e:	dc36      	bgt.n	801139e <_dtoa_r+0x99e>
 8011330:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011332:	2b02      	cmp	r3, #2
 8011334:	dd33      	ble.n	801139e <_dtoa_r+0x99e>
 8011336:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801133a:	f1b9 0f00 	cmp.w	r9, #0
 801133e:	d10d      	bne.n	801135c <_dtoa_r+0x95c>
 8011340:	4621      	mov	r1, r4
 8011342:	464b      	mov	r3, r9
 8011344:	2205      	movs	r2, #5
 8011346:	4628      	mov	r0, r5
 8011348:	f000 fd4e 	bl	8011de8 <__multadd>
 801134c:	4601      	mov	r1, r0
 801134e:	4604      	mov	r4, r0
 8011350:	4658      	mov	r0, fp
 8011352:	f000 ffaf 	bl	80122b4 <__mcmp>
 8011356:	2800      	cmp	r0, #0
 8011358:	f73f adb8 	bgt.w	8010ecc <_dtoa_r+0x4cc>
 801135c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801135e:	9f03      	ldr	r7, [sp, #12]
 8011360:	ea6f 0a03 	mvn.w	sl, r3
 8011364:	f04f 0800 	mov.w	r8, #0
 8011368:	4621      	mov	r1, r4
 801136a:	4628      	mov	r0, r5
 801136c:	f000 fd1a 	bl	8011da4 <_Bfree>
 8011370:	2e00      	cmp	r6, #0
 8011372:	f43f aea7 	beq.w	80110c4 <_dtoa_r+0x6c4>
 8011376:	f1b8 0f00 	cmp.w	r8, #0
 801137a:	d005      	beq.n	8011388 <_dtoa_r+0x988>
 801137c:	45b0      	cmp	r8, r6
 801137e:	d003      	beq.n	8011388 <_dtoa_r+0x988>
 8011380:	4641      	mov	r1, r8
 8011382:	4628      	mov	r0, r5
 8011384:	f000 fd0e 	bl	8011da4 <_Bfree>
 8011388:	4631      	mov	r1, r6
 801138a:	4628      	mov	r0, r5
 801138c:	f000 fd0a 	bl	8011da4 <_Bfree>
 8011390:	e698      	b.n	80110c4 <_dtoa_r+0x6c4>
 8011392:	2400      	movs	r4, #0
 8011394:	4626      	mov	r6, r4
 8011396:	e7e1      	b.n	801135c <_dtoa_r+0x95c>
 8011398:	46c2      	mov	sl, r8
 801139a:	4626      	mov	r6, r4
 801139c:	e596      	b.n	8010ecc <_dtoa_r+0x4cc>
 801139e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80113a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	f000 80fd 	beq.w	80115a4 <_dtoa_r+0xba4>
 80113aa:	2f00      	cmp	r7, #0
 80113ac:	dd05      	ble.n	80113ba <_dtoa_r+0x9ba>
 80113ae:	4631      	mov	r1, r6
 80113b0:	463a      	mov	r2, r7
 80113b2:	4628      	mov	r0, r5
 80113b4:	f000 ff0e 	bl	80121d4 <__lshift>
 80113b8:	4606      	mov	r6, r0
 80113ba:	f1b8 0f00 	cmp.w	r8, #0
 80113be:	d05c      	beq.n	801147a <_dtoa_r+0xa7a>
 80113c0:	4628      	mov	r0, r5
 80113c2:	6871      	ldr	r1, [r6, #4]
 80113c4:	f000 fcae 	bl	8011d24 <_Balloc>
 80113c8:	4607      	mov	r7, r0
 80113ca:	b928      	cbnz	r0, 80113d8 <_dtoa_r+0x9d8>
 80113cc:	4602      	mov	r2, r0
 80113ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80113d2:	4b7f      	ldr	r3, [pc, #508]	; (80115d0 <_dtoa_r+0xbd0>)
 80113d4:	f7ff bb28 	b.w	8010a28 <_dtoa_r+0x28>
 80113d8:	6932      	ldr	r2, [r6, #16]
 80113da:	f106 010c 	add.w	r1, r6, #12
 80113de:	3202      	adds	r2, #2
 80113e0:	0092      	lsls	r2, r2, #2
 80113e2:	300c      	adds	r0, #12
 80113e4:	f7fd ff4e 	bl	800f284 <memcpy>
 80113e8:	2201      	movs	r2, #1
 80113ea:	4639      	mov	r1, r7
 80113ec:	4628      	mov	r0, r5
 80113ee:	f000 fef1 	bl	80121d4 <__lshift>
 80113f2:	46b0      	mov	r8, r6
 80113f4:	4606      	mov	r6, r0
 80113f6:	9b03      	ldr	r3, [sp, #12]
 80113f8:	3301      	adds	r3, #1
 80113fa:	9308      	str	r3, [sp, #32]
 80113fc:	9b03      	ldr	r3, [sp, #12]
 80113fe:	444b      	add	r3, r9
 8011400:	930a      	str	r3, [sp, #40]	; 0x28
 8011402:	9b04      	ldr	r3, [sp, #16]
 8011404:	f003 0301 	and.w	r3, r3, #1
 8011408:	9309      	str	r3, [sp, #36]	; 0x24
 801140a:	9b08      	ldr	r3, [sp, #32]
 801140c:	4621      	mov	r1, r4
 801140e:	3b01      	subs	r3, #1
 8011410:	4658      	mov	r0, fp
 8011412:	9304      	str	r3, [sp, #16]
 8011414:	f7ff fa66 	bl	80108e4 <quorem>
 8011418:	4603      	mov	r3, r0
 801141a:	4641      	mov	r1, r8
 801141c:	3330      	adds	r3, #48	; 0x30
 801141e:	9006      	str	r0, [sp, #24]
 8011420:	4658      	mov	r0, fp
 8011422:	930b      	str	r3, [sp, #44]	; 0x2c
 8011424:	f000 ff46 	bl	80122b4 <__mcmp>
 8011428:	4632      	mov	r2, r6
 801142a:	4681      	mov	r9, r0
 801142c:	4621      	mov	r1, r4
 801142e:	4628      	mov	r0, r5
 8011430:	f000 ff5c 	bl	80122ec <__mdiff>
 8011434:	68c2      	ldr	r2, [r0, #12]
 8011436:	4607      	mov	r7, r0
 8011438:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801143a:	bb02      	cbnz	r2, 801147e <_dtoa_r+0xa7e>
 801143c:	4601      	mov	r1, r0
 801143e:	4658      	mov	r0, fp
 8011440:	f000 ff38 	bl	80122b4 <__mcmp>
 8011444:	4602      	mov	r2, r0
 8011446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011448:	4639      	mov	r1, r7
 801144a:	4628      	mov	r0, r5
 801144c:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8011450:	f000 fca8 	bl	8011da4 <_Bfree>
 8011454:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8011456:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011458:	9f08      	ldr	r7, [sp, #32]
 801145a:	ea43 0102 	orr.w	r1, r3, r2
 801145e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011460:	430b      	orrs	r3, r1
 8011462:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011464:	d10d      	bne.n	8011482 <_dtoa_r+0xa82>
 8011466:	2b39      	cmp	r3, #57	; 0x39
 8011468:	d029      	beq.n	80114be <_dtoa_r+0xabe>
 801146a:	f1b9 0f00 	cmp.w	r9, #0
 801146e:	dd01      	ble.n	8011474 <_dtoa_r+0xa74>
 8011470:	9b06      	ldr	r3, [sp, #24]
 8011472:	3331      	adds	r3, #49	; 0x31
 8011474:	9a04      	ldr	r2, [sp, #16]
 8011476:	7013      	strb	r3, [r2, #0]
 8011478:	e776      	b.n	8011368 <_dtoa_r+0x968>
 801147a:	4630      	mov	r0, r6
 801147c:	e7b9      	b.n	80113f2 <_dtoa_r+0x9f2>
 801147e:	2201      	movs	r2, #1
 8011480:	e7e2      	b.n	8011448 <_dtoa_r+0xa48>
 8011482:	f1b9 0f00 	cmp.w	r9, #0
 8011486:	db06      	blt.n	8011496 <_dtoa_r+0xa96>
 8011488:	9922      	ldr	r1, [sp, #136]	; 0x88
 801148a:	ea41 0909 	orr.w	r9, r1, r9
 801148e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011490:	ea59 0101 	orrs.w	r1, r9, r1
 8011494:	d120      	bne.n	80114d8 <_dtoa_r+0xad8>
 8011496:	2a00      	cmp	r2, #0
 8011498:	ddec      	ble.n	8011474 <_dtoa_r+0xa74>
 801149a:	4659      	mov	r1, fp
 801149c:	2201      	movs	r2, #1
 801149e:	4628      	mov	r0, r5
 80114a0:	9308      	str	r3, [sp, #32]
 80114a2:	f000 fe97 	bl	80121d4 <__lshift>
 80114a6:	4621      	mov	r1, r4
 80114a8:	4683      	mov	fp, r0
 80114aa:	f000 ff03 	bl	80122b4 <__mcmp>
 80114ae:	2800      	cmp	r0, #0
 80114b0:	9b08      	ldr	r3, [sp, #32]
 80114b2:	dc02      	bgt.n	80114ba <_dtoa_r+0xaba>
 80114b4:	d1de      	bne.n	8011474 <_dtoa_r+0xa74>
 80114b6:	07da      	lsls	r2, r3, #31
 80114b8:	d5dc      	bpl.n	8011474 <_dtoa_r+0xa74>
 80114ba:	2b39      	cmp	r3, #57	; 0x39
 80114bc:	d1d8      	bne.n	8011470 <_dtoa_r+0xa70>
 80114be:	2339      	movs	r3, #57	; 0x39
 80114c0:	9a04      	ldr	r2, [sp, #16]
 80114c2:	7013      	strb	r3, [r2, #0]
 80114c4:	463b      	mov	r3, r7
 80114c6:	461f      	mov	r7, r3
 80114c8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80114cc:	3b01      	subs	r3, #1
 80114ce:	2a39      	cmp	r2, #57	; 0x39
 80114d0:	d050      	beq.n	8011574 <_dtoa_r+0xb74>
 80114d2:	3201      	adds	r2, #1
 80114d4:	701a      	strb	r2, [r3, #0]
 80114d6:	e747      	b.n	8011368 <_dtoa_r+0x968>
 80114d8:	2a00      	cmp	r2, #0
 80114da:	dd03      	ble.n	80114e4 <_dtoa_r+0xae4>
 80114dc:	2b39      	cmp	r3, #57	; 0x39
 80114de:	d0ee      	beq.n	80114be <_dtoa_r+0xabe>
 80114e0:	3301      	adds	r3, #1
 80114e2:	e7c7      	b.n	8011474 <_dtoa_r+0xa74>
 80114e4:	9a08      	ldr	r2, [sp, #32]
 80114e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80114e8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80114ec:	428a      	cmp	r2, r1
 80114ee:	d02a      	beq.n	8011546 <_dtoa_r+0xb46>
 80114f0:	4659      	mov	r1, fp
 80114f2:	2300      	movs	r3, #0
 80114f4:	220a      	movs	r2, #10
 80114f6:	4628      	mov	r0, r5
 80114f8:	f000 fc76 	bl	8011de8 <__multadd>
 80114fc:	45b0      	cmp	r8, r6
 80114fe:	4683      	mov	fp, r0
 8011500:	f04f 0300 	mov.w	r3, #0
 8011504:	f04f 020a 	mov.w	r2, #10
 8011508:	4641      	mov	r1, r8
 801150a:	4628      	mov	r0, r5
 801150c:	d107      	bne.n	801151e <_dtoa_r+0xb1e>
 801150e:	f000 fc6b 	bl	8011de8 <__multadd>
 8011512:	4680      	mov	r8, r0
 8011514:	4606      	mov	r6, r0
 8011516:	9b08      	ldr	r3, [sp, #32]
 8011518:	3301      	adds	r3, #1
 801151a:	9308      	str	r3, [sp, #32]
 801151c:	e775      	b.n	801140a <_dtoa_r+0xa0a>
 801151e:	f000 fc63 	bl	8011de8 <__multadd>
 8011522:	4631      	mov	r1, r6
 8011524:	4680      	mov	r8, r0
 8011526:	2300      	movs	r3, #0
 8011528:	220a      	movs	r2, #10
 801152a:	4628      	mov	r0, r5
 801152c:	f000 fc5c 	bl	8011de8 <__multadd>
 8011530:	4606      	mov	r6, r0
 8011532:	e7f0      	b.n	8011516 <_dtoa_r+0xb16>
 8011534:	f1b9 0f00 	cmp.w	r9, #0
 8011538:	bfcc      	ite	gt
 801153a:	464f      	movgt	r7, r9
 801153c:	2701      	movle	r7, #1
 801153e:	f04f 0800 	mov.w	r8, #0
 8011542:	9a03      	ldr	r2, [sp, #12]
 8011544:	4417      	add	r7, r2
 8011546:	4659      	mov	r1, fp
 8011548:	2201      	movs	r2, #1
 801154a:	4628      	mov	r0, r5
 801154c:	9308      	str	r3, [sp, #32]
 801154e:	f000 fe41 	bl	80121d4 <__lshift>
 8011552:	4621      	mov	r1, r4
 8011554:	4683      	mov	fp, r0
 8011556:	f000 fead 	bl	80122b4 <__mcmp>
 801155a:	2800      	cmp	r0, #0
 801155c:	dcb2      	bgt.n	80114c4 <_dtoa_r+0xac4>
 801155e:	d102      	bne.n	8011566 <_dtoa_r+0xb66>
 8011560:	9b08      	ldr	r3, [sp, #32]
 8011562:	07db      	lsls	r3, r3, #31
 8011564:	d4ae      	bmi.n	80114c4 <_dtoa_r+0xac4>
 8011566:	463b      	mov	r3, r7
 8011568:	461f      	mov	r7, r3
 801156a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801156e:	2a30      	cmp	r2, #48	; 0x30
 8011570:	d0fa      	beq.n	8011568 <_dtoa_r+0xb68>
 8011572:	e6f9      	b.n	8011368 <_dtoa_r+0x968>
 8011574:	9a03      	ldr	r2, [sp, #12]
 8011576:	429a      	cmp	r2, r3
 8011578:	d1a5      	bne.n	80114c6 <_dtoa_r+0xac6>
 801157a:	2331      	movs	r3, #49	; 0x31
 801157c:	f10a 0a01 	add.w	sl, sl, #1
 8011580:	e779      	b.n	8011476 <_dtoa_r+0xa76>
 8011582:	4b14      	ldr	r3, [pc, #80]	; (80115d4 <_dtoa_r+0xbd4>)
 8011584:	f7ff baa8 	b.w	8010ad8 <_dtoa_r+0xd8>
 8011588:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801158a:	2b00      	cmp	r3, #0
 801158c:	f47f aa81 	bne.w	8010a92 <_dtoa_r+0x92>
 8011590:	4b11      	ldr	r3, [pc, #68]	; (80115d8 <_dtoa_r+0xbd8>)
 8011592:	f7ff baa1 	b.w	8010ad8 <_dtoa_r+0xd8>
 8011596:	f1b9 0f00 	cmp.w	r9, #0
 801159a:	dc03      	bgt.n	80115a4 <_dtoa_r+0xba4>
 801159c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801159e:	2b02      	cmp	r3, #2
 80115a0:	f73f aecb 	bgt.w	801133a <_dtoa_r+0x93a>
 80115a4:	9f03      	ldr	r7, [sp, #12]
 80115a6:	4621      	mov	r1, r4
 80115a8:	4658      	mov	r0, fp
 80115aa:	f7ff f99b 	bl	80108e4 <quorem>
 80115ae:	9a03      	ldr	r2, [sp, #12]
 80115b0:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80115b4:	f807 3b01 	strb.w	r3, [r7], #1
 80115b8:	1aba      	subs	r2, r7, r2
 80115ba:	4591      	cmp	r9, r2
 80115bc:	ddba      	ble.n	8011534 <_dtoa_r+0xb34>
 80115be:	4659      	mov	r1, fp
 80115c0:	2300      	movs	r3, #0
 80115c2:	220a      	movs	r2, #10
 80115c4:	4628      	mov	r0, r5
 80115c6:	f000 fc0f 	bl	8011de8 <__multadd>
 80115ca:	4683      	mov	fp, r0
 80115cc:	e7eb      	b.n	80115a6 <_dtoa_r+0xba6>
 80115ce:	bf00      	nop
 80115d0:	08013be8 	.word	0x08013be8
 80115d4:	08013a58 	.word	0x08013a58
 80115d8:	08013b80 	.word	0x08013b80

080115dc <fiprintf>:
 80115dc:	b40e      	push	{r1, r2, r3}
 80115de:	b503      	push	{r0, r1, lr}
 80115e0:	4601      	mov	r1, r0
 80115e2:	ab03      	add	r3, sp, #12
 80115e4:	4805      	ldr	r0, [pc, #20]	; (80115fc <fiprintf+0x20>)
 80115e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80115ea:	6800      	ldr	r0, [r0, #0]
 80115ec:	9301      	str	r3, [sp, #4]
 80115ee:	f001 fac5 	bl	8012b7c <_vfiprintf_r>
 80115f2:	b002      	add	sp, #8
 80115f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80115f8:	b003      	add	sp, #12
 80115fa:	4770      	bx	lr
 80115fc:	20000934 	.word	0x20000934

08011600 <rshift>:
 8011600:	6903      	ldr	r3, [r0, #16]
 8011602:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011606:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801160a:	f100 0414 	add.w	r4, r0, #20
 801160e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8011612:	dd46      	ble.n	80116a2 <rshift+0xa2>
 8011614:	f011 011f 	ands.w	r1, r1, #31
 8011618:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801161c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8011620:	d10c      	bne.n	801163c <rshift+0x3c>
 8011622:	4629      	mov	r1, r5
 8011624:	f100 0710 	add.w	r7, r0, #16
 8011628:	42b1      	cmp	r1, r6
 801162a:	d335      	bcc.n	8011698 <rshift+0x98>
 801162c:	1a9b      	subs	r3, r3, r2
 801162e:	009b      	lsls	r3, r3, #2
 8011630:	1eea      	subs	r2, r5, #3
 8011632:	4296      	cmp	r6, r2
 8011634:	bf38      	it	cc
 8011636:	2300      	movcc	r3, #0
 8011638:	4423      	add	r3, r4
 801163a:	e015      	b.n	8011668 <rshift+0x68>
 801163c:	46a1      	mov	r9, r4
 801163e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8011642:	f1c1 0820 	rsb	r8, r1, #32
 8011646:	40cf      	lsrs	r7, r1
 8011648:	f105 0e04 	add.w	lr, r5, #4
 801164c:	4576      	cmp	r6, lr
 801164e:	46f4      	mov	ip, lr
 8011650:	d816      	bhi.n	8011680 <rshift+0x80>
 8011652:	1a9a      	subs	r2, r3, r2
 8011654:	0092      	lsls	r2, r2, #2
 8011656:	3a04      	subs	r2, #4
 8011658:	3501      	adds	r5, #1
 801165a:	42ae      	cmp	r6, r5
 801165c:	bf38      	it	cc
 801165e:	2200      	movcc	r2, #0
 8011660:	18a3      	adds	r3, r4, r2
 8011662:	50a7      	str	r7, [r4, r2]
 8011664:	b107      	cbz	r7, 8011668 <rshift+0x68>
 8011666:	3304      	adds	r3, #4
 8011668:	42a3      	cmp	r3, r4
 801166a:	eba3 0204 	sub.w	r2, r3, r4
 801166e:	bf08      	it	eq
 8011670:	2300      	moveq	r3, #0
 8011672:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011676:	6102      	str	r2, [r0, #16]
 8011678:	bf08      	it	eq
 801167a:	6143      	streq	r3, [r0, #20]
 801167c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011680:	f8dc c000 	ldr.w	ip, [ip]
 8011684:	fa0c fc08 	lsl.w	ip, ip, r8
 8011688:	ea4c 0707 	orr.w	r7, ip, r7
 801168c:	f849 7b04 	str.w	r7, [r9], #4
 8011690:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011694:	40cf      	lsrs	r7, r1
 8011696:	e7d9      	b.n	801164c <rshift+0x4c>
 8011698:	f851 cb04 	ldr.w	ip, [r1], #4
 801169c:	f847 cf04 	str.w	ip, [r7, #4]!
 80116a0:	e7c2      	b.n	8011628 <rshift+0x28>
 80116a2:	4623      	mov	r3, r4
 80116a4:	e7e0      	b.n	8011668 <rshift+0x68>

080116a6 <__hexdig_fun>:
 80116a6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80116aa:	2b09      	cmp	r3, #9
 80116ac:	d802      	bhi.n	80116b4 <__hexdig_fun+0xe>
 80116ae:	3820      	subs	r0, #32
 80116b0:	b2c0      	uxtb	r0, r0
 80116b2:	4770      	bx	lr
 80116b4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80116b8:	2b05      	cmp	r3, #5
 80116ba:	d801      	bhi.n	80116c0 <__hexdig_fun+0x1a>
 80116bc:	3847      	subs	r0, #71	; 0x47
 80116be:	e7f7      	b.n	80116b0 <__hexdig_fun+0xa>
 80116c0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80116c4:	2b05      	cmp	r3, #5
 80116c6:	d801      	bhi.n	80116cc <__hexdig_fun+0x26>
 80116c8:	3827      	subs	r0, #39	; 0x27
 80116ca:	e7f1      	b.n	80116b0 <__hexdig_fun+0xa>
 80116cc:	2000      	movs	r0, #0
 80116ce:	4770      	bx	lr

080116d0 <__gethex>:
 80116d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116d4:	b08b      	sub	sp, #44	; 0x2c
 80116d6:	9305      	str	r3, [sp, #20]
 80116d8:	4bb2      	ldr	r3, [pc, #712]	; (80119a4 <__gethex+0x2d4>)
 80116da:	9002      	str	r0, [sp, #8]
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	468b      	mov	fp, r1
 80116e0:	4618      	mov	r0, r3
 80116e2:	4690      	mov	r8, r2
 80116e4:	9303      	str	r3, [sp, #12]
 80116e6:	f7ee fd55 	bl	8000194 <strlen>
 80116ea:	4682      	mov	sl, r0
 80116ec:	9b03      	ldr	r3, [sp, #12]
 80116ee:	f8db 2000 	ldr.w	r2, [fp]
 80116f2:	4403      	add	r3, r0
 80116f4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80116f8:	9306      	str	r3, [sp, #24]
 80116fa:	1c93      	adds	r3, r2, #2
 80116fc:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8011700:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8011704:	32fe      	adds	r2, #254	; 0xfe
 8011706:	18d1      	adds	r1, r2, r3
 8011708:	461f      	mov	r7, r3
 801170a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801170e:	9101      	str	r1, [sp, #4]
 8011710:	2830      	cmp	r0, #48	; 0x30
 8011712:	d0f8      	beq.n	8011706 <__gethex+0x36>
 8011714:	f7ff ffc7 	bl	80116a6 <__hexdig_fun>
 8011718:	4604      	mov	r4, r0
 801171a:	2800      	cmp	r0, #0
 801171c:	d13a      	bne.n	8011794 <__gethex+0xc4>
 801171e:	4652      	mov	r2, sl
 8011720:	4638      	mov	r0, r7
 8011722:	9903      	ldr	r1, [sp, #12]
 8011724:	f001 fb70 	bl	8012e08 <strncmp>
 8011728:	4605      	mov	r5, r0
 801172a:	2800      	cmp	r0, #0
 801172c:	d166      	bne.n	80117fc <__gethex+0x12c>
 801172e:	f817 000a 	ldrb.w	r0, [r7, sl]
 8011732:	eb07 060a 	add.w	r6, r7, sl
 8011736:	f7ff ffb6 	bl	80116a6 <__hexdig_fun>
 801173a:	2800      	cmp	r0, #0
 801173c:	d060      	beq.n	8011800 <__gethex+0x130>
 801173e:	4633      	mov	r3, r6
 8011740:	7818      	ldrb	r0, [r3, #0]
 8011742:	461f      	mov	r7, r3
 8011744:	2830      	cmp	r0, #48	; 0x30
 8011746:	f103 0301 	add.w	r3, r3, #1
 801174a:	d0f9      	beq.n	8011740 <__gethex+0x70>
 801174c:	f7ff ffab 	bl	80116a6 <__hexdig_fun>
 8011750:	2301      	movs	r3, #1
 8011752:	fab0 f480 	clz	r4, r0
 8011756:	4635      	mov	r5, r6
 8011758:	0964      	lsrs	r4, r4, #5
 801175a:	9301      	str	r3, [sp, #4]
 801175c:	463a      	mov	r2, r7
 801175e:	4616      	mov	r6, r2
 8011760:	7830      	ldrb	r0, [r6, #0]
 8011762:	3201      	adds	r2, #1
 8011764:	f7ff ff9f 	bl	80116a6 <__hexdig_fun>
 8011768:	2800      	cmp	r0, #0
 801176a:	d1f8      	bne.n	801175e <__gethex+0x8e>
 801176c:	4652      	mov	r2, sl
 801176e:	4630      	mov	r0, r6
 8011770:	9903      	ldr	r1, [sp, #12]
 8011772:	f001 fb49 	bl	8012e08 <strncmp>
 8011776:	b980      	cbnz	r0, 801179a <__gethex+0xca>
 8011778:	b94d      	cbnz	r5, 801178e <__gethex+0xbe>
 801177a:	eb06 050a 	add.w	r5, r6, sl
 801177e:	462a      	mov	r2, r5
 8011780:	4616      	mov	r6, r2
 8011782:	7830      	ldrb	r0, [r6, #0]
 8011784:	3201      	adds	r2, #1
 8011786:	f7ff ff8e 	bl	80116a6 <__hexdig_fun>
 801178a:	2800      	cmp	r0, #0
 801178c:	d1f8      	bne.n	8011780 <__gethex+0xb0>
 801178e:	1bad      	subs	r5, r5, r6
 8011790:	00ad      	lsls	r5, r5, #2
 8011792:	e004      	b.n	801179e <__gethex+0xce>
 8011794:	2400      	movs	r4, #0
 8011796:	4625      	mov	r5, r4
 8011798:	e7e0      	b.n	801175c <__gethex+0x8c>
 801179a:	2d00      	cmp	r5, #0
 801179c:	d1f7      	bne.n	801178e <__gethex+0xbe>
 801179e:	7833      	ldrb	r3, [r6, #0]
 80117a0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80117a4:	2b50      	cmp	r3, #80	; 0x50
 80117a6:	d139      	bne.n	801181c <__gethex+0x14c>
 80117a8:	7873      	ldrb	r3, [r6, #1]
 80117aa:	2b2b      	cmp	r3, #43	; 0x2b
 80117ac:	d02a      	beq.n	8011804 <__gethex+0x134>
 80117ae:	2b2d      	cmp	r3, #45	; 0x2d
 80117b0:	d02c      	beq.n	801180c <__gethex+0x13c>
 80117b2:	f04f 0900 	mov.w	r9, #0
 80117b6:	1c71      	adds	r1, r6, #1
 80117b8:	7808      	ldrb	r0, [r1, #0]
 80117ba:	f7ff ff74 	bl	80116a6 <__hexdig_fun>
 80117be:	1e43      	subs	r3, r0, #1
 80117c0:	b2db      	uxtb	r3, r3
 80117c2:	2b18      	cmp	r3, #24
 80117c4:	d82a      	bhi.n	801181c <__gethex+0x14c>
 80117c6:	f1a0 0210 	sub.w	r2, r0, #16
 80117ca:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80117ce:	f7ff ff6a 	bl	80116a6 <__hexdig_fun>
 80117d2:	1e43      	subs	r3, r0, #1
 80117d4:	b2db      	uxtb	r3, r3
 80117d6:	2b18      	cmp	r3, #24
 80117d8:	d91b      	bls.n	8011812 <__gethex+0x142>
 80117da:	f1b9 0f00 	cmp.w	r9, #0
 80117de:	d000      	beq.n	80117e2 <__gethex+0x112>
 80117e0:	4252      	negs	r2, r2
 80117e2:	4415      	add	r5, r2
 80117e4:	f8cb 1000 	str.w	r1, [fp]
 80117e8:	b1d4      	cbz	r4, 8011820 <__gethex+0x150>
 80117ea:	9b01      	ldr	r3, [sp, #4]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	bf14      	ite	ne
 80117f0:	2700      	movne	r7, #0
 80117f2:	2706      	moveq	r7, #6
 80117f4:	4638      	mov	r0, r7
 80117f6:	b00b      	add	sp, #44	; 0x2c
 80117f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117fc:	463e      	mov	r6, r7
 80117fe:	4625      	mov	r5, r4
 8011800:	2401      	movs	r4, #1
 8011802:	e7cc      	b.n	801179e <__gethex+0xce>
 8011804:	f04f 0900 	mov.w	r9, #0
 8011808:	1cb1      	adds	r1, r6, #2
 801180a:	e7d5      	b.n	80117b8 <__gethex+0xe8>
 801180c:	f04f 0901 	mov.w	r9, #1
 8011810:	e7fa      	b.n	8011808 <__gethex+0x138>
 8011812:	230a      	movs	r3, #10
 8011814:	fb03 0202 	mla	r2, r3, r2, r0
 8011818:	3a10      	subs	r2, #16
 801181a:	e7d6      	b.n	80117ca <__gethex+0xfa>
 801181c:	4631      	mov	r1, r6
 801181e:	e7e1      	b.n	80117e4 <__gethex+0x114>
 8011820:	4621      	mov	r1, r4
 8011822:	1bf3      	subs	r3, r6, r7
 8011824:	3b01      	subs	r3, #1
 8011826:	2b07      	cmp	r3, #7
 8011828:	dc0a      	bgt.n	8011840 <__gethex+0x170>
 801182a:	9802      	ldr	r0, [sp, #8]
 801182c:	f000 fa7a 	bl	8011d24 <_Balloc>
 8011830:	4604      	mov	r4, r0
 8011832:	b940      	cbnz	r0, 8011846 <__gethex+0x176>
 8011834:	4602      	mov	r2, r0
 8011836:	21de      	movs	r1, #222	; 0xde
 8011838:	4b5b      	ldr	r3, [pc, #364]	; (80119a8 <__gethex+0x2d8>)
 801183a:	485c      	ldr	r0, [pc, #368]	; (80119ac <__gethex+0x2dc>)
 801183c:	f7ff f834 	bl	80108a8 <__assert_func>
 8011840:	3101      	adds	r1, #1
 8011842:	105b      	asrs	r3, r3, #1
 8011844:	e7ef      	b.n	8011826 <__gethex+0x156>
 8011846:	f04f 0b00 	mov.w	fp, #0
 801184a:	f100 0914 	add.w	r9, r0, #20
 801184e:	f1ca 0301 	rsb	r3, sl, #1
 8011852:	f8cd 9010 	str.w	r9, [sp, #16]
 8011856:	f8cd b004 	str.w	fp, [sp, #4]
 801185a:	9308      	str	r3, [sp, #32]
 801185c:	42b7      	cmp	r7, r6
 801185e:	d33f      	bcc.n	80118e0 <__gethex+0x210>
 8011860:	9f04      	ldr	r7, [sp, #16]
 8011862:	9b01      	ldr	r3, [sp, #4]
 8011864:	f847 3b04 	str.w	r3, [r7], #4
 8011868:	eba7 0709 	sub.w	r7, r7, r9
 801186c:	10bf      	asrs	r7, r7, #2
 801186e:	6127      	str	r7, [r4, #16]
 8011870:	4618      	mov	r0, r3
 8011872:	f000 fb49 	bl	8011f08 <__hi0bits>
 8011876:	017f      	lsls	r7, r7, #5
 8011878:	f8d8 6000 	ldr.w	r6, [r8]
 801187c:	1a3f      	subs	r7, r7, r0
 801187e:	42b7      	cmp	r7, r6
 8011880:	dd62      	ble.n	8011948 <__gethex+0x278>
 8011882:	1bbf      	subs	r7, r7, r6
 8011884:	4639      	mov	r1, r7
 8011886:	4620      	mov	r0, r4
 8011888:	f000 fee3 	bl	8012652 <__any_on>
 801188c:	4682      	mov	sl, r0
 801188e:	b1a8      	cbz	r0, 80118bc <__gethex+0x1ec>
 8011890:	f04f 0a01 	mov.w	sl, #1
 8011894:	1e7b      	subs	r3, r7, #1
 8011896:	1159      	asrs	r1, r3, #5
 8011898:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801189c:	f003 021f 	and.w	r2, r3, #31
 80118a0:	fa0a f202 	lsl.w	r2, sl, r2
 80118a4:	420a      	tst	r2, r1
 80118a6:	d009      	beq.n	80118bc <__gethex+0x1ec>
 80118a8:	4553      	cmp	r3, sl
 80118aa:	dd05      	ble.n	80118b8 <__gethex+0x1e8>
 80118ac:	4620      	mov	r0, r4
 80118ae:	1eb9      	subs	r1, r7, #2
 80118b0:	f000 fecf 	bl	8012652 <__any_on>
 80118b4:	2800      	cmp	r0, #0
 80118b6:	d144      	bne.n	8011942 <__gethex+0x272>
 80118b8:	f04f 0a02 	mov.w	sl, #2
 80118bc:	4639      	mov	r1, r7
 80118be:	4620      	mov	r0, r4
 80118c0:	f7ff fe9e 	bl	8011600 <rshift>
 80118c4:	443d      	add	r5, r7
 80118c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80118ca:	42ab      	cmp	r3, r5
 80118cc:	da4a      	bge.n	8011964 <__gethex+0x294>
 80118ce:	4621      	mov	r1, r4
 80118d0:	9802      	ldr	r0, [sp, #8]
 80118d2:	f000 fa67 	bl	8011da4 <_Bfree>
 80118d6:	2300      	movs	r3, #0
 80118d8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80118da:	27a3      	movs	r7, #163	; 0xa3
 80118dc:	6013      	str	r3, [r2, #0]
 80118de:	e789      	b.n	80117f4 <__gethex+0x124>
 80118e0:	1e73      	subs	r3, r6, #1
 80118e2:	9a06      	ldr	r2, [sp, #24]
 80118e4:	9307      	str	r3, [sp, #28]
 80118e6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80118ea:	4293      	cmp	r3, r2
 80118ec:	d019      	beq.n	8011922 <__gethex+0x252>
 80118ee:	f1bb 0f20 	cmp.w	fp, #32
 80118f2:	d107      	bne.n	8011904 <__gethex+0x234>
 80118f4:	9b04      	ldr	r3, [sp, #16]
 80118f6:	9a01      	ldr	r2, [sp, #4]
 80118f8:	f843 2b04 	str.w	r2, [r3], #4
 80118fc:	9304      	str	r3, [sp, #16]
 80118fe:	2300      	movs	r3, #0
 8011900:	469b      	mov	fp, r3
 8011902:	9301      	str	r3, [sp, #4]
 8011904:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8011908:	f7ff fecd 	bl	80116a6 <__hexdig_fun>
 801190c:	9b01      	ldr	r3, [sp, #4]
 801190e:	f000 000f 	and.w	r0, r0, #15
 8011912:	fa00 f00b 	lsl.w	r0, r0, fp
 8011916:	4303      	orrs	r3, r0
 8011918:	9301      	str	r3, [sp, #4]
 801191a:	f10b 0b04 	add.w	fp, fp, #4
 801191e:	9b07      	ldr	r3, [sp, #28]
 8011920:	e00d      	b.n	801193e <__gethex+0x26e>
 8011922:	9a08      	ldr	r2, [sp, #32]
 8011924:	1e73      	subs	r3, r6, #1
 8011926:	4413      	add	r3, r2
 8011928:	42bb      	cmp	r3, r7
 801192a:	d3e0      	bcc.n	80118ee <__gethex+0x21e>
 801192c:	4618      	mov	r0, r3
 801192e:	4652      	mov	r2, sl
 8011930:	9903      	ldr	r1, [sp, #12]
 8011932:	9309      	str	r3, [sp, #36]	; 0x24
 8011934:	f001 fa68 	bl	8012e08 <strncmp>
 8011938:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801193a:	2800      	cmp	r0, #0
 801193c:	d1d7      	bne.n	80118ee <__gethex+0x21e>
 801193e:	461e      	mov	r6, r3
 8011940:	e78c      	b.n	801185c <__gethex+0x18c>
 8011942:	f04f 0a03 	mov.w	sl, #3
 8011946:	e7b9      	b.n	80118bc <__gethex+0x1ec>
 8011948:	da09      	bge.n	801195e <__gethex+0x28e>
 801194a:	1bf7      	subs	r7, r6, r7
 801194c:	4621      	mov	r1, r4
 801194e:	463a      	mov	r2, r7
 8011950:	9802      	ldr	r0, [sp, #8]
 8011952:	f000 fc3f 	bl	80121d4 <__lshift>
 8011956:	4604      	mov	r4, r0
 8011958:	1bed      	subs	r5, r5, r7
 801195a:	f100 0914 	add.w	r9, r0, #20
 801195e:	f04f 0a00 	mov.w	sl, #0
 8011962:	e7b0      	b.n	80118c6 <__gethex+0x1f6>
 8011964:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8011968:	42a8      	cmp	r0, r5
 801196a:	dd72      	ble.n	8011a52 <__gethex+0x382>
 801196c:	1b45      	subs	r5, r0, r5
 801196e:	42ae      	cmp	r6, r5
 8011970:	dc35      	bgt.n	80119de <__gethex+0x30e>
 8011972:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011976:	2b02      	cmp	r3, #2
 8011978:	d029      	beq.n	80119ce <__gethex+0x2fe>
 801197a:	2b03      	cmp	r3, #3
 801197c:	d02b      	beq.n	80119d6 <__gethex+0x306>
 801197e:	2b01      	cmp	r3, #1
 8011980:	d11c      	bne.n	80119bc <__gethex+0x2ec>
 8011982:	42ae      	cmp	r6, r5
 8011984:	d11a      	bne.n	80119bc <__gethex+0x2ec>
 8011986:	2e01      	cmp	r6, #1
 8011988:	d112      	bne.n	80119b0 <__gethex+0x2e0>
 801198a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801198e:	9a05      	ldr	r2, [sp, #20]
 8011990:	2762      	movs	r7, #98	; 0x62
 8011992:	6013      	str	r3, [r2, #0]
 8011994:	2301      	movs	r3, #1
 8011996:	6123      	str	r3, [r4, #16]
 8011998:	f8c9 3000 	str.w	r3, [r9]
 801199c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801199e:	601c      	str	r4, [r3, #0]
 80119a0:	e728      	b.n	80117f4 <__gethex+0x124>
 80119a2:	bf00      	nop
 80119a4:	08013c60 	.word	0x08013c60
 80119a8:	08013be8 	.word	0x08013be8
 80119ac:	08013bf9 	.word	0x08013bf9
 80119b0:	4620      	mov	r0, r4
 80119b2:	1e71      	subs	r1, r6, #1
 80119b4:	f000 fe4d 	bl	8012652 <__any_on>
 80119b8:	2800      	cmp	r0, #0
 80119ba:	d1e6      	bne.n	801198a <__gethex+0x2ba>
 80119bc:	4621      	mov	r1, r4
 80119be:	9802      	ldr	r0, [sp, #8]
 80119c0:	f000 f9f0 	bl	8011da4 <_Bfree>
 80119c4:	2300      	movs	r3, #0
 80119c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80119c8:	2750      	movs	r7, #80	; 0x50
 80119ca:	6013      	str	r3, [r2, #0]
 80119cc:	e712      	b.n	80117f4 <__gethex+0x124>
 80119ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d1f3      	bne.n	80119bc <__gethex+0x2ec>
 80119d4:	e7d9      	b.n	801198a <__gethex+0x2ba>
 80119d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d1d6      	bne.n	801198a <__gethex+0x2ba>
 80119dc:	e7ee      	b.n	80119bc <__gethex+0x2ec>
 80119de:	1e6f      	subs	r7, r5, #1
 80119e0:	f1ba 0f00 	cmp.w	sl, #0
 80119e4:	d132      	bne.n	8011a4c <__gethex+0x37c>
 80119e6:	b127      	cbz	r7, 80119f2 <__gethex+0x322>
 80119e8:	4639      	mov	r1, r7
 80119ea:	4620      	mov	r0, r4
 80119ec:	f000 fe31 	bl	8012652 <__any_on>
 80119f0:	4682      	mov	sl, r0
 80119f2:	2101      	movs	r1, #1
 80119f4:	117b      	asrs	r3, r7, #5
 80119f6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80119fa:	f007 071f 	and.w	r7, r7, #31
 80119fe:	fa01 f707 	lsl.w	r7, r1, r7
 8011a02:	421f      	tst	r7, r3
 8011a04:	f04f 0702 	mov.w	r7, #2
 8011a08:	4629      	mov	r1, r5
 8011a0a:	4620      	mov	r0, r4
 8011a0c:	bf18      	it	ne
 8011a0e:	f04a 0a02 	orrne.w	sl, sl, #2
 8011a12:	1b76      	subs	r6, r6, r5
 8011a14:	f7ff fdf4 	bl	8011600 <rshift>
 8011a18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8011a1c:	f1ba 0f00 	cmp.w	sl, #0
 8011a20:	d048      	beq.n	8011ab4 <__gethex+0x3e4>
 8011a22:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011a26:	2b02      	cmp	r3, #2
 8011a28:	d015      	beq.n	8011a56 <__gethex+0x386>
 8011a2a:	2b03      	cmp	r3, #3
 8011a2c:	d017      	beq.n	8011a5e <__gethex+0x38e>
 8011a2e:	2b01      	cmp	r3, #1
 8011a30:	d109      	bne.n	8011a46 <__gethex+0x376>
 8011a32:	f01a 0f02 	tst.w	sl, #2
 8011a36:	d006      	beq.n	8011a46 <__gethex+0x376>
 8011a38:	f8d9 0000 	ldr.w	r0, [r9]
 8011a3c:	ea4a 0a00 	orr.w	sl, sl, r0
 8011a40:	f01a 0f01 	tst.w	sl, #1
 8011a44:	d10e      	bne.n	8011a64 <__gethex+0x394>
 8011a46:	f047 0710 	orr.w	r7, r7, #16
 8011a4a:	e033      	b.n	8011ab4 <__gethex+0x3e4>
 8011a4c:	f04f 0a01 	mov.w	sl, #1
 8011a50:	e7cf      	b.n	80119f2 <__gethex+0x322>
 8011a52:	2701      	movs	r7, #1
 8011a54:	e7e2      	b.n	8011a1c <__gethex+0x34c>
 8011a56:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a58:	f1c3 0301 	rsb	r3, r3, #1
 8011a5c:	9315      	str	r3, [sp, #84]	; 0x54
 8011a5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d0f0      	beq.n	8011a46 <__gethex+0x376>
 8011a64:	f04f 0c00 	mov.w	ip, #0
 8011a68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011a6c:	f104 0314 	add.w	r3, r4, #20
 8011a70:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8011a74:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8011a78:	4618      	mov	r0, r3
 8011a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011a7e:	f1b2 3fff 	cmp.w	r2, #4294967295
 8011a82:	d01c      	beq.n	8011abe <__gethex+0x3ee>
 8011a84:	3201      	adds	r2, #1
 8011a86:	6002      	str	r2, [r0, #0]
 8011a88:	2f02      	cmp	r7, #2
 8011a8a:	f104 0314 	add.w	r3, r4, #20
 8011a8e:	d13d      	bne.n	8011b0c <__gethex+0x43c>
 8011a90:	f8d8 2000 	ldr.w	r2, [r8]
 8011a94:	3a01      	subs	r2, #1
 8011a96:	42b2      	cmp	r2, r6
 8011a98:	d10a      	bne.n	8011ab0 <__gethex+0x3e0>
 8011a9a:	2201      	movs	r2, #1
 8011a9c:	1171      	asrs	r1, r6, #5
 8011a9e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011aa2:	f006 061f 	and.w	r6, r6, #31
 8011aa6:	fa02 f606 	lsl.w	r6, r2, r6
 8011aaa:	421e      	tst	r6, r3
 8011aac:	bf18      	it	ne
 8011aae:	4617      	movne	r7, r2
 8011ab0:	f047 0720 	orr.w	r7, r7, #32
 8011ab4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011ab6:	601c      	str	r4, [r3, #0]
 8011ab8:	9b05      	ldr	r3, [sp, #20]
 8011aba:	601d      	str	r5, [r3, #0]
 8011abc:	e69a      	b.n	80117f4 <__gethex+0x124>
 8011abe:	4299      	cmp	r1, r3
 8011ac0:	f843 cc04 	str.w	ip, [r3, #-4]
 8011ac4:	d8d8      	bhi.n	8011a78 <__gethex+0x3a8>
 8011ac6:	68a3      	ldr	r3, [r4, #8]
 8011ac8:	459b      	cmp	fp, r3
 8011aca:	db17      	blt.n	8011afc <__gethex+0x42c>
 8011acc:	6861      	ldr	r1, [r4, #4]
 8011ace:	9802      	ldr	r0, [sp, #8]
 8011ad0:	3101      	adds	r1, #1
 8011ad2:	f000 f927 	bl	8011d24 <_Balloc>
 8011ad6:	4681      	mov	r9, r0
 8011ad8:	b918      	cbnz	r0, 8011ae2 <__gethex+0x412>
 8011ada:	4602      	mov	r2, r0
 8011adc:	2184      	movs	r1, #132	; 0x84
 8011ade:	4b19      	ldr	r3, [pc, #100]	; (8011b44 <__gethex+0x474>)
 8011ae0:	e6ab      	b.n	801183a <__gethex+0x16a>
 8011ae2:	6922      	ldr	r2, [r4, #16]
 8011ae4:	f104 010c 	add.w	r1, r4, #12
 8011ae8:	3202      	adds	r2, #2
 8011aea:	0092      	lsls	r2, r2, #2
 8011aec:	300c      	adds	r0, #12
 8011aee:	f7fd fbc9 	bl	800f284 <memcpy>
 8011af2:	4621      	mov	r1, r4
 8011af4:	9802      	ldr	r0, [sp, #8]
 8011af6:	f000 f955 	bl	8011da4 <_Bfree>
 8011afa:	464c      	mov	r4, r9
 8011afc:	6923      	ldr	r3, [r4, #16]
 8011afe:	1c5a      	adds	r2, r3, #1
 8011b00:	6122      	str	r2, [r4, #16]
 8011b02:	2201      	movs	r2, #1
 8011b04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011b08:	615a      	str	r2, [r3, #20]
 8011b0a:	e7bd      	b.n	8011a88 <__gethex+0x3b8>
 8011b0c:	6922      	ldr	r2, [r4, #16]
 8011b0e:	455a      	cmp	r2, fp
 8011b10:	dd0b      	ble.n	8011b2a <__gethex+0x45a>
 8011b12:	2101      	movs	r1, #1
 8011b14:	4620      	mov	r0, r4
 8011b16:	f7ff fd73 	bl	8011600 <rshift>
 8011b1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011b1e:	3501      	adds	r5, #1
 8011b20:	42ab      	cmp	r3, r5
 8011b22:	f6ff aed4 	blt.w	80118ce <__gethex+0x1fe>
 8011b26:	2701      	movs	r7, #1
 8011b28:	e7c2      	b.n	8011ab0 <__gethex+0x3e0>
 8011b2a:	f016 061f 	ands.w	r6, r6, #31
 8011b2e:	d0fa      	beq.n	8011b26 <__gethex+0x456>
 8011b30:	4453      	add	r3, sl
 8011b32:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011b36:	f000 f9e7 	bl	8011f08 <__hi0bits>
 8011b3a:	f1c6 0620 	rsb	r6, r6, #32
 8011b3e:	42b0      	cmp	r0, r6
 8011b40:	dbe7      	blt.n	8011b12 <__gethex+0x442>
 8011b42:	e7f0      	b.n	8011b26 <__gethex+0x456>
 8011b44:	08013be8 	.word	0x08013be8

08011b48 <L_shift>:
 8011b48:	f1c2 0208 	rsb	r2, r2, #8
 8011b4c:	0092      	lsls	r2, r2, #2
 8011b4e:	b570      	push	{r4, r5, r6, lr}
 8011b50:	f1c2 0620 	rsb	r6, r2, #32
 8011b54:	6843      	ldr	r3, [r0, #4]
 8011b56:	6804      	ldr	r4, [r0, #0]
 8011b58:	fa03 f506 	lsl.w	r5, r3, r6
 8011b5c:	432c      	orrs	r4, r5
 8011b5e:	40d3      	lsrs	r3, r2
 8011b60:	6004      	str	r4, [r0, #0]
 8011b62:	f840 3f04 	str.w	r3, [r0, #4]!
 8011b66:	4288      	cmp	r0, r1
 8011b68:	d3f4      	bcc.n	8011b54 <L_shift+0xc>
 8011b6a:	bd70      	pop	{r4, r5, r6, pc}

08011b6c <__match>:
 8011b6c:	b530      	push	{r4, r5, lr}
 8011b6e:	6803      	ldr	r3, [r0, #0]
 8011b70:	3301      	adds	r3, #1
 8011b72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b76:	b914      	cbnz	r4, 8011b7e <__match+0x12>
 8011b78:	6003      	str	r3, [r0, #0]
 8011b7a:	2001      	movs	r0, #1
 8011b7c:	bd30      	pop	{r4, r5, pc}
 8011b7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b82:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011b86:	2d19      	cmp	r5, #25
 8011b88:	bf98      	it	ls
 8011b8a:	3220      	addls	r2, #32
 8011b8c:	42a2      	cmp	r2, r4
 8011b8e:	d0f0      	beq.n	8011b72 <__match+0x6>
 8011b90:	2000      	movs	r0, #0
 8011b92:	e7f3      	b.n	8011b7c <__match+0x10>

08011b94 <__hexnan>:
 8011b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b98:	2500      	movs	r5, #0
 8011b9a:	680b      	ldr	r3, [r1, #0]
 8011b9c:	4682      	mov	sl, r0
 8011b9e:	115e      	asrs	r6, r3, #5
 8011ba0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011ba4:	f013 031f 	ands.w	r3, r3, #31
 8011ba8:	bf18      	it	ne
 8011baa:	3604      	addne	r6, #4
 8011bac:	1f37      	subs	r7, r6, #4
 8011bae:	46b9      	mov	r9, r7
 8011bb0:	463c      	mov	r4, r7
 8011bb2:	46ab      	mov	fp, r5
 8011bb4:	b087      	sub	sp, #28
 8011bb6:	4690      	mov	r8, r2
 8011bb8:	6802      	ldr	r2, [r0, #0]
 8011bba:	9301      	str	r3, [sp, #4]
 8011bbc:	f846 5c04 	str.w	r5, [r6, #-4]
 8011bc0:	9502      	str	r5, [sp, #8]
 8011bc2:	7851      	ldrb	r1, [r2, #1]
 8011bc4:	1c53      	adds	r3, r2, #1
 8011bc6:	9303      	str	r3, [sp, #12]
 8011bc8:	b341      	cbz	r1, 8011c1c <__hexnan+0x88>
 8011bca:	4608      	mov	r0, r1
 8011bcc:	9205      	str	r2, [sp, #20]
 8011bce:	9104      	str	r1, [sp, #16]
 8011bd0:	f7ff fd69 	bl	80116a6 <__hexdig_fun>
 8011bd4:	2800      	cmp	r0, #0
 8011bd6:	d14f      	bne.n	8011c78 <__hexnan+0xe4>
 8011bd8:	9904      	ldr	r1, [sp, #16]
 8011bda:	9a05      	ldr	r2, [sp, #20]
 8011bdc:	2920      	cmp	r1, #32
 8011bde:	d818      	bhi.n	8011c12 <__hexnan+0x7e>
 8011be0:	9b02      	ldr	r3, [sp, #8]
 8011be2:	459b      	cmp	fp, r3
 8011be4:	dd13      	ble.n	8011c0e <__hexnan+0x7a>
 8011be6:	454c      	cmp	r4, r9
 8011be8:	d206      	bcs.n	8011bf8 <__hexnan+0x64>
 8011bea:	2d07      	cmp	r5, #7
 8011bec:	dc04      	bgt.n	8011bf8 <__hexnan+0x64>
 8011bee:	462a      	mov	r2, r5
 8011bf0:	4649      	mov	r1, r9
 8011bf2:	4620      	mov	r0, r4
 8011bf4:	f7ff ffa8 	bl	8011b48 <L_shift>
 8011bf8:	4544      	cmp	r4, r8
 8011bfa:	d950      	bls.n	8011c9e <__hexnan+0x10a>
 8011bfc:	2300      	movs	r3, #0
 8011bfe:	f1a4 0904 	sub.w	r9, r4, #4
 8011c02:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c06:	461d      	mov	r5, r3
 8011c08:	464c      	mov	r4, r9
 8011c0a:	f8cd b008 	str.w	fp, [sp, #8]
 8011c0e:	9a03      	ldr	r2, [sp, #12]
 8011c10:	e7d7      	b.n	8011bc2 <__hexnan+0x2e>
 8011c12:	2929      	cmp	r1, #41	; 0x29
 8011c14:	d156      	bne.n	8011cc4 <__hexnan+0x130>
 8011c16:	3202      	adds	r2, #2
 8011c18:	f8ca 2000 	str.w	r2, [sl]
 8011c1c:	f1bb 0f00 	cmp.w	fp, #0
 8011c20:	d050      	beq.n	8011cc4 <__hexnan+0x130>
 8011c22:	454c      	cmp	r4, r9
 8011c24:	d206      	bcs.n	8011c34 <__hexnan+0xa0>
 8011c26:	2d07      	cmp	r5, #7
 8011c28:	dc04      	bgt.n	8011c34 <__hexnan+0xa0>
 8011c2a:	462a      	mov	r2, r5
 8011c2c:	4649      	mov	r1, r9
 8011c2e:	4620      	mov	r0, r4
 8011c30:	f7ff ff8a 	bl	8011b48 <L_shift>
 8011c34:	4544      	cmp	r4, r8
 8011c36:	d934      	bls.n	8011ca2 <__hexnan+0x10e>
 8011c38:	4623      	mov	r3, r4
 8011c3a:	f1a8 0204 	sub.w	r2, r8, #4
 8011c3e:	f853 1b04 	ldr.w	r1, [r3], #4
 8011c42:	429f      	cmp	r7, r3
 8011c44:	f842 1f04 	str.w	r1, [r2, #4]!
 8011c48:	d2f9      	bcs.n	8011c3e <__hexnan+0xaa>
 8011c4a:	1b3b      	subs	r3, r7, r4
 8011c4c:	f023 0303 	bic.w	r3, r3, #3
 8011c50:	3304      	adds	r3, #4
 8011c52:	3401      	adds	r4, #1
 8011c54:	3e03      	subs	r6, #3
 8011c56:	42b4      	cmp	r4, r6
 8011c58:	bf88      	it	hi
 8011c5a:	2304      	movhi	r3, #4
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	4443      	add	r3, r8
 8011c60:	f843 2b04 	str.w	r2, [r3], #4
 8011c64:	429f      	cmp	r7, r3
 8011c66:	d2fb      	bcs.n	8011c60 <__hexnan+0xcc>
 8011c68:	683b      	ldr	r3, [r7, #0]
 8011c6a:	b91b      	cbnz	r3, 8011c74 <__hexnan+0xe0>
 8011c6c:	4547      	cmp	r7, r8
 8011c6e:	d127      	bne.n	8011cc0 <__hexnan+0x12c>
 8011c70:	2301      	movs	r3, #1
 8011c72:	603b      	str	r3, [r7, #0]
 8011c74:	2005      	movs	r0, #5
 8011c76:	e026      	b.n	8011cc6 <__hexnan+0x132>
 8011c78:	3501      	adds	r5, #1
 8011c7a:	2d08      	cmp	r5, #8
 8011c7c:	f10b 0b01 	add.w	fp, fp, #1
 8011c80:	dd06      	ble.n	8011c90 <__hexnan+0xfc>
 8011c82:	4544      	cmp	r4, r8
 8011c84:	d9c3      	bls.n	8011c0e <__hexnan+0x7a>
 8011c86:	2300      	movs	r3, #0
 8011c88:	2501      	movs	r5, #1
 8011c8a:	f844 3c04 	str.w	r3, [r4, #-4]
 8011c8e:	3c04      	subs	r4, #4
 8011c90:	6822      	ldr	r2, [r4, #0]
 8011c92:	f000 000f 	and.w	r0, r0, #15
 8011c96:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8011c9a:	6022      	str	r2, [r4, #0]
 8011c9c:	e7b7      	b.n	8011c0e <__hexnan+0x7a>
 8011c9e:	2508      	movs	r5, #8
 8011ca0:	e7b5      	b.n	8011c0e <__hexnan+0x7a>
 8011ca2:	9b01      	ldr	r3, [sp, #4]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d0df      	beq.n	8011c68 <__hexnan+0xd4>
 8011ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8011cac:	f1c3 0320 	rsb	r3, r3, #32
 8011cb0:	fa22 f303 	lsr.w	r3, r2, r3
 8011cb4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8011cb8:	401a      	ands	r2, r3
 8011cba:	f846 2c04 	str.w	r2, [r6, #-4]
 8011cbe:	e7d3      	b.n	8011c68 <__hexnan+0xd4>
 8011cc0:	3f04      	subs	r7, #4
 8011cc2:	e7d1      	b.n	8011c68 <__hexnan+0xd4>
 8011cc4:	2004      	movs	r0, #4
 8011cc6:	b007      	add	sp, #28
 8011cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011ccc <_localeconv_r>:
 8011ccc:	4800      	ldr	r0, [pc, #0]	; (8011cd0 <_localeconv_r+0x4>)
 8011cce:	4770      	bx	lr
 8011cd0:	20000a8c 	.word	0x20000a8c

08011cd4 <malloc>:
 8011cd4:	4b02      	ldr	r3, [pc, #8]	; (8011ce0 <malloc+0xc>)
 8011cd6:	4601      	mov	r1, r0
 8011cd8:	6818      	ldr	r0, [r3, #0]
 8011cda:	f000 bd57 	b.w	801278c <_malloc_r>
 8011cde:	bf00      	nop
 8011ce0:	20000934 	.word	0x20000934

08011ce4 <__ascii_mbtowc>:
 8011ce4:	b082      	sub	sp, #8
 8011ce6:	b901      	cbnz	r1, 8011cea <__ascii_mbtowc+0x6>
 8011ce8:	a901      	add	r1, sp, #4
 8011cea:	b142      	cbz	r2, 8011cfe <__ascii_mbtowc+0x1a>
 8011cec:	b14b      	cbz	r3, 8011d02 <__ascii_mbtowc+0x1e>
 8011cee:	7813      	ldrb	r3, [r2, #0]
 8011cf0:	600b      	str	r3, [r1, #0]
 8011cf2:	7812      	ldrb	r2, [r2, #0]
 8011cf4:	1e10      	subs	r0, r2, #0
 8011cf6:	bf18      	it	ne
 8011cf8:	2001      	movne	r0, #1
 8011cfa:	b002      	add	sp, #8
 8011cfc:	4770      	bx	lr
 8011cfe:	4610      	mov	r0, r2
 8011d00:	e7fb      	b.n	8011cfa <__ascii_mbtowc+0x16>
 8011d02:	f06f 0001 	mvn.w	r0, #1
 8011d06:	e7f8      	b.n	8011cfa <__ascii_mbtowc+0x16>

08011d08 <memchr>:
 8011d08:	4603      	mov	r3, r0
 8011d0a:	b510      	push	{r4, lr}
 8011d0c:	b2c9      	uxtb	r1, r1
 8011d0e:	4402      	add	r2, r0
 8011d10:	4293      	cmp	r3, r2
 8011d12:	4618      	mov	r0, r3
 8011d14:	d101      	bne.n	8011d1a <memchr+0x12>
 8011d16:	2000      	movs	r0, #0
 8011d18:	e003      	b.n	8011d22 <memchr+0x1a>
 8011d1a:	7804      	ldrb	r4, [r0, #0]
 8011d1c:	3301      	adds	r3, #1
 8011d1e:	428c      	cmp	r4, r1
 8011d20:	d1f6      	bne.n	8011d10 <memchr+0x8>
 8011d22:	bd10      	pop	{r4, pc}

08011d24 <_Balloc>:
 8011d24:	b570      	push	{r4, r5, r6, lr}
 8011d26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011d28:	4604      	mov	r4, r0
 8011d2a:	460d      	mov	r5, r1
 8011d2c:	b976      	cbnz	r6, 8011d4c <_Balloc+0x28>
 8011d2e:	2010      	movs	r0, #16
 8011d30:	f7ff ffd0 	bl	8011cd4 <malloc>
 8011d34:	4602      	mov	r2, r0
 8011d36:	6260      	str	r0, [r4, #36]	; 0x24
 8011d38:	b920      	cbnz	r0, 8011d44 <_Balloc+0x20>
 8011d3a:	2166      	movs	r1, #102	; 0x66
 8011d3c:	4b17      	ldr	r3, [pc, #92]	; (8011d9c <_Balloc+0x78>)
 8011d3e:	4818      	ldr	r0, [pc, #96]	; (8011da0 <_Balloc+0x7c>)
 8011d40:	f7fe fdb2 	bl	80108a8 <__assert_func>
 8011d44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011d48:	6006      	str	r6, [r0, #0]
 8011d4a:	60c6      	str	r6, [r0, #12]
 8011d4c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8011d4e:	68f3      	ldr	r3, [r6, #12]
 8011d50:	b183      	cbz	r3, 8011d74 <_Balloc+0x50>
 8011d52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d54:	68db      	ldr	r3, [r3, #12]
 8011d56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8011d5a:	b9b8      	cbnz	r0, 8011d8c <_Balloc+0x68>
 8011d5c:	2101      	movs	r1, #1
 8011d5e:	fa01 f605 	lsl.w	r6, r1, r5
 8011d62:	1d72      	adds	r2, r6, #5
 8011d64:	4620      	mov	r0, r4
 8011d66:	0092      	lsls	r2, r2, #2
 8011d68:	f000 fc94 	bl	8012694 <_calloc_r>
 8011d6c:	b160      	cbz	r0, 8011d88 <_Balloc+0x64>
 8011d6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011d72:	e00e      	b.n	8011d92 <_Balloc+0x6e>
 8011d74:	2221      	movs	r2, #33	; 0x21
 8011d76:	2104      	movs	r1, #4
 8011d78:	4620      	mov	r0, r4
 8011d7a:	f000 fc8b 	bl	8012694 <_calloc_r>
 8011d7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d80:	60f0      	str	r0, [r6, #12]
 8011d82:	68db      	ldr	r3, [r3, #12]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d1e4      	bne.n	8011d52 <_Balloc+0x2e>
 8011d88:	2000      	movs	r0, #0
 8011d8a:	bd70      	pop	{r4, r5, r6, pc}
 8011d8c:	6802      	ldr	r2, [r0, #0]
 8011d8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011d92:	2300      	movs	r3, #0
 8011d94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011d98:	e7f7      	b.n	8011d8a <_Balloc+0x66>
 8011d9a:	bf00      	nop
 8011d9c:	08013ad0 	.word	0x08013ad0
 8011da0:	08013c74 	.word	0x08013c74

08011da4 <_Bfree>:
 8011da4:	b570      	push	{r4, r5, r6, lr}
 8011da6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011da8:	4605      	mov	r5, r0
 8011daa:	460c      	mov	r4, r1
 8011dac:	b976      	cbnz	r6, 8011dcc <_Bfree+0x28>
 8011dae:	2010      	movs	r0, #16
 8011db0:	f7ff ff90 	bl	8011cd4 <malloc>
 8011db4:	4602      	mov	r2, r0
 8011db6:	6268      	str	r0, [r5, #36]	; 0x24
 8011db8:	b920      	cbnz	r0, 8011dc4 <_Bfree+0x20>
 8011dba:	218a      	movs	r1, #138	; 0x8a
 8011dbc:	4b08      	ldr	r3, [pc, #32]	; (8011de0 <_Bfree+0x3c>)
 8011dbe:	4809      	ldr	r0, [pc, #36]	; (8011de4 <_Bfree+0x40>)
 8011dc0:	f7fe fd72 	bl	80108a8 <__assert_func>
 8011dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011dc8:	6006      	str	r6, [r0, #0]
 8011dca:	60c6      	str	r6, [r0, #12]
 8011dcc:	b13c      	cbz	r4, 8011dde <_Bfree+0x3a>
 8011dce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011dd0:	6862      	ldr	r2, [r4, #4]
 8011dd2:	68db      	ldr	r3, [r3, #12]
 8011dd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011dd8:	6021      	str	r1, [r4, #0]
 8011dda:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011dde:	bd70      	pop	{r4, r5, r6, pc}
 8011de0:	08013ad0 	.word	0x08013ad0
 8011de4:	08013c74 	.word	0x08013c74

08011de8 <__multadd>:
 8011de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dec:	4607      	mov	r7, r0
 8011dee:	460c      	mov	r4, r1
 8011df0:	461e      	mov	r6, r3
 8011df2:	2000      	movs	r0, #0
 8011df4:	690d      	ldr	r5, [r1, #16]
 8011df6:	f101 0c14 	add.w	ip, r1, #20
 8011dfa:	f8dc 3000 	ldr.w	r3, [ip]
 8011dfe:	3001      	adds	r0, #1
 8011e00:	b299      	uxth	r1, r3
 8011e02:	fb02 6101 	mla	r1, r2, r1, r6
 8011e06:	0c1e      	lsrs	r6, r3, #16
 8011e08:	0c0b      	lsrs	r3, r1, #16
 8011e0a:	fb02 3306 	mla	r3, r2, r6, r3
 8011e0e:	b289      	uxth	r1, r1
 8011e10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011e14:	4285      	cmp	r5, r0
 8011e16:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011e1a:	f84c 1b04 	str.w	r1, [ip], #4
 8011e1e:	dcec      	bgt.n	8011dfa <__multadd+0x12>
 8011e20:	b30e      	cbz	r6, 8011e66 <__multadd+0x7e>
 8011e22:	68a3      	ldr	r3, [r4, #8]
 8011e24:	42ab      	cmp	r3, r5
 8011e26:	dc19      	bgt.n	8011e5c <__multadd+0x74>
 8011e28:	6861      	ldr	r1, [r4, #4]
 8011e2a:	4638      	mov	r0, r7
 8011e2c:	3101      	adds	r1, #1
 8011e2e:	f7ff ff79 	bl	8011d24 <_Balloc>
 8011e32:	4680      	mov	r8, r0
 8011e34:	b928      	cbnz	r0, 8011e42 <__multadd+0x5a>
 8011e36:	4602      	mov	r2, r0
 8011e38:	21b5      	movs	r1, #181	; 0xb5
 8011e3a:	4b0c      	ldr	r3, [pc, #48]	; (8011e6c <__multadd+0x84>)
 8011e3c:	480c      	ldr	r0, [pc, #48]	; (8011e70 <__multadd+0x88>)
 8011e3e:	f7fe fd33 	bl	80108a8 <__assert_func>
 8011e42:	6922      	ldr	r2, [r4, #16]
 8011e44:	f104 010c 	add.w	r1, r4, #12
 8011e48:	3202      	adds	r2, #2
 8011e4a:	0092      	lsls	r2, r2, #2
 8011e4c:	300c      	adds	r0, #12
 8011e4e:	f7fd fa19 	bl	800f284 <memcpy>
 8011e52:	4621      	mov	r1, r4
 8011e54:	4638      	mov	r0, r7
 8011e56:	f7ff ffa5 	bl	8011da4 <_Bfree>
 8011e5a:	4644      	mov	r4, r8
 8011e5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011e60:	3501      	adds	r5, #1
 8011e62:	615e      	str	r6, [r3, #20]
 8011e64:	6125      	str	r5, [r4, #16]
 8011e66:	4620      	mov	r0, r4
 8011e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e6c:	08013be8 	.word	0x08013be8
 8011e70:	08013c74 	.word	0x08013c74

08011e74 <__s2b>:
 8011e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011e78:	4615      	mov	r5, r2
 8011e7a:	2209      	movs	r2, #9
 8011e7c:	461f      	mov	r7, r3
 8011e7e:	3308      	adds	r3, #8
 8011e80:	460c      	mov	r4, r1
 8011e82:	fb93 f3f2 	sdiv	r3, r3, r2
 8011e86:	4606      	mov	r6, r0
 8011e88:	2201      	movs	r2, #1
 8011e8a:	2100      	movs	r1, #0
 8011e8c:	429a      	cmp	r2, r3
 8011e8e:	db09      	blt.n	8011ea4 <__s2b+0x30>
 8011e90:	4630      	mov	r0, r6
 8011e92:	f7ff ff47 	bl	8011d24 <_Balloc>
 8011e96:	b940      	cbnz	r0, 8011eaa <__s2b+0x36>
 8011e98:	4602      	mov	r2, r0
 8011e9a:	21ce      	movs	r1, #206	; 0xce
 8011e9c:	4b18      	ldr	r3, [pc, #96]	; (8011f00 <__s2b+0x8c>)
 8011e9e:	4819      	ldr	r0, [pc, #100]	; (8011f04 <__s2b+0x90>)
 8011ea0:	f7fe fd02 	bl	80108a8 <__assert_func>
 8011ea4:	0052      	lsls	r2, r2, #1
 8011ea6:	3101      	adds	r1, #1
 8011ea8:	e7f0      	b.n	8011e8c <__s2b+0x18>
 8011eaa:	9b08      	ldr	r3, [sp, #32]
 8011eac:	2d09      	cmp	r5, #9
 8011eae:	6143      	str	r3, [r0, #20]
 8011eb0:	f04f 0301 	mov.w	r3, #1
 8011eb4:	6103      	str	r3, [r0, #16]
 8011eb6:	dd16      	ble.n	8011ee6 <__s2b+0x72>
 8011eb8:	f104 0909 	add.w	r9, r4, #9
 8011ebc:	46c8      	mov	r8, r9
 8011ebe:	442c      	add	r4, r5
 8011ec0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011ec4:	4601      	mov	r1, r0
 8011ec6:	220a      	movs	r2, #10
 8011ec8:	4630      	mov	r0, r6
 8011eca:	3b30      	subs	r3, #48	; 0x30
 8011ecc:	f7ff ff8c 	bl	8011de8 <__multadd>
 8011ed0:	45a0      	cmp	r8, r4
 8011ed2:	d1f5      	bne.n	8011ec0 <__s2b+0x4c>
 8011ed4:	f1a5 0408 	sub.w	r4, r5, #8
 8011ed8:	444c      	add	r4, r9
 8011eda:	1b2d      	subs	r5, r5, r4
 8011edc:	1963      	adds	r3, r4, r5
 8011ede:	42bb      	cmp	r3, r7
 8011ee0:	db04      	blt.n	8011eec <__s2b+0x78>
 8011ee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011ee6:	2509      	movs	r5, #9
 8011ee8:	340a      	adds	r4, #10
 8011eea:	e7f6      	b.n	8011eda <__s2b+0x66>
 8011eec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011ef0:	4601      	mov	r1, r0
 8011ef2:	220a      	movs	r2, #10
 8011ef4:	4630      	mov	r0, r6
 8011ef6:	3b30      	subs	r3, #48	; 0x30
 8011ef8:	f7ff ff76 	bl	8011de8 <__multadd>
 8011efc:	e7ee      	b.n	8011edc <__s2b+0x68>
 8011efe:	bf00      	nop
 8011f00:	08013be8 	.word	0x08013be8
 8011f04:	08013c74 	.word	0x08013c74

08011f08 <__hi0bits>:
 8011f08:	0c02      	lsrs	r2, r0, #16
 8011f0a:	0412      	lsls	r2, r2, #16
 8011f0c:	4603      	mov	r3, r0
 8011f0e:	b9ca      	cbnz	r2, 8011f44 <__hi0bits+0x3c>
 8011f10:	0403      	lsls	r3, r0, #16
 8011f12:	2010      	movs	r0, #16
 8011f14:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8011f18:	bf04      	itt	eq
 8011f1a:	021b      	lsleq	r3, r3, #8
 8011f1c:	3008      	addeq	r0, #8
 8011f1e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011f22:	bf04      	itt	eq
 8011f24:	011b      	lsleq	r3, r3, #4
 8011f26:	3004      	addeq	r0, #4
 8011f28:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011f2c:	bf04      	itt	eq
 8011f2e:	009b      	lsleq	r3, r3, #2
 8011f30:	3002      	addeq	r0, #2
 8011f32:	2b00      	cmp	r3, #0
 8011f34:	db05      	blt.n	8011f42 <__hi0bits+0x3a>
 8011f36:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8011f3a:	f100 0001 	add.w	r0, r0, #1
 8011f3e:	bf08      	it	eq
 8011f40:	2020      	moveq	r0, #32
 8011f42:	4770      	bx	lr
 8011f44:	2000      	movs	r0, #0
 8011f46:	e7e5      	b.n	8011f14 <__hi0bits+0xc>

08011f48 <__lo0bits>:
 8011f48:	6803      	ldr	r3, [r0, #0]
 8011f4a:	4602      	mov	r2, r0
 8011f4c:	f013 0007 	ands.w	r0, r3, #7
 8011f50:	d00b      	beq.n	8011f6a <__lo0bits+0x22>
 8011f52:	07d9      	lsls	r1, r3, #31
 8011f54:	d421      	bmi.n	8011f9a <__lo0bits+0x52>
 8011f56:	0798      	lsls	r0, r3, #30
 8011f58:	bf49      	itett	mi
 8011f5a:	085b      	lsrmi	r3, r3, #1
 8011f5c:	089b      	lsrpl	r3, r3, #2
 8011f5e:	2001      	movmi	r0, #1
 8011f60:	6013      	strmi	r3, [r2, #0]
 8011f62:	bf5c      	itt	pl
 8011f64:	2002      	movpl	r0, #2
 8011f66:	6013      	strpl	r3, [r2, #0]
 8011f68:	4770      	bx	lr
 8011f6a:	b299      	uxth	r1, r3
 8011f6c:	b909      	cbnz	r1, 8011f72 <__lo0bits+0x2a>
 8011f6e:	2010      	movs	r0, #16
 8011f70:	0c1b      	lsrs	r3, r3, #16
 8011f72:	b2d9      	uxtb	r1, r3
 8011f74:	b909      	cbnz	r1, 8011f7a <__lo0bits+0x32>
 8011f76:	3008      	adds	r0, #8
 8011f78:	0a1b      	lsrs	r3, r3, #8
 8011f7a:	0719      	lsls	r1, r3, #28
 8011f7c:	bf04      	itt	eq
 8011f7e:	091b      	lsreq	r3, r3, #4
 8011f80:	3004      	addeq	r0, #4
 8011f82:	0799      	lsls	r1, r3, #30
 8011f84:	bf04      	itt	eq
 8011f86:	089b      	lsreq	r3, r3, #2
 8011f88:	3002      	addeq	r0, #2
 8011f8a:	07d9      	lsls	r1, r3, #31
 8011f8c:	d403      	bmi.n	8011f96 <__lo0bits+0x4e>
 8011f8e:	085b      	lsrs	r3, r3, #1
 8011f90:	f100 0001 	add.w	r0, r0, #1
 8011f94:	d003      	beq.n	8011f9e <__lo0bits+0x56>
 8011f96:	6013      	str	r3, [r2, #0]
 8011f98:	4770      	bx	lr
 8011f9a:	2000      	movs	r0, #0
 8011f9c:	4770      	bx	lr
 8011f9e:	2020      	movs	r0, #32
 8011fa0:	4770      	bx	lr
	...

08011fa4 <__i2b>:
 8011fa4:	b510      	push	{r4, lr}
 8011fa6:	460c      	mov	r4, r1
 8011fa8:	2101      	movs	r1, #1
 8011faa:	f7ff febb 	bl	8011d24 <_Balloc>
 8011fae:	4602      	mov	r2, r0
 8011fb0:	b928      	cbnz	r0, 8011fbe <__i2b+0x1a>
 8011fb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8011fb6:	4b04      	ldr	r3, [pc, #16]	; (8011fc8 <__i2b+0x24>)
 8011fb8:	4804      	ldr	r0, [pc, #16]	; (8011fcc <__i2b+0x28>)
 8011fba:	f7fe fc75 	bl	80108a8 <__assert_func>
 8011fbe:	2301      	movs	r3, #1
 8011fc0:	6144      	str	r4, [r0, #20]
 8011fc2:	6103      	str	r3, [r0, #16]
 8011fc4:	bd10      	pop	{r4, pc}
 8011fc6:	bf00      	nop
 8011fc8:	08013be8 	.word	0x08013be8
 8011fcc:	08013c74 	.word	0x08013c74

08011fd0 <__multiply>:
 8011fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fd4:	4691      	mov	r9, r2
 8011fd6:	690a      	ldr	r2, [r1, #16]
 8011fd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011fdc:	460c      	mov	r4, r1
 8011fde:	429a      	cmp	r2, r3
 8011fe0:	bfbe      	ittt	lt
 8011fe2:	460b      	movlt	r3, r1
 8011fe4:	464c      	movlt	r4, r9
 8011fe6:	4699      	movlt	r9, r3
 8011fe8:	6927      	ldr	r7, [r4, #16]
 8011fea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011fee:	68a3      	ldr	r3, [r4, #8]
 8011ff0:	6861      	ldr	r1, [r4, #4]
 8011ff2:	eb07 060a 	add.w	r6, r7, sl
 8011ff6:	42b3      	cmp	r3, r6
 8011ff8:	b085      	sub	sp, #20
 8011ffa:	bfb8      	it	lt
 8011ffc:	3101      	addlt	r1, #1
 8011ffe:	f7ff fe91 	bl	8011d24 <_Balloc>
 8012002:	b930      	cbnz	r0, 8012012 <__multiply+0x42>
 8012004:	4602      	mov	r2, r0
 8012006:	f240 115d 	movw	r1, #349	; 0x15d
 801200a:	4b43      	ldr	r3, [pc, #268]	; (8012118 <__multiply+0x148>)
 801200c:	4843      	ldr	r0, [pc, #268]	; (801211c <__multiply+0x14c>)
 801200e:	f7fe fc4b 	bl	80108a8 <__assert_func>
 8012012:	f100 0514 	add.w	r5, r0, #20
 8012016:	462b      	mov	r3, r5
 8012018:	2200      	movs	r2, #0
 801201a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801201e:	4543      	cmp	r3, r8
 8012020:	d321      	bcc.n	8012066 <__multiply+0x96>
 8012022:	f104 0314 	add.w	r3, r4, #20
 8012026:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801202a:	f109 0314 	add.w	r3, r9, #20
 801202e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012032:	9202      	str	r2, [sp, #8]
 8012034:	1b3a      	subs	r2, r7, r4
 8012036:	3a15      	subs	r2, #21
 8012038:	f022 0203 	bic.w	r2, r2, #3
 801203c:	3204      	adds	r2, #4
 801203e:	f104 0115 	add.w	r1, r4, #21
 8012042:	428f      	cmp	r7, r1
 8012044:	bf38      	it	cc
 8012046:	2204      	movcc	r2, #4
 8012048:	9201      	str	r2, [sp, #4]
 801204a:	9a02      	ldr	r2, [sp, #8]
 801204c:	9303      	str	r3, [sp, #12]
 801204e:	429a      	cmp	r2, r3
 8012050:	d80c      	bhi.n	801206c <__multiply+0x9c>
 8012052:	2e00      	cmp	r6, #0
 8012054:	dd03      	ble.n	801205e <__multiply+0x8e>
 8012056:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801205a:	2b00      	cmp	r3, #0
 801205c:	d059      	beq.n	8012112 <__multiply+0x142>
 801205e:	6106      	str	r6, [r0, #16]
 8012060:	b005      	add	sp, #20
 8012062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012066:	f843 2b04 	str.w	r2, [r3], #4
 801206a:	e7d8      	b.n	801201e <__multiply+0x4e>
 801206c:	f8b3 a000 	ldrh.w	sl, [r3]
 8012070:	f1ba 0f00 	cmp.w	sl, #0
 8012074:	d023      	beq.n	80120be <__multiply+0xee>
 8012076:	46a9      	mov	r9, r5
 8012078:	f04f 0c00 	mov.w	ip, #0
 801207c:	f104 0e14 	add.w	lr, r4, #20
 8012080:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012084:	f8d9 1000 	ldr.w	r1, [r9]
 8012088:	fa1f fb82 	uxth.w	fp, r2
 801208c:	b289      	uxth	r1, r1
 801208e:	fb0a 110b 	mla	r1, sl, fp, r1
 8012092:	4461      	add	r1, ip
 8012094:	f8d9 c000 	ldr.w	ip, [r9]
 8012098:	0c12      	lsrs	r2, r2, #16
 801209a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 801209e:	fb0a c202 	mla	r2, sl, r2, ip
 80120a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80120a6:	b289      	uxth	r1, r1
 80120a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80120ac:	4577      	cmp	r7, lr
 80120ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80120b2:	f849 1b04 	str.w	r1, [r9], #4
 80120b6:	d8e3      	bhi.n	8012080 <__multiply+0xb0>
 80120b8:	9a01      	ldr	r2, [sp, #4]
 80120ba:	f845 c002 	str.w	ip, [r5, r2]
 80120be:	9a03      	ldr	r2, [sp, #12]
 80120c0:	3304      	adds	r3, #4
 80120c2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80120c6:	f1b9 0f00 	cmp.w	r9, #0
 80120ca:	d020      	beq.n	801210e <__multiply+0x13e>
 80120cc:	46ae      	mov	lr, r5
 80120ce:	f04f 0a00 	mov.w	sl, #0
 80120d2:	6829      	ldr	r1, [r5, #0]
 80120d4:	f104 0c14 	add.w	ip, r4, #20
 80120d8:	f8bc b000 	ldrh.w	fp, [ip]
 80120dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80120e0:	b289      	uxth	r1, r1
 80120e2:	fb09 220b 	mla	r2, r9, fp, r2
 80120e6:	4492      	add	sl, r2
 80120e8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80120ec:	f84e 1b04 	str.w	r1, [lr], #4
 80120f0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80120f4:	f8be 1000 	ldrh.w	r1, [lr]
 80120f8:	0c12      	lsrs	r2, r2, #16
 80120fa:	fb09 1102 	mla	r1, r9, r2, r1
 80120fe:	4567      	cmp	r7, ip
 8012100:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012104:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012108:	d8e6      	bhi.n	80120d8 <__multiply+0x108>
 801210a:	9a01      	ldr	r2, [sp, #4]
 801210c:	50a9      	str	r1, [r5, r2]
 801210e:	3504      	adds	r5, #4
 8012110:	e79b      	b.n	801204a <__multiply+0x7a>
 8012112:	3e01      	subs	r6, #1
 8012114:	e79d      	b.n	8012052 <__multiply+0x82>
 8012116:	bf00      	nop
 8012118:	08013be8 	.word	0x08013be8
 801211c:	08013c74 	.word	0x08013c74

08012120 <__pow5mult>:
 8012120:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012124:	4615      	mov	r5, r2
 8012126:	f012 0203 	ands.w	r2, r2, #3
 801212a:	4606      	mov	r6, r0
 801212c:	460f      	mov	r7, r1
 801212e:	d007      	beq.n	8012140 <__pow5mult+0x20>
 8012130:	4c25      	ldr	r4, [pc, #148]	; (80121c8 <__pow5mult+0xa8>)
 8012132:	3a01      	subs	r2, #1
 8012134:	2300      	movs	r3, #0
 8012136:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801213a:	f7ff fe55 	bl	8011de8 <__multadd>
 801213e:	4607      	mov	r7, r0
 8012140:	10ad      	asrs	r5, r5, #2
 8012142:	d03d      	beq.n	80121c0 <__pow5mult+0xa0>
 8012144:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012146:	b97c      	cbnz	r4, 8012168 <__pow5mult+0x48>
 8012148:	2010      	movs	r0, #16
 801214a:	f7ff fdc3 	bl	8011cd4 <malloc>
 801214e:	4602      	mov	r2, r0
 8012150:	6270      	str	r0, [r6, #36]	; 0x24
 8012152:	b928      	cbnz	r0, 8012160 <__pow5mult+0x40>
 8012154:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012158:	4b1c      	ldr	r3, [pc, #112]	; (80121cc <__pow5mult+0xac>)
 801215a:	481d      	ldr	r0, [pc, #116]	; (80121d0 <__pow5mult+0xb0>)
 801215c:	f7fe fba4 	bl	80108a8 <__assert_func>
 8012160:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012164:	6004      	str	r4, [r0, #0]
 8012166:	60c4      	str	r4, [r0, #12]
 8012168:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801216c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012170:	b94c      	cbnz	r4, 8012186 <__pow5mult+0x66>
 8012172:	f240 2171 	movw	r1, #625	; 0x271
 8012176:	4630      	mov	r0, r6
 8012178:	f7ff ff14 	bl	8011fa4 <__i2b>
 801217c:	2300      	movs	r3, #0
 801217e:	4604      	mov	r4, r0
 8012180:	f8c8 0008 	str.w	r0, [r8, #8]
 8012184:	6003      	str	r3, [r0, #0]
 8012186:	f04f 0900 	mov.w	r9, #0
 801218a:	07eb      	lsls	r3, r5, #31
 801218c:	d50a      	bpl.n	80121a4 <__pow5mult+0x84>
 801218e:	4639      	mov	r1, r7
 8012190:	4622      	mov	r2, r4
 8012192:	4630      	mov	r0, r6
 8012194:	f7ff ff1c 	bl	8011fd0 <__multiply>
 8012198:	4680      	mov	r8, r0
 801219a:	4639      	mov	r1, r7
 801219c:	4630      	mov	r0, r6
 801219e:	f7ff fe01 	bl	8011da4 <_Bfree>
 80121a2:	4647      	mov	r7, r8
 80121a4:	106d      	asrs	r5, r5, #1
 80121a6:	d00b      	beq.n	80121c0 <__pow5mult+0xa0>
 80121a8:	6820      	ldr	r0, [r4, #0]
 80121aa:	b938      	cbnz	r0, 80121bc <__pow5mult+0x9c>
 80121ac:	4622      	mov	r2, r4
 80121ae:	4621      	mov	r1, r4
 80121b0:	4630      	mov	r0, r6
 80121b2:	f7ff ff0d 	bl	8011fd0 <__multiply>
 80121b6:	6020      	str	r0, [r4, #0]
 80121b8:	f8c0 9000 	str.w	r9, [r0]
 80121bc:	4604      	mov	r4, r0
 80121be:	e7e4      	b.n	801218a <__pow5mult+0x6a>
 80121c0:	4638      	mov	r0, r7
 80121c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121c6:	bf00      	nop
 80121c8:	08013dc0 	.word	0x08013dc0
 80121cc:	08013ad0 	.word	0x08013ad0
 80121d0:	08013c74 	.word	0x08013c74

080121d4 <__lshift>:
 80121d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80121d8:	460c      	mov	r4, r1
 80121da:	4607      	mov	r7, r0
 80121dc:	4691      	mov	r9, r2
 80121de:	6923      	ldr	r3, [r4, #16]
 80121e0:	6849      	ldr	r1, [r1, #4]
 80121e2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80121e6:	68a3      	ldr	r3, [r4, #8]
 80121e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80121ec:	f108 0601 	add.w	r6, r8, #1
 80121f0:	42b3      	cmp	r3, r6
 80121f2:	db0b      	blt.n	801220c <__lshift+0x38>
 80121f4:	4638      	mov	r0, r7
 80121f6:	f7ff fd95 	bl	8011d24 <_Balloc>
 80121fa:	4605      	mov	r5, r0
 80121fc:	b948      	cbnz	r0, 8012212 <__lshift+0x3e>
 80121fe:	4602      	mov	r2, r0
 8012200:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012204:	4b29      	ldr	r3, [pc, #164]	; (80122ac <__lshift+0xd8>)
 8012206:	482a      	ldr	r0, [pc, #168]	; (80122b0 <__lshift+0xdc>)
 8012208:	f7fe fb4e 	bl	80108a8 <__assert_func>
 801220c:	3101      	adds	r1, #1
 801220e:	005b      	lsls	r3, r3, #1
 8012210:	e7ee      	b.n	80121f0 <__lshift+0x1c>
 8012212:	2300      	movs	r3, #0
 8012214:	f100 0114 	add.w	r1, r0, #20
 8012218:	f100 0210 	add.w	r2, r0, #16
 801221c:	4618      	mov	r0, r3
 801221e:	4553      	cmp	r3, sl
 8012220:	db37      	blt.n	8012292 <__lshift+0xbe>
 8012222:	6920      	ldr	r0, [r4, #16]
 8012224:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012228:	f104 0314 	add.w	r3, r4, #20
 801222c:	f019 091f 	ands.w	r9, r9, #31
 8012230:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012234:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012238:	d02f      	beq.n	801229a <__lshift+0xc6>
 801223a:	468a      	mov	sl, r1
 801223c:	f04f 0c00 	mov.w	ip, #0
 8012240:	f1c9 0e20 	rsb	lr, r9, #32
 8012244:	681a      	ldr	r2, [r3, #0]
 8012246:	fa02 f209 	lsl.w	r2, r2, r9
 801224a:	ea42 020c 	orr.w	r2, r2, ip
 801224e:	f84a 2b04 	str.w	r2, [sl], #4
 8012252:	f853 2b04 	ldr.w	r2, [r3], #4
 8012256:	4298      	cmp	r0, r3
 8012258:	fa22 fc0e 	lsr.w	ip, r2, lr
 801225c:	d8f2      	bhi.n	8012244 <__lshift+0x70>
 801225e:	1b03      	subs	r3, r0, r4
 8012260:	3b15      	subs	r3, #21
 8012262:	f023 0303 	bic.w	r3, r3, #3
 8012266:	3304      	adds	r3, #4
 8012268:	f104 0215 	add.w	r2, r4, #21
 801226c:	4290      	cmp	r0, r2
 801226e:	bf38      	it	cc
 8012270:	2304      	movcc	r3, #4
 8012272:	f841 c003 	str.w	ip, [r1, r3]
 8012276:	f1bc 0f00 	cmp.w	ip, #0
 801227a:	d001      	beq.n	8012280 <__lshift+0xac>
 801227c:	f108 0602 	add.w	r6, r8, #2
 8012280:	3e01      	subs	r6, #1
 8012282:	4638      	mov	r0, r7
 8012284:	4621      	mov	r1, r4
 8012286:	612e      	str	r6, [r5, #16]
 8012288:	f7ff fd8c 	bl	8011da4 <_Bfree>
 801228c:	4628      	mov	r0, r5
 801228e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012292:	f842 0f04 	str.w	r0, [r2, #4]!
 8012296:	3301      	adds	r3, #1
 8012298:	e7c1      	b.n	801221e <__lshift+0x4a>
 801229a:	3904      	subs	r1, #4
 801229c:	f853 2b04 	ldr.w	r2, [r3], #4
 80122a0:	4298      	cmp	r0, r3
 80122a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80122a6:	d8f9      	bhi.n	801229c <__lshift+0xc8>
 80122a8:	e7ea      	b.n	8012280 <__lshift+0xac>
 80122aa:	bf00      	nop
 80122ac:	08013be8 	.word	0x08013be8
 80122b0:	08013c74 	.word	0x08013c74

080122b4 <__mcmp>:
 80122b4:	4603      	mov	r3, r0
 80122b6:	690a      	ldr	r2, [r1, #16]
 80122b8:	6900      	ldr	r0, [r0, #16]
 80122ba:	b530      	push	{r4, r5, lr}
 80122bc:	1a80      	subs	r0, r0, r2
 80122be:	d10d      	bne.n	80122dc <__mcmp+0x28>
 80122c0:	3314      	adds	r3, #20
 80122c2:	3114      	adds	r1, #20
 80122c4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80122c8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80122cc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80122d0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80122d4:	4295      	cmp	r5, r2
 80122d6:	d002      	beq.n	80122de <__mcmp+0x2a>
 80122d8:	d304      	bcc.n	80122e4 <__mcmp+0x30>
 80122da:	2001      	movs	r0, #1
 80122dc:	bd30      	pop	{r4, r5, pc}
 80122de:	42a3      	cmp	r3, r4
 80122e0:	d3f4      	bcc.n	80122cc <__mcmp+0x18>
 80122e2:	e7fb      	b.n	80122dc <__mcmp+0x28>
 80122e4:	f04f 30ff 	mov.w	r0, #4294967295
 80122e8:	e7f8      	b.n	80122dc <__mcmp+0x28>
	...

080122ec <__mdiff>:
 80122ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122f0:	460d      	mov	r5, r1
 80122f2:	4607      	mov	r7, r0
 80122f4:	4611      	mov	r1, r2
 80122f6:	4628      	mov	r0, r5
 80122f8:	4614      	mov	r4, r2
 80122fa:	f7ff ffdb 	bl	80122b4 <__mcmp>
 80122fe:	1e06      	subs	r6, r0, #0
 8012300:	d111      	bne.n	8012326 <__mdiff+0x3a>
 8012302:	4631      	mov	r1, r6
 8012304:	4638      	mov	r0, r7
 8012306:	f7ff fd0d 	bl	8011d24 <_Balloc>
 801230a:	4602      	mov	r2, r0
 801230c:	b928      	cbnz	r0, 801231a <__mdiff+0x2e>
 801230e:	f240 2132 	movw	r1, #562	; 0x232
 8012312:	4b3a      	ldr	r3, [pc, #232]	; (80123fc <__mdiff+0x110>)
 8012314:	483a      	ldr	r0, [pc, #232]	; (8012400 <__mdiff+0x114>)
 8012316:	f7fe fac7 	bl	80108a8 <__assert_func>
 801231a:	2301      	movs	r3, #1
 801231c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8012320:	4610      	mov	r0, r2
 8012322:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012326:	bfa4      	itt	ge
 8012328:	4623      	movge	r3, r4
 801232a:	462c      	movge	r4, r5
 801232c:	4638      	mov	r0, r7
 801232e:	6861      	ldr	r1, [r4, #4]
 8012330:	bfa6      	itte	ge
 8012332:	461d      	movge	r5, r3
 8012334:	2600      	movge	r6, #0
 8012336:	2601      	movlt	r6, #1
 8012338:	f7ff fcf4 	bl	8011d24 <_Balloc>
 801233c:	4602      	mov	r2, r0
 801233e:	b918      	cbnz	r0, 8012348 <__mdiff+0x5c>
 8012340:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012344:	4b2d      	ldr	r3, [pc, #180]	; (80123fc <__mdiff+0x110>)
 8012346:	e7e5      	b.n	8012314 <__mdiff+0x28>
 8012348:	f102 0814 	add.w	r8, r2, #20
 801234c:	46c2      	mov	sl, r8
 801234e:	f04f 0c00 	mov.w	ip, #0
 8012352:	6927      	ldr	r7, [r4, #16]
 8012354:	60c6      	str	r6, [r0, #12]
 8012356:	692e      	ldr	r6, [r5, #16]
 8012358:	f104 0014 	add.w	r0, r4, #20
 801235c:	f105 0914 	add.w	r9, r5, #20
 8012360:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8012364:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012368:	3410      	adds	r4, #16
 801236a:	f854 bf04 	ldr.w	fp, [r4, #4]!
 801236e:	f859 3b04 	ldr.w	r3, [r9], #4
 8012372:	fa1f f18b 	uxth.w	r1, fp
 8012376:	448c      	add	ip, r1
 8012378:	b299      	uxth	r1, r3
 801237a:	0c1b      	lsrs	r3, r3, #16
 801237c:	ebac 0101 	sub.w	r1, ip, r1
 8012380:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012384:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8012388:	b289      	uxth	r1, r1
 801238a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 801238e:	454e      	cmp	r6, r9
 8012390:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8012394:	f84a 3b04 	str.w	r3, [sl], #4
 8012398:	d8e7      	bhi.n	801236a <__mdiff+0x7e>
 801239a:	1b73      	subs	r3, r6, r5
 801239c:	3b15      	subs	r3, #21
 801239e:	f023 0303 	bic.w	r3, r3, #3
 80123a2:	3515      	adds	r5, #21
 80123a4:	3304      	adds	r3, #4
 80123a6:	42ae      	cmp	r6, r5
 80123a8:	bf38      	it	cc
 80123aa:	2304      	movcc	r3, #4
 80123ac:	4418      	add	r0, r3
 80123ae:	4443      	add	r3, r8
 80123b0:	461e      	mov	r6, r3
 80123b2:	4605      	mov	r5, r0
 80123b4:	4575      	cmp	r5, lr
 80123b6:	d30e      	bcc.n	80123d6 <__mdiff+0xea>
 80123b8:	f10e 0103 	add.w	r1, lr, #3
 80123bc:	1a09      	subs	r1, r1, r0
 80123be:	f021 0103 	bic.w	r1, r1, #3
 80123c2:	3803      	subs	r0, #3
 80123c4:	4586      	cmp	lr, r0
 80123c6:	bf38      	it	cc
 80123c8:	2100      	movcc	r1, #0
 80123ca:	4419      	add	r1, r3
 80123cc:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80123d0:	b18b      	cbz	r3, 80123f6 <__mdiff+0x10a>
 80123d2:	6117      	str	r7, [r2, #16]
 80123d4:	e7a4      	b.n	8012320 <__mdiff+0x34>
 80123d6:	f855 8b04 	ldr.w	r8, [r5], #4
 80123da:	fa1f f188 	uxth.w	r1, r8
 80123de:	4461      	add	r1, ip
 80123e0:	140c      	asrs	r4, r1, #16
 80123e2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80123e6:	b289      	uxth	r1, r1
 80123e8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80123ec:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80123f0:	f846 1b04 	str.w	r1, [r6], #4
 80123f4:	e7de      	b.n	80123b4 <__mdiff+0xc8>
 80123f6:	3f01      	subs	r7, #1
 80123f8:	e7e8      	b.n	80123cc <__mdiff+0xe0>
 80123fa:	bf00      	nop
 80123fc:	08013be8 	.word	0x08013be8
 8012400:	08013c74 	.word	0x08013c74

08012404 <__ulp>:
 8012404:	4b11      	ldr	r3, [pc, #68]	; (801244c <__ulp+0x48>)
 8012406:	400b      	ands	r3, r1
 8012408:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 801240c:	2b00      	cmp	r3, #0
 801240e:	dd02      	ble.n	8012416 <__ulp+0x12>
 8012410:	2000      	movs	r0, #0
 8012412:	4619      	mov	r1, r3
 8012414:	4770      	bx	lr
 8012416:	425b      	negs	r3, r3
 8012418:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 801241c:	f04f 0000 	mov.w	r0, #0
 8012420:	f04f 0100 	mov.w	r1, #0
 8012424:	ea4f 5223 	mov.w	r2, r3, asr #20
 8012428:	da04      	bge.n	8012434 <__ulp+0x30>
 801242a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801242e:	fa43 f102 	asr.w	r1, r3, r2
 8012432:	4770      	bx	lr
 8012434:	f1a2 0314 	sub.w	r3, r2, #20
 8012438:	2b1e      	cmp	r3, #30
 801243a:	bfd6      	itet	le
 801243c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8012440:	2301      	movgt	r3, #1
 8012442:	fa22 f303 	lsrle.w	r3, r2, r3
 8012446:	4618      	mov	r0, r3
 8012448:	4770      	bx	lr
 801244a:	bf00      	nop
 801244c:	7ff00000 	.word	0x7ff00000

08012450 <__b2d>:
 8012450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012454:	6907      	ldr	r7, [r0, #16]
 8012456:	f100 0914 	add.w	r9, r0, #20
 801245a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 801245e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8012462:	f1a7 0804 	sub.w	r8, r7, #4
 8012466:	4630      	mov	r0, r6
 8012468:	f7ff fd4e 	bl	8011f08 <__hi0bits>
 801246c:	f1c0 0320 	rsb	r3, r0, #32
 8012470:	280a      	cmp	r0, #10
 8012472:	600b      	str	r3, [r1, #0]
 8012474:	491f      	ldr	r1, [pc, #124]	; (80124f4 <__b2d+0xa4>)
 8012476:	dc17      	bgt.n	80124a8 <__b2d+0x58>
 8012478:	45c1      	cmp	r9, r8
 801247a:	bf28      	it	cs
 801247c:	2200      	movcs	r2, #0
 801247e:	f1c0 0c0b 	rsb	ip, r0, #11
 8012482:	fa26 f30c 	lsr.w	r3, r6, ip
 8012486:	bf38      	it	cc
 8012488:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 801248c:	ea43 0501 	orr.w	r5, r3, r1
 8012490:	f100 0315 	add.w	r3, r0, #21
 8012494:	fa06 f303 	lsl.w	r3, r6, r3
 8012498:	fa22 f20c 	lsr.w	r2, r2, ip
 801249c:	ea43 0402 	orr.w	r4, r3, r2
 80124a0:	4620      	mov	r0, r4
 80124a2:	4629      	mov	r1, r5
 80124a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80124a8:	45c1      	cmp	r9, r8
 80124aa:	bf2e      	itee	cs
 80124ac:	2200      	movcs	r2, #0
 80124ae:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80124b2:	f1a7 0808 	subcc.w	r8, r7, #8
 80124b6:	f1b0 030b 	subs.w	r3, r0, #11
 80124ba:	d016      	beq.n	80124ea <__b2d+0x9a>
 80124bc:	f1c3 0720 	rsb	r7, r3, #32
 80124c0:	fa22 f107 	lsr.w	r1, r2, r7
 80124c4:	45c8      	cmp	r8, r9
 80124c6:	fa06 f603 	lsl.w	r6, r6, r3
 80124ca:	ea46 0601 	orr.w	r6, r6, r1
 80124ce:	bf94      	ite	ls
 80124d0:	2100      	movls	r1, #0
 80124d2:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80124d6:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80124da:	fa02 f003 	lsl.w	r0, r2, r3
 80124de:	40f9      	lsrs	r1, r7
 80124e0:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80124e4:	ea40 0401 	orr.w	r4, r0, r1
 80124e8:	e7da      	b.n	80124a0 <__b2d+0x50>
 80124ea:	4614      	mov	r4, r2
 80124ec:	ea46 0501 	orr.w	r5, r6, r1
 80124f0:	e7d6      	b.n	80124a0 <__b2d+0x50>
 80124f2:	bf00      	nop
 80124f4:	3ff00000 	.word	0x3ff00000

080124f8 <__d2b>:
 80124f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80124fc:	2101      	movs	r1, #1
 80124fe:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8012502:	4690      	mov	r8, r2
 8012504:	461d      	mov	r5, r3
 8012506:	f7ff fc0d 	bl	8011d24 <_Balloc>
 801250a:	4604      	mov	r4, r0
 801250c:	b930      	cbnz	r0, 801251c <__d2b+0x24>
 801250e:	4602      	mov	r2, r0
 8012510:	f240 310a 	movw	r1, #778	; 0x30a
 8012514:	4b24      	ldr	r3, [pc, #144]	; (80125a8 <__d2b+0xb0>)
 8012516:	4825      	ldr	r0, [pc, #148]	; (80125ac <__d2b+0xb4>)
 8012518:	f7fe f9c6 	bl	80108a8 <__assert_func>
 801251c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8012520:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8012524:	bb2d      	cbnz	r5, 8012572 <__d2b+0x7a>
 8012526:	9301      	str	r3, [sp, #4]
 8012528:	f1b8 0300 	subs.w	r3, r8, #0
 801252c:	d026      	beq.n	801257c <__d2b+0x84>
 801252e:	4668      	mov	r0, sp
 8012530:	9300      	str	r3, [sp, #0]
 8012532:	f7ff fd09 	bl	8011f48 <__lo0bits>
 8012536:	9900      	ldr	r1, [sp, #0]
 8012538:	b1f0      	cbz	r0, 8012578 <__d2b+0x80>
 801253a:	9a01      	ldr	r2, [sp, #4]
 801253c:	f1c0 0320 	rsb	r3, r0, #32
 8012540:	fa02 f303 	lsl.w	r3, r2, r3
 8012544:	430b      	orrs	r3, r1
 8012546:	40c2      	lsrs	r2, r0
 8012548:	6163      	str	r3, [r4, #20]
 801254a:	9201      	str	r2, [sp, #4]
 801254c:	9b01      	ldr	r3, [sp, #4]
 801254e:	2b00      	cmp	r3, #0
 8012550:	bf14      	ite	ne
 8012552:	2102      	movne	r1, #2
 8012554:	2101      	moveq	r1, #1
 8012556:	61a3      	str	r3, [r4, #24]
 8012558:	6121      	str	r1, [r4, #16]
 801255a:	b1c5      	cbz	r5, 801258e <__d2b+0x96>
 801255c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012560:	4405      	add	r5, r0
 8012562:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012566:	603d      	str	r5, [r7, #0]
 8012568:	6030      	str	r0, [r6, #0]
 801256a:	4620      	mov	r0, r4
 801256c:	b002      	add	sp, #8
 801256e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012572:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012576:	e7d6      	b.n	8012526 <__d2b+0x2e>
 8012578:	6161      	str	r1, [r4, #20]
 801257a:	e7e7      	b.n	801254c <__d2b+0x54>
 801257c:	a801      	add	r0, sp, #4
 801257e:	f7ff fce3 	bl	8011f48 <__lo0bits>
 8012582:	2101      	movs	r1, #1
 8012584:	9b01      	ldr	r3, [sp, #4]
 8012586:	6121      	str	r1, [r4, #16]
 8012588:	6163      	str	r3, [r4, #20]
 801258a:	3020      	adds	r0, #32
 801258c:	e7e5      	b.n	801255a <__d2b+0x62>
 801258e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8012592:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012596:	6038      	str	r0, [r7, #0]
 8012598:	6918      	ldr	r0, [r3, #16]
 801259a:	f7ff fcb5 	bl	8011f08 <__hi0bits>
 801259e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80125a2:	6031      	str	r1, [r6, #0]
 80125a4:	e7e1      	b.n	801256a <__d2b+0x72>
 80125a6:	bf00      	nop
 80125a8:	08013be8 	.word	0x08013be8
 80125ac:	08013c74 	.word	0x08013c74

080125b0 <__ratio>:
 80125b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125b4:	4688      	mov	r8, r1
 80125b6:	4669      	mov	r1, sp
 80125b8:	4681      	mov	r9, r0
 80125ba:	f7ff ff49 	bl	8012450 <__b2d>
 80125be:	460f      	mov	r7, r1
 80125c0:	4604      	mov	r4, r0
 80125c2:	460d      	mov	r5, r1
 80125c4:	4640      	mov	r0, r8
 80125c6:	a901      	add	r1, sp, #4
 80125c8:	f7ff ff42 	bl	8012450 <__b2d>
 80125cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80125d0:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80125d4:	468b      	mov	fp, r1
 80125d6:	eba3 0c02 	sub.w	ip, r3, r2
 80125da:	e9dd 3200 	ldrd	r3, r2, [sp]
 80125de:	1a9b      	subs	r3, r3, r2
 80125e0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	bfd5      	itete	le
 80125e8:	460a      	movle	r2, r1
 80125ea:	462a      	movgt	r2, r5
 80125ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80125f0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80125f4:	bfd8      	it	le
 80125f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80125fa:	465b      	mov	r3, fp
 80125fc:	4602      	mov	r2, r0
 80125fe:	4639      	mov	r1, r7
 8012600:	4620      	mov	r0, r4
 8012602:	f7ee f8b5 	bl	8000770 <__aeabi_ddiv>
 8012606:	b003      	add	sp, #12
 8012608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801260c <__copybits>:
 801260c:	3901      	subs	r1, #1
 801260e:	b570      	push	{r4, r5, r6, lr}
 8012610:	1149      	asrs	r1, r1, #5
 8012612:	6914      	ldr	r4, [r2, #16]
 8012614:	3101      	adds	r1, #1
 8012616:	f102 0314 	add.w	r3, r2, #20
 801261a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801261e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8012622:	1f05      	subs	r5, r0, #4
 8012624:	42a3      	cmp	r3, r4
 8012626:	d30c      	bcc.n	8012642 <__copybits+0x36>
 8012628:	1aa3      	subs	r3, r4, r2
 801262a:	3b11      	subs	r3, #17
 801262c:	f023 0303 	bic.w	r3, r3, #3
 8012630:	3211      	adds	r2, #17
 8012632:	42a2      	cmp	r2, r4
 8012634:	bf88      	it	hi
 8012636:	2300      	movhi	r3, #0
 8012638:	4418      	add	r0, r3
 801263a:	2300      	movs	r3, #0
 801263c:	4288      	cmp	r0, r1
 801263e:	d305      	bcc.n	801264c <__copybits+0x40>
 8012640:	bd70      	pop	{r4, r5, r6, pc}
 8012642:	f853 6b04 	ldr.w	r6, [r3], #4
 8012646:	f845 6f04 	str.w	r6, [r5, #4]!
 801264a:	e7eb      	b.n	8012624 <__copybits+0x18>
 801264c:	f840 3b04 	str.w	r3, [r0], #4
 8012650:	e7f4      	b.n	801263c <__copybits+0x30>

08012652 <__any_on>:
 8012652:	f100 0214 	add.w	r2, r0, #20
 8012656:	6900      	ldr	r0, [r0, #16]
 8012658:	114b      	asrs	r3, r1, #5
 801265a:	4298      	cmp	r0, r3
 801265c:	b510      	push	{r4, lr}
 801265e:	db11      	blt.n	8012684 <__any_on+0x32>
 8012660:	dd0a      	ble.n	8012678 <__any_on+0x26>
 8012662:	f011 011f 	ands.w	r1, r1, #31
 8012666:	d007      	beq.n	8012678 <__any_on+0x26>
 8012668:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801266c:	fa24 f001 	lsr.w	r0, r4, r1
 8012670:	fa00 f101 	lsl.w	r1, r0, r1
 8012674:	428c      	cmp	r4, r1
 8012676:	d10b      	bne.n	8012690 <__any_on+0x3e>
 8012678:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801267c:	4293      	cmp	r3, r2
 801267e:	d803      	bhi.n	8012688 <__any_on+0x36>
 8012680:	2000      	movs	r0, #0
 8012682:	bd10      	pop	{r4, pc}
 8012684:	4603      	mov	r3, r0
 8012686:	e7f7      	b.n	8012678 <__any_on+0x26>
 8012688:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801268c:	2900      	cmp	r1, #0
 801268e:	d0f5      	beq.n	801267c <__any_on+0x2a>
 8012690:	2001      	movs	r0, #1
 8012692:	e7f6      	b.n	8012682 <__any_on+0x30>

08012694 <_calloc_r>:
 8012694:	b570      	push	{r4, r5, r6, lr}
 8012696:	fba1 5402 	umull	r5, r4, r1, r2
 801269a:	b934      	cbnz	r4, 80126aa <_calloc_r+0x16>
 801269c:	4629      	mov	r1, r5
 801269e:	f000 f875 	bl	801278c <_malloc_r>
 80126a2:	4606      	mov	r6, r0
 80126a4:	b928      	cbnz	r0, 80126b2 <_calloc_r+0x1e>
 80126a6:	4630      	mov	r0, r6
 80126a8:	bd70      	pop	{r4, r5, r6, pc}
 80126aa:	220c      	movs	r2, #12
 80126ac:	2600      	movs	r6, #0
 80126ae:	6002      	str	r2, [r0, #0]
 80126b0:	e7f9      	b.n	80126a6 <_calloc_r+0x12>
 80126b2:	462a      	mov	r2, r5
 80126b4:	4621      	mov	r1, r4
 80126b6:	f7fc fdf3 	bl	800f2a0 <memset>
 80126ba:	e7f4      	b.n	80126a6 <_calloc_r+0x12>

080126bc <_free_r>:
 80126bc:	b538      	push	{r3, r4, r5, lr}
 80126be:	4605      	mov	r5, r0
 80126c0:	2900      	cmp	r1, #0
 80126c2:	d040      	beq.n	8012746 <_free_r+0x8a>
 80126c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80126c8:	1f0c      	subs	r4, r1, #4
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	bfb8      	it	lt
 80126ce:	18e4      	addlt	r4, r4, r3
 80126d0:	f000 feba 	bl	8013448 <__malloc_lock>
 80126d4:	4a1c      	ldr	r2, [pc, #112]	; (8012748 <_free_r+0x8c>)
 80126d6:	6813      	ldr	r3, [r2, #0]
 80126d8:	b933      	cbnz	r3, 80126e8 <_free_r+0x2c>
 80126da:	6063      	str	r3, [r4, #4]
 80126dc:	6014      	str	r4, [r2, #0]
 80126de:	4628      	mov	r0, r5
 80126e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80126e4:	f000 beb6 	b.w	8013454 <__malloc_unlock>
 80126e8:	42a3      	cmp	r3, r4
 80126ea:	d908      	bls.n	80126fe <_free_r+0x42>
 80126ec:	6820      	ldr	r0, [r4, #0]
 80126ee:	1821      	adds	r1, r4, r0
 80126f0:	428b      	cmp	r3, r1
 80126f2:	bf01      	itttt	eq
 80126f4:	6819      	ldreq	r1, [r3, #0]
 80126f6:	685b      	ldreq	r3, [r3, #4]
 80126f8:	1809      	addeq	r1, r1, r0
 80126fa:	6021      	streq	r1, [r4, #0]
 80126fc:	e7ed      	b.n	80126da <_free_r+0x1e>
 80126fe:	461a      	mov	r2, r3
 8012700:	685b      	ldr	r3, [r3, #4]
 8012702:	b10b      	cbz	r3, 8012708 <_free_r+0x4c>
 8012704:	42a3      	cmp	r3, r4
 8012706:	d9fa      	bls.n	80126fe <_free_r+0x42>
 8012708:	6811      	ldr	r1, [r2, #0]
 801270a:	1850      	adds	r0, r2, r1
 801270c:	42a0      	cmp	r0, r4
 801270e:	d10b      	bne.n	8012728 <_free_r+0x6c>
 8012710:	6820      	ldr	r0, [r4, #0]
 8012712:	4401      	add	r1, r0
 8012714:	1850      	adds	r0, r2, r1
 8012716:	4283      	cmp	r3, r0
 8012718:	6011      	str	r1, [r2, #0]
 801271a:	d1e0      	bne.n	80126de <_free_r+0x22>
 801271c:	6818      	ldr	r0, [r3, #0]
 801271e:	685b      	ldr	r3, [r3, #4]
 8012720:	4401      	add	r1, r0
 8012722:	6011      	str	r1, [r2, #0]
 8012724:	6053      	str	r3, [r2, #4]
 8012726:	e7da      	b.n	80126de <_free_r+0x22>
 8012728:	d902      	bls.n	8012730 <_free_r+0x74>
 801272a:	230c      	movs	r3, #12
 801272c:	602b      	str	r3, [r5, #0]
 801272e:	e7d6      	b.n	80126de <_free_r+0x22>
 8012730:	6820      	ldr	r0, [r4, #0]
 8012732:	1821      	adds	r1, r4, r0
 8012734:	428b      	cmp	r3, r1
 8012736:	bf01      	itttt	eq
 8012738:	6819      	ldreq	r1, [r3, #0]
 801273a:	685b      	ldreq	r3, [r3, #4]
 801273c:	1809      	addeq	r1, r1, r0
 801273e:	6021      	streq	r1, [r4, #0]
 8012740:	6063      	str	r3, [r4, #4]
 8012742:	6054      	str	r4, [r2, #4]
 8012744:	e7cb      	b.n	80126de <_free_r+0x22>
 8012746:	bd38      	pop	{r3, r4, r5, pc}
 8012748:	200019f0 	.word	0x200019f0

0801274c <sbrk_aligned>:
 801274c:	b570      	push	{r4, r5, r6, lr}
 801274e:	4e0e      	ldr	r6, [pc, #56]	; (8012788 <sbrk_aligned+0x3c>)
 8012750:	460c      	mov	r4, r1
 8012752:	6831      	ldr	r1, [r6, #0]
 8012754:	4605      	mov	r5, r0
 8012756:	b911      	cbnz	r1, 801275e <sbrk_aligned+0x12>
 8012758:	f000 fb46 	bl	8012de8 <_sbrk_r>
 801275c:	6030      	str	r0, [r6, #0]
 801275e:	4621      	mov	r1, r4
 8012760:	4628      	mov	r0, r5
 8012762:	f000 fb41 	bl	8012de8 <_sbrk_r>
 8012766:	1c43      	adds	r3, r0, #1
 8012768:	d00a      	beq.n	8012780 <sbrk_aligned+0x34>
 801276a:	1cc4      	adds	r4, r0, #3
 801276c:	f024 0403 	bic.w	r4, r4, #3
 8012770:	42a0      	cmp	r0, r4
 8012772:	d007      	beq.n	8012784 <sbrk_aligned+0x38>
 8012774:	1a21      	subs	r1, r4, r0
 8012776:	4628      	mov	r0, r5
 8012778:	f000 fb36 	bl	8012de8 <_sbrk_r>
 801277c:	3001      	adds	r0, #1
 801277e:	d101      	bne.n	8012784 <sbrk_aligned+0x38>
 8012780:	f04f 34ff 	mov.w	r4, #4294967295
 8012784:	4620      	mov	r0, r4
 8012786:	bd70      	pop	{r4, r5, r6, pc}
 8012788:	200019f4 	.word	0x200019f4

0801278c <_malloc_r>:
 801278c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012790:	1ccd      	adds	r5, r1, #3
 8012792:	f025 0503 	bic.w	r5, r5, #3
 8012796:	3508      	adds	r5, #8
 8012798:	2d0c      	cmp	r5, #12
 801279a:	bf38      	it	cc
 801279c:	250c      	movcc	r5, #12
 801279e:	2d00      	cmp	r5, #0
 80127a0:	4607      	mov	r7, r0
 80127a2:	db01      	blt.n	80127a8 <_malloc_r+0x1c>
 80127a4:	42a9      	cmp	r1, r5
 80127a6:	d905      	bls.n	80127b4 <_malloc_r+0x28>
 80127a8:	230c      	movs	r3, #12
 80127aa:	2600      	movs	r6, #0
 80127ac:	603b      	str	r3, [r7, #0]
 80127ae:	4630      	mov	r0, r6
 80127b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127b4:	4e2e      	ldr	r6, [pc, #184]	; (8012870 <_malloc_r+0xe4>)
 80127b6:	f000 fe47 	bl	8013448 <__malloc_lock>
 80127ba:	6833      	ldr	r3, [r6, #0]
 80127bc:	461c      	mov	r4, r3
 80127be:	bb34      	cbnz	r4, 801280e <_malloc_r+0x82>
 80127c0:	4629      	mov	r1, r5
 80127c2:	4638      	mov	r0, r7
 80127c4:	f7ff ffc2 	bl	801274c <sbrk_aligned>
 80127c8:	1c43      	adds	r3, r0, #1
 80127ca:	4604      	mov	r4, r0
 80127cc:	d14d      	bne.n	801286a <_malloc_r+0xde>
 80127ce:	6834      	ldr	r4, [r6, #0]
 80127d0:	4626      	mov	r6, r4
 80127d2:	2e00      	cmp	r6, #0
 80127d4:	d140      	bne.n	8012858 <_malloc_r+0xcc>
 80127d6:	6823      	ldr	r3, [r4, #0]
 80127d8:	4631      	mov	r1, r6
 80127da:	4638      	mov	r0, r7
 80127dc:	eb04 0803 	add.w	r8, r4, r3
 80127e0:	f000 fb02 	bl	8012de8 <_sbrk_r>
 80127e4:	4580      	cmp	r8, r0
 80127e6:	d13a      	bne.n	801285e <_malloc_r+0xd2>
 80127e8:	6821      	ldr	r1, [r4, #0]
 80127ea:	3503      	adds	r5, #3
 80127ec:	1a6d      	subs	r5, r5, r1
 80127ee:	f025 0503 	bic.w	r5, r5, #3
 80127f2:	3508      	adds	r5, #8
 80127f4:	2d0c      	cmp	r5, #12
 80127f6:	bf38      	it	cc
 80127f8:	250c      	movcc	r5, #12
 80127fa:	4638      	mov	r0, r7
 80127fc:	4629      	mov	r1, r5
 80127fe:	f7ff ffa5 	bl	801274c <sbrk_aligned>
 8012802:	3001      	adds	r0, #1
 8012804:	d02b      	beq.n	801285e <_malloc_r+0xd2>
 8012806:	6823      	ldr	r3, [r4, #0]
 8012808:	442b      	add	r3, r5
 801280a:	6023      	str	r3, [r4, #0]
 801280c:	e00e      	b.n	801282c <_malloc_r+0xa0>
 801280e:	6822      	ldr	r2, [r4, #0]
 8012810:	1b52      	subs	r2, r2, r5
 8012812:	d41e      	bmi.n	8012852 <_malloc_r+0xc6>
 8012814:	2a0b      	cmp	r2, #11
 8012816:	d916      	bls.n	8012846 <_malloc_r+0xba>
 8012818:	1961      	adds	r1, r4, r5
 801281a:	42a3      	cmp	r3, r4
 801281c:	6025      	str	r5, [r4, #0]
 801281e:	bf18      	it	ne
 8012820:	6059      	strne	r1, [r3, #4]
 8012822:	6863      	ldr	r3, [r4, #4]
 8012824:	bf08      	it	eq
 8012826:	6031      	streq	r1, [r6, #0]
 8012828:	5162      	str	r2, [r4, r5]
 801282a:	604b      	str	r3, [r1, #4]
 801282c:	4638      	mov	r0, r7
 801282e:	f104 060b 	add.w	r6, r4, #11
 8012832:	f000 fe0f 	bl	8013454 <__malloc_unlock>
 8012836:	f026 0607 	bic.w	r6, r6, #7
 801283a:	1d23      	adds	r3, r4, #4
 801283c:	1af2      	subs	r2, r6, r3
 801283e:	d0b6      	beq.n	80127ae <_malloc_r+0x22>
 8012840:	1b9b      	subs	r3, r3, r6
 8012842:	50a3      	str	r3, [r4, r2]
 8012844:	e7b3      	b.n	80127ae <_malloc_r+0x22>
 8012846:	6862      	ldr	r2, [r4, #4]
 8012848:	42a3      	cmp	r3, r4
 801284a:	bf0c      	ite	eq
 801284c:	6032      	streq	r2, [r6, #0]
 801284e:	605a      	strne	r2, [r3, #4]
 8012850:	e7ec      	b.n	801282c <_malloc_r+0xa0>
 8012852:	4623      	mov	r3, r4
 8012854:	6864      	ldr	r4, [r4, #4]
 8012856:	e7b2      	b.n	80127be <_malloc_r+0x32>
 8012858:	4634      	mov	r4, r6
 801285a:	6876      	ldr	r6, [r6, #4]
 801285c:	e7b9      	b.n	80127d2 <_malloc_r+0x46>
 801285e:	230c      	movs	r3, #12
 8012860:	4638      	mov	r0, r7
 8012862:	603b      	str	r3, [r7, #0]
 8012864:	f000 fdf6 	bl	8013454 <__malloc_unlock>
 8012868:	e7a1      	b.n	80127ae <_malloc_r+0x22>
 801286a:	6025      	str	r5, [r4, #0]
 801286c:	e7de      	b.n	801282c <_malloc_r+0xa0>
 801286e:	bf00      	nop
 8012870:	200019f0 	.word	0x200019f0

08012874 <__ssputs_r>:
 8012874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012878:	688e      	ldr	r6, [r1, #8]
 801287a:	4682      	mov	sl, r0
 801287c:	429e      	cmp	r6, r3
 801287e:	460c      	mov	r4, r1
 8012880:	4690      	mov	r8, r2
 8012882:	461f      	mov	r7, r3
 8012884:	d838      	bhi.n	80128f8 <__ssputs_r+0x84>
 8012886:	898a      	ldrh	r2, [r1, #12]
 8012888:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801288c:	d032      	beq.n	80128f4 <__ssputs_r+0x80>
 801288e:	6825      	ldr	r5, [r4, #0]
 8012890:	6909      	ldr	r1, [r1, #16]
 8012892:	3301      	adds	r3, #1
 8012894:	eba5 0901 	sub.w	r9, r5, r1
 8012898:	6965      	ldr	r5, [r4, #20]
 801289a:	444b      	add	r3, r9
 801289c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80128a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80128a4:	106d      	asrs	r5, r5, #1
 80128a6:	429d      	cmp	r5, r3
 80128a8:	bf38      	it	cc
 80128aa:	461d      	movcc	r5, r3
 80128ac:	0553      	lsls	r3, r2, #21
 80128ae:	d531      	bpl.n	8012914 <__ssputs_r+0xa0>
 80128b0:	4629      	mov	r1, r5
 80128b2:	f7ff ff6b 	bl	801278c <_malloc_r>
 80128b6:	4606      	mov	r6, r0
 80128b8:	b950      	cbnz	r0, 80128d0 <__ssputs_r+0x5c>
 80128ba:	230c      	movs	r3, #12
 80128bc:	f04f 30ff 	mov.w	r0, #4294967295
 80128c0:	f8ca 3000 	str.w	r3, [sl]
 80128c4:	89a3      	ldrh	r3, [r4, #12]
 80128c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80128ca:	81a3      	strh	r3, [r4, #12]
 80128cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128d0:	464a      	mov	r2, r9
 80128d2:	6921      	ldr	r1, [r4, #16]
 80128d4:	f7fc fcd6 	bl	800f284 <memcpy>
 80128d8:	89a3      	ldrh	r3, [r4, #12]
 80128da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80128de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80128e2:	81a3      	strh	r3, [r4, #12]
 80128e4:	6126      	str	r6, [r4, #16]
 80128e6:	444e      	add	r6, r9
 80128e8:	6026      	str	r6, [r4, #0]
 80128ea:	463e      	mov	r6, r7
 80128ec:	6165      	str	r5, [r4, #20]
 80128ee:	eba5 0509 	sub.w	r5, r5, r9
 80128f2:	60a5      	str	r5, [r4, #8]
 80128f4:	42be      	cmp	r6, r7
 80128f6:	d900      	bls.n	80128fa <__ssputs_r+0x86>
 80128f8:	463e      	mov	r6, r7
 80128fa:	4632      	mov	r2, r6
 80128fc:	4641      	mov	r1, r8
 80128fe:	6820      	ldr	r0, [r4, #0]
 8012900:	f000 fd88 	bl	8013414 <memmove>
 8012904:	68a3      	ldr	r3, [r4, #8]
 8012906:	2000      	movs	r0, #0
 8012908:	1b9b      	subs	r3, r3, r6
 801290a:	60a3      	str	r3, [r4, #8]
 801290c:	6823      	ldr	r3, [r4, #0]
 801290e:	4433      	add	r3, r6
 8012910:	6023      	str	r3, [r4, #0]
 8012912:	e7db      	b.n	80128cc <__ssputs_r+0x58>
 8012914:	462a      	mov	r2, r5
 8012916:	f000 fda3 	bl	8013460 <_realloc_r>
 801291a:	4606      	mov	r6, r0
 801291c:	2800      	cmp	r0, #0
 801291e:	d1e1      	bne.n	80128e4 <__ssputs_r+0x70>
 8012920:	4650      	mov	r0, sl
 8012922:	6921      	ldr	r1, [r4, #16]
 8012924:	f7ff feca 	bl	80126bc <_free_r>
 8012928:	e7c7      	b.n	80128ba <__ssputs_r+0x46>
	...

0801292c <_svfiprintf_r>:
 801292c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012930:	4698      	mov	r8, r3
 8012932:	898b      	ldrh	r3, [r1, #12]
 8012934:	4607      	mov	r7, r0
 8012936:	061b      	lsls	r3, r3, #24
 8012938:	460d      	mov	r5, r1
 801293a:	4614      	mov	r4, r2
 801293c:	b09d      	sub	sp, #116	; 0x74
 801293e:	d50e      	bpl.n	801295e <_svfiprintf_r+0x32>
 8012940:	690b      	ldr	r3, [r1, #16]
 8012942:	b963      	cbnz	r3, 801295e <_svfiprintf_r+0x32>
 8012944:	2140      	movs	r1, #64	; 0x40
 8012946:	f7ff ff21 	bl	801278c <_malloc_r>
 801294a:	6028      	str	r0, [r5, #0]
 801294c:	6128      	str	r0, [r5, #16]
 801294e:	b920      	cbnz	r0, 801295a <_svfiprintf_r+0x2e>
 8012950:	230c      	movs	r3, #12
 8012952:	603b      	str	r3, [r7, #0]
 8012954:	f04f 30ff 	mov.w	r0, #4294967295
 8012958:	e0d1      	b.n	8012afe <_svfiprintf_r+0x1d2>
 801295a:	2340      	movs	r3, #64	; 0x40
 801295c:	616b      	str	r3, [r5, #20]
 801295e:	2300      	movs	r3, #0
 8012960:	9309      	str	r3, [sp, #36]	; 0x24
 8012962:	2320      	movs	r3, #32
 8012964:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012968:	2330      	movs	r3, #48	; 0x30
 801296a:	f04f 0901 	mov.w	r9, #1
 801296e:	f8cd 800c 	str.w	r8, [sp, #12]
 8012972:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8012b18 <_svfiprintf_r+0x1ec>
 8012976:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801297a:	4623      	mov	r3, r4
 801297c:	469a      	mov	sl, r3
 801297e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012982:	b10a      	cbz	r2, 8012988 <_svfiprintf_r+0x5c>
 8012984:	2a25      	cmp	r2, #37	; 0x25
 8012986:	d1f9      	bne.n	801297c <_svfiprintf_r+0x50>
 8012988:	ebba 0b04 	subs.w	fp, sl, r4
 801298c:	d00b      	beq.n	80129a6 <_svfiprintf_r+0x7a>
 801298e:	465b      	mov	r3, fp
 8012990:	4622      	mov	r2, r4
 8012992:	4629      	mov	r1, r5
 8012994:	4638      	mov	r0, r7
 8012996:	f7ff ff6d 	bl	8012874 <__ssputs_r>
 801299a:	3001      	adds	r0, #1
 801299c:	f000 80aa 	beq.w	8012af4 <_svfiprintf_r+0x1c8>
 80129a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80129a2:	445a      	add	r2, fp
 80129a4:	9209      	str	r2, [sp, #36]	; 0x24
 80129a6:	f89a 3000 	ldrb.w	r3, [sl]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	f000 80a2 	beq.w	8012af4 <_svfiprintf_r+0x1c8>
 80129b0:	2300      	movs	r3, #0
 80129b2:	f04f 32ff 	mov.w	r2, #4294967295
 80129b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80129ba:	f10a 0a01 	add.w	sl, sl, #1
 80129be:	9304      	str	r3, [sp, #16]
 80129c0:	9307      	str	r3, [sp, #28]
 80129c2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80129c6:	931a      	str	r3, [sp, #104]	; 0x68
 80129c8:	4654      	mov	r4, sl
 80129ca:	2205      	movs	r2, #5
 80129cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80129d0:	4851      	ldr	r0, [pc, #324]	; (8012b18 <_svfiprintf_r+0x1ec>)
 80129d2:	f7ff f999 	bl	8011d08 <memchr>
 80129d6:	9a04      	ldr	r2, [sp, #16]
 80129d8:	b9d8      	cbnz	r0, 8012a12 <_svfiprintf_r+0xe6>
 80129da:	06d0      	lsls	r0, r2, #27
 80129dc:	bf44      	itt	mi
 80129de:	2320      	movmi	r3, #32
 80129e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80129e4:	0711      	lsls	r1, r2, #28
 80129e6:	bf44      	itt	mi
 80129e8:	232b      	movmi	r3, #43	; 0x2b
 80129ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80129ee:	f89a 3000 	ldrb.w	r3, [sl]
 80129f2:	2b2a      	cmp	r3, #42	; 0x2a
 80129f4:	d015      	beq.n	8012a22 <_svfiprintf_r+0xf6>
 80129f6:	4654      	mov	r4, sl
 80129f8:	2000      	movs	r0, #0
 80129fa:	f04f 0c0a 	mov.w	ip, #10
 80129fe:	9a07      	ldr	r2, [sp, #28]
 8012a00:	4621      	mov	r1, r4
 8012a02:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012a06:	3b30      	subs	r3, #48	; 0x30
 8012a08:	2b09      	cmp	r3, #9
 8012a0a:	d94e      	bls.n	8012aaa <_svfiprintf_r+0x17e>
 8012a0c:	b1b0      	cbz	r0, 8012a3c <_svfiprintf_r+0x110>
 8012a0e:	9207      	str	r2, [sp, #28]
 8012a10:	e014      	b.n	8012a3c <_svfiprintf_r+0x110>
 8012a12:	eba0 0308 	sub.w	r3, r0, r8
 8012a16:	fa09 f303 	lsl.w	r3, r9, r3
 8012a1a:	4313      	orrs	r3, r2
 8012a1c:	46a2      	mov	sl, r4
 8012a1e:	9304      	str	r3, [sp, #16]
 8012a20:	e7d2      	b.n	80129c8 <_svfiprintf_r+0x9c>
 8012a22:	9b03      	ldr	r3, [sp, #12]
 8012a24:	1d19      	adds	r1, r3, #4
 8012a26:	681b      	ldr	r3, [r3, #0]
 8012a28:	9103      	str	r1, [sp, #12]
 8012a2a:	2b00      	cmp	r3, #0
 8012a2c:	bfbb      	ittet	lt
 8012a2e:	425b      	neglt	r3, r3
 8012a30:	f042 0202 	orrlt.w	r2, r2, #2
 8012a34:	9307      	strge	r3, [sp, #28]
 8012a36:	9307      	strlt	r3, [sp, #28]
 8012a38:	bfb8      	it	lt
 8012a3a:	9204      	strlt	r2, [sp, #16]
 8012a3c:	7823      	ldrb	r3, [r4, #0]
 8012a3e:	2b2e      	cmp	r3, #46	; 0x2e
 8012a40:	d10c      	bne.n	8012a5c <_svfiprintf_r+0x130>
 8012a42:	7863      	ldrb	r3, [r4, #1]
 8012a44:	2b2a      	cmp	r3, #42	; 0x2a
 8012a46:	d135      	bne.n	8012ab4 <_svfiprintf_r+0x188>
 8012a48:	9b03      	ldr	r3, [sp, #12]
 8012a4a:	3402      	adds	r4, #2
 8012a4c:	1d1a      	adds	r2, r3, #4
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	9203      	str	r2, [sp, #12]
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	bfb8      	it	lt
 8012a56:	f04f 33ff 	movlt.w	r3, #4294967295
 8012a5a:	9305      	str	r3, [sp, #20]
 8012a5c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8012b1c <_svfiprintf_r+0x1f0>
 8012a60:	2203      	movs	r2, #3
 8012a62:	4650      	mov	r0, sl
 8012a64:	7821      	ldrb	r1, [r4, #0]
 8012a66:	f7ff f94f 	bl	8011d08 <memchr>
 8012a6a:	b140      	cbz	r0, 8012a7e <_svfiprintf_r+0x152>
 8012a6c:	2340      	movs	r3, #64	; 0x40
 8012a6e:	eba0 000a 	sub.w	r0, r0, sl
 8012a72:	fa03 f000 	lsl.w	r0, r3, r0
 8012a76:	9b04      	ldr	r3, [sp, #16]
 8012a78:	3401      	adds	r4, #1
 8012a7a:	4303      	orrs	r3, r0
 8012a7c:	9304      	str	r3, [sp, #16]
 8012a7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a82:	2206      	movs	r2, #6
 8012a84:	4826      	ldr	r0, [pc, #152]	; (8012b20 <_svfiprintf_r+0x1f4>)
 8012a86:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012a8a:	f7ff f93d 	bl	8011d08 <memchr>
 8012a8e:	2800      	cmp	r0, #0
 8012a90:	d038      	beq.n	8012b04 <_svfiprintf_r+0x1d8>
 8012a92:	4b24      	ldr	r3, [pc, #144]	; (8012b24 <_svfiprintf_r+0x1f8>)
 8012a94:	bb1b      	cbnz	r3, 8012ade <_svfiprintf_r+0x1b2>
 8012a96:	9b03      	ldr	r3, [sp, #12]
 8012a98:	3307      	adds	r3, #7
 8012a9a:	f023 0307 	bic.w	r3, r3, #7
 8012a9e:	3308      	adds	r3, #8
 8012aa0:	9303      	str	r3, [sp, #12]
 8012aa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012aa4:	4433      	add	r3, r6
 8012aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8012aa8:	e767      	b.n	801297a <_svfiprintf_r+0x4e>
 8012aaa:	460c      	mov	r4, r1
 8012aac:	2001      	movs	r0, #1
 8012aae:	fb0c 3202 	mla	r2, ip, r2, r3
 8012ab2:	e7a5      	b.n	8012a00 <_svfiprintf_r+0xd4>
 8012ab4:	2300      	movs	r3, #0
 8012ab6:	f04f 0c0a 	mov.w	ip, #10
 8012aba:	4619      	mov	r1, r3
 8012abc:	3401      	adds	r4, #1
 8012abe:	9305      	str	r3, [sp, #20]
 8012ac0:	4620      	mov	r0, r4
 8012ac2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012ac6:	3a30      	subs	r2, #48	; 0x30
 8012ac8:	2a09      	cmp	r2, #9
 8012aca:	d903      	bls.n	8012ad4 <_svfiprintf_r+0x1a8>
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d0c5      	beq.n	8012a5c <_svfiprintf_r+0x130>
 8012ad0:	9105      	str	r1, [sp, #20]
 8012ad2:	e7c3      	b.n	8012a5c <_svfiprintf_r+0x130>
 8012ad4:	4604      	mov	r4, r0
 8012ad6:	2301      	movs	r3, #1
 8012ad8:	fb0c 2101 	mla	r1, ip, r1, r2
 8012adc:	e7f0      	b.n	8012ac0 <_svfiprintf_r+0x194>
 8012ade:	ab03      	add	r3, sp, #12
 8012ae0:	9300      	str	r3, [sp, #0]
 8012ae2:	462a      	mov	r2, r5
 8012ae4:	4638      	mov	r0, r7
 8012ae6:	4b10      	ldr	r3, [pc, #64]	; (8012b28 <_svfiprintf_r+0x1fc>)
 8012ae8:	a904      	add	r1, sp, #16
 8012aea:	f7fc fc7f 	bl	800f3ec <_printf_float>
 8012aee:	1c42      	adds	r2, r0, #1
 8012af0:	4606      	mov	r6, r0
 8012af2:	d1d6      	bne.n	8012aa2 <_svfiprintf_r+0x176>
 8012af4:	89ab      	ldrh	r3, [r5, #12]
 8012af6:	065b      	lsls	r3, r3, #25
 8012af8:	f53f af2c 	bmi.w	8012954 <_svfiprintf_r+0x28>
 8012afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012afe:	b01d      	add	sp, #116	; 0x74
 8012b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b04:	ab03      	add	r3, sp, #12
 8012b06:	9300      	str	r3, [sp, #0]
 8012b08:	462a      	mov	r2, r5
 8012b0a:	4638      	mov	r0, r7
 8012b0c:	4b06      	ldr	r3, [pc, #24]	; (8012b28 <_svfiprintf_r+0x1fc>)
 8012b0e:	a904      	add	r1, sp, #16
 8012b10:	f7fc ff08 	bl	800f924 <_printf_i>
 8012b14:	e7eb      	b.n	8012aee <_svfiprintf_r+0x1c2>
 8012b16:	bf00      	nop
 8012b18:	08013dcc 	.word	0x08013dcc
 8012b1c:	08013dd2 	.word	0x08013dd2
 8012b20:	08013dd6 	.word	0x08013dd6
 8012b24:	0800f3ed 	.word	0x0800f3ed
 8012b28:	08012875 	.word	0x08012875

08012b2c <__sfputc_r>:
 8012b2c:	6893      	ldr	r3, [r2, #8]
 8012b2e:	b410      	push	{r4}
 8012b30:	3b01      	subs	r3, #1
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	6093      	str	r3, [r2, #8]
 8012b36:	da07      	bge.n	8012b48 <__sfputc_r+0x1c>
 8012b38:	6994      	ldr	r4, [r2, #24]
 8012b3a:	42a3      	cmp	r3, r4
 8012b3c:	db01      	blt.n	8012b42 <__sfputc_r+0x16>
 8012b3e:	290a      	cmp	r1, #10
 8012b40:	d102      	bne.n	8012b48 <__sfputc_r+0x1c>
 8012b42:	bc10      	pop	{r4}
 8012b44:	f000 b974 	b.w	8012e30 <__swbuf_r>
 8012b48:	6813      	ldr	r3, [r2, #0]
 8012b4a:	1c58      	adds	r0, r3, #1
 8012b4c:	6010      	str	r0, [r2, #0]
 8012b4e:	7019      	strb	r1, [r3, #0]
 8012b50:	4608      	mov	r0, r1
 8012b52:	bc10      	pop	{r4}
 8012b54:	4770      	bx	lr

08012b56 <__sfputs_r>:
 8012b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b58:	4606      	mov	r6, r0
 8012b5a:	460f      	mov	r7, r1
 8012b5c:	4614      	mov	r4, r2
 8012b5e:	18d5      	adds	r5, r2, r3
 8012b60:	42ac      	cmp	r4, r5
 8012b62:	d101      	bne.n	8012b68 <__sfputs_r+0x12>
 8012b64:	2000      	movs	r0, #0
 8012b66:	e007      	b.n	8012b78 <__sfputs_r+0x22>
 8012b68:	463a      	mov	r2, r7
 8012b6a:	4630      	mov	r0, r6
 8012b6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b70:	f7ff ffdc 	bl	8012b2c <__sfputc_r>
 8012b74:	1c43      	adds	r3, r0, #1
 8012b76:	d1f3      	bne.n	8012b60 <__sfputs_r+0xa>
 8012b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012b7c <_vfiprintf_r>:
 8012b7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b80:	460d      	mov	r5, r1
 8012b82:	4614      	mov	r4, r2
 8012b84:	4698      	mov	r8, r3
 8012b86:	4606      	mov	r6, r0
 8012b88:	b09d      	sub	sp, #116	; 0x74
 8012b8a:	b118      	cbz	r0, 8012b94 <_vfiprintf_r+0x18>
 8012b8c:	6983      	ldr	r3, [r0, #24]
 8012b8e:	b90b      	cbnz	r3, 8012b94 <_vfiprintf_r+0x18>
 8012b90:	f000 fb3a 	bl	8013208 <__sinit>
 8012b94:	4b89      	ldr	r3, [pc, #548]	; (8012dbc <_vfiprintf_r+0x240>)
 8012b96:	429d      	cmp	r5, r3
 8012b98:	d11b      	bne.n	8012bd2 <_vfiprintf_r+0x56>
 8012b9a:	6875      	ldr	r5, [r6, #4]
 8012b9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012b9e:	07d9      	lsls	r1, r3, #31
 8012ba0:	d405      	bmi.n	8012bae <_vfiprintf_r+0x32>
 8012ba2:	89ab      	ldrh	r3, [r5, #12]
 8012ba4:	059a      	lsls	r2, r3, #22
 8012ba6:	d402      	bmi.n	8012bae <_vfiprintf_r+0x32>
 8012ba8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012baa:	f000 fbcb 	bl	8013344 <__retarget_lock_acquire_recursive>
 8012bae:	89ab      	ldrh	r3, [r5, #12]
 8012bb0:	071b      	lsls	r3, r3, #28
 8012bb2:	d501      	bpl.n	8012bb8 <_vfiprintf_r+0x3c>
 8012bb4:	692b      	ldr	r3, [r5, #16]
 8012bb6:	b9eb      	cbnz	r3, 8012bf4 <_vfiprintf_r+0x78>
 8012bb8:	4629      	mov	r1, r5
 8012bba:	4630      	mov	r0, r6
 8012bbc:	f000 f998 	bl	8012ef0 <__swsetup_r>
 8012bc0:	b1c0      	cbz	r0, 8012bf4 <_vfiprintf_r+0x78>
 8012bc2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012bc4:	07dc      	lsls	r4, r3, #31
 8012bc6:	d50e      	bpl.n	8012be6 <_vfiprintf_r+0x6a>
 8012bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8012bcc:	b01d      	add	sp, #116	; 0x74
 8012bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bd2:	4b7b      	ldr	r3, [pc, #492]	; (8012dc0 <_vfiprintf_r+0x244>)
 8012bd4:	429d      	cmp	r5, r3
 8012bd6:	d101      	bne.n	8012bdc <_vfiprintf_r+0x60>
 8012bd8:	68b5      	ldr	r5, [r6, #8]
 8012bda:	e7df      	b.n	8012b9c <_vfiprintf_r+0x20>
 8012bdc:	4b79      	ldr	r3, [pc, #484]	; (8012dc4 <_vfiprintf_r+0x248>)
 8012bde:	429d      	cmp	r5, r3
 8012be0:	bf08      	it	eq
 8012be2:	68f5      	ldreq	r5, [r6, #12]
 8012be4:	e7da      	b.n	8012b9c <_vfiprintf_r+0x20>
 8012be6:	89ab      	ldrh	r3, [r5, #12]
 8012be8:	0598      	lsls	r0, r3, #22
 8012bea:	d4ed      	bmi.n	8012bc8 <_vfiprintf_r+0x4c>
 8012bec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012bee:	f000 fbaa 	bl	8013346 <__retarget_lock_release_recursive>
 8012bf2:	e7e9      	b.n	8012bc8 <_vfiprintf_r+0x4c>
 8012bf4:	2300      	movs	r3, #0
 8012bf6:	9309      	str	r3, [sp, #36]	; 0x24
 8012bf8:	2320      	movs	r3, #32
 8012bfa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012bfe:	2330      	movs	r3, #48	; 0x30
 8012c00:	f04f 0901 	mov.w	r9, #1
 8012c04:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c08:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8012dc8 <_vfiprintf_r+0x24c>
 8012c0c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012c10:	4623      	mov	r3, r4
 8012c12:	469a      	mov	sl, r3
 8012c14:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c18:	b10a      	cbz	r2, 8012c1e <_vfiprintf_r+0xa2>
 8012c1a:	2a25      	cmp	r2, #37	; 0x25
 8012c1c:	d1f9      	bne.n	8012c12 <_vfiprintf_r+0x96>
 8012c1e:	ebba 0b04 	subs.w	fp, sl, r4
 8012c22:	d00b      	beq.n	8012c3c <_vfiprintf_r+0xc0>
 8012c24:	465b      	mov	r3, fp
 8012c26:	4622      	mov	r2, r4
 8012c28:	4629      	mov	r1, r5
 8012c2a:	4630      	mov	r0, r6
 8012c2c:	f7ff ff93 	bl	8012b56 <__sfputs_r>
 8012c30:	3001      	adds	r0, #1
 8012c32:	f000 80aa 	beq.w	8012d8a <_vfiprintf_r+0x20e>
 8012c36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012c38:	445a      	add	r2, fp
 8012c3a:	9209      	str	r2, [sp, #36]	; 0x24
 8012c3c:	f89a 3000 	ldrb.w	r3, [sl]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	f000 80a2 	beq.w	8012d8a <_vfiprintf_r+0x20e>
 8012c46:	2300      	movs	r3, #0
 8012c48:	f04f 32ff 	mov.w	r2, #4294967295
 8012c4c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012c50:	f10a 0a01 	add.w	sl, sl, #1
 8012c54:	9304      	str	r3, [sp, #16]
 8012c56:	9307      	str	r3, [sp, #28]
 8012c58:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012c5c:	931a      	str	r3, [sp, #104]	; 0x68
 8012c5e:	4654      	mov	r4, sl
 8012c60:	2205      	movs	r2, #5
 8012c62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c66:	4858      	ldr	r0, [pc, #352]	; (8012dc8 <_vfiprintf_r+0x24c>)
 8012c68:	f7ff f84e 	bl	8011d08 <memchr>
 8012c6c:	9a04      	ldr	r2, [sp, #16]
 8012c6e:	b9d8      	cbnz	r0, 8012ca8 <_vfiprintf_r+0x12c>
 8012c70:	06d1      	lsls	r1, r2, #27
 8012c72:	bf44      	itt	mi
 8012c74:	2320      	movmi	r3, #32
 8012c76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012c7a:	0713      	lsls	r3, r2, #28
 8012c7c:	bf44      	itt	mi
 8012c7e:	232b      	movmi	r3, #43	; 0x2b
 8012c80:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012c84:	f89a 3000 	ldrb.w	r3, [sl]
 8012c88:	2b2a      	cmp	r3, #42	; 0x2a
 8012c8a:	d015      	beq.n	8012cb8 <_vfiprintf_r+0x13c>
 8012c8c:	4654      	mov	r4, sl
 8012c8e:	2000      	movs	r0, #0
 8012c90:	f04f 0c0a 	mov.w	ip, #10
 8012c94:	9a07      	ldr	r2, [sp, #28]
 8012c96:	4621      	mov	r1, r4
 8012c98:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012c9c:	3b30      	subs	r3, #48	; 0x30
 8012c9e:	2b09      	cmp	r3, #9
 8012ca0:	d94e      	bls.n	8012d40 <_vfiprintf_r+0x1c4>
 8012ca2:	b1b0      	cbz	r0, 8012cd2 <_vfiprintf_r+0x156>
 8012ca4:	9207      	str	r2, [sp, #28]
 8012ca6:	e014      	b.n	8012cd2 <_vfiprintf_r+0x156>
 8012ca8:	eba0 0308 	sub.w	r3, r0, r8
 8012cac:	fa09 f303 	lsl.w	r3, r9, r3
 8012cb0:	4313      	orrs	r3, r2
 8012cb2:	46a2      	mov	sl, r4
 8012cb4:	9304      	str	r3, [sp, #16]
 8012cb6:	e7d2      	b.n	8012c5e <_vfiprintf_r+0xe2>
 8012cb8:	9b03      	ldr	r3, [sp, #12]
 8012cba:	1d19      	adds	r1, r3, #4
 8012cbc:	681b      	ldr	r3, [r3, #0]
 8012cbe:	9103      	str	r1, [sp, #12]
 8012cc0:	2b00      	cmp	r3, #0
 8012cc2:	bfbb      	ittet	lt
 8012cc4:	425b      	neglt	r3, r3
 8012cc6:	f042 0202 	orrlt.w	r2, r2, #2
 8012cca:	9307      	strge	r3, [sp, #28]
 8012ccc:	9307      	strlt	r3, [sp, #28]
 8012cce:	bfb8      	it	lt
 8012cd0:	9204      	strlt	r2, [sp, #16]
 8012cd2:	7823      	ldrb	r3, [r4, #0]
 8012cd4:	2b2e      	cmp	r3, #46	; 0x2e
 8012cd6:	d10c      	bne.n	8012cf2 <_vfiprintf_r+0x176>
 8012cd8:	7863      	ldrb	r3, [r4, #1]
 8012cda:	2b2a      	cmp	r3, #42	; 0x2a
 8012cdc:	d135      	bne.n	8012d4a <_vfiprintf_r+0x1ce>
 8012cde:	9b03      	ldr	r3, [sp, #12]
 8012ce0:	3402      	adds	r4, #2
 8012ce2:	1d1a      	adds	r2, r3, #4
 8012ce4:	681b      	ldr	r3, [r3, #0]
 8012ce6:	9203      	str	r2, [sp, #12]
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	bfb8      	it	lt
 8012cec:	f04f 33ff 	movlt.w	r3, #4294967295
 8012cf0:	9305      	str	r3, [sp, #20]
 8012cf2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8012dcc <_vfiprintf_r+0x250>
 8012cf6:	2203      	movs	r2, #3
 8012cf8:	4650      	mov	r0, sl
 8012cfa:	7821      	ldrb	r1, [r4, #0]
 8012cfc:	f7ff f804 	bl	8011d08 <memchr>
 8012d00:	b140      	cbz	r0, 8012d14 <_vfiprintf_r+0x198>
 8012d02:	2340      	movs	r3, #64	; 0x40
 8012d04:	eba0 000a 	sub.w	r0, r0, sl
 8012d08:	fa03 f000 	lsl.w	r0, r3, r0
 8012d0c:	9b04      	ldr	r3, [sp, #16]
 8012d0e:	3401      	adds	r4, #1
 8012d10:	4303      	orrs	r3, r0
 8012d12:	9304      	str	r3, [sp, #16]
 8012d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d18:	2206      	movs	r2, #6
 8012d1a:	482d      	ldr	r0, [pc, #180]	; (8012dd0 <_vfiprintf_r+0x254>)
 8012d1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012d20:	f7fe fff2 	bl	8011d08 <memchr>
 8012d24:	2800      	cmp	r0, #0
 8012d26:	d03f      	beq.n	8012da8 <_vfiprintf_r+0x22c>
 8012d28:	4b2a      	ldr	r3, [pc, #168]	; (8012dd4 <_vfiprintf_r+0x258>)
 8012d2a:	bb1b      	cbnz	r3, 8012d74 <_vfiprintf_r+0x1f8>
 8012d2c:	9b03      	ldr	r3, [sp, #12]
 8012d2e:	3307      	adds	r3, #7
 8012d30:	f023 0307 	bic.w	r3, r3, #7
 8012d34:	3308      	adds	r3, #8
 8012d36:	9303      	str	r3, [sp, #12]
 8012d38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012d3a:	443b      	add	r3, r7
 8012d3c:	9309      	str	r3, [sp, #36]	; 0x24
 8012d3e:	e767      	b.n	8012c10 <_vfiprintf_r+0x94>
 8012d40:	460c      	mov	r4, r1
 8012d42:	2001      	movs	r0, #1
 8012d44:	fb0c 3202 	mla	r2, ip, r2, r3
 8012d48:	e7a5      	b.n	8012c96 <_vfiprintf_r+0x11a>
 8012d4a:	2300      	movs	r3, #0
 8012d4c:	f04f 0c0a 	mov.w	ip, #10
 8012d50:	4619      	mov	r1, r3
 8012d52:	3401      	adds	r4, #1
 8012d54:	9305      	str	r3, [sp, #20]
 8012d56:	4620      	mov	r0, r4
 8012d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d5c:	3a30      	subs	r2, #48	; 0x30
 8012d5e:	2a09      	cmp	r2, #9
 8012d60:	d903      	bls.n	8012d6a <_vfiprintf_r+0x1ee>
 8012d62:	2b00      	cmp	r3, #0
 8012d64:	d0c5      	beq.n	8012cf2 <_vfiprintf_r+0x176>
 8012d66:	9105      	str	r1, [sp, #20]
 8012d68:	e7c3      	b.n	8012cf2 <_vfiprintf_r+0x176>
 8012d6a:	4604      	mov	r4, r0
 8012d6c:	2301      	movs	r3, #1
 8012d6e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012d72:	e7f0      	b.n	8012d56 <_vfiprintf_r+0x1da>
 8012d74:	ab03      	add	r3, sp, #12
 8012d76:	9300      	str	r3, [sp, #0]
 8012d78:	462a      	mov	r2, r5
 8012d7a:	4630      	mov	r0, r6
 8012d7c:	4b16      	ldr	r3, [pc, #88]	; (8012dd8 <_vfiprintf_r+0x25c>)
 8012d7e:	a904      	add	r1, sp, #16
 8012d80:	f7fc fb34 	bl	800f3ec <_printf_float>
 8012d84:	4607      	mov	r7, r0
 8012d86:	1c78      	adds	r0, r7, #1
 8012d88:	d1d6      	bne.n	8012d38 <_vfiprintf_r+0x1bc>
 8012d8a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012d8c:	07d9      	lsls	r1, r3, #31
 8012d8e:	d405      	bmi.n	8012d9c <_vfiprintf_r+0x220>
 8012d90:	89ab      	ldrh	r3, [r5, #12]
 8012d92:	059a      	lsls	r2, r3, #22
 8012d94:	d402      	bmi.n	8012d9c <_vfiprintf_r+0x220>
 8012d96:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8012d98:	f000 fad5 	bl	8013346 <__retarget_lock_release_recursive>
 8012d9c:	89ab      	ldrh	r3, [r5, #12]
 8012d9e:	065b      	lsls	r3, r3, #25
 8012da0:	f53f af12 	bmi.w	8012bc8 <_vfiprintf_r+0x4c>
 8012da4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8012da6:	e711      	b.n	8012bcc <_vfiprintf_r+0x50>
 8012da8:	ab03      	add	r3, sp, #12
 8012daa:	9300      	str	r3, [sp, #0]
 8012dac:	462a      	mov	r2, r5
 8012dae:	4630      	mov	r0, r6
 8012db0:	4b09      	ldr	r3, [pc, #36]	; (8012dd8 <_vfiprintf_r+0x25c>)
 8012db2:	a904      	add	r1, sp, #16
 8012db4:	f7fc fdb6 	bl	800f924 <_printf_i>
 8012db8:	e7e4      	b.n	8012d84 <_vfiprintf_r+0x208>
 8012dba:	bf00      	nop
 8012dbc:	08013f00 	.word	0x08013f00
 8012dc0:	08013f20 	.word	0x08013f20
 8012dc4:	08013ee0 	.word	0x08013ee0
 8012dc8:	08013dcc 	.word	0x08013dcc
 8012dcc:	08013dd2 	.word	0x08013dd2
 8012dd0:	08013dd6 	.word	0x08013dd6
 8012dd4:	0800f3ed 	.word	0x0800f3ed
 8012dd8:	08012b57 	.word	0x08012b57

08012ddc <nan>:
 8012ddc:	2000      	movs	r0, #0
 8012dde:	4901      	ldr	r1, [pc, #4]	; (8012de4 <nan+0x8>)
 8012de0:	4770      	bx	lr
 8012de2:	bf00      	nop
 8012de4:	7ff80000 	.word	0x7ff80000

08012de8 <_sbrk_r>:
 8012de8:	b538      	push	{r3, r4, r5, lr}
 8012dea:	2300      	movs	r3, #0
 8012dec:	4d05      	ldr	r5, [pc, #20]	; (8012e04 <_sbrk_r+0x1c>)
 8012dee:	4604      	mov	r4, r0
 8012df0:	4608      	mov	r0, r1
 8012df2:	602b      	str	r3, [r5, #0]
 8012df4:	f7f1 fd7a 	bl	80048ec <_sbrk>
 8012df8:	1c43      	adds	r3, r0, #1
 8012dfa:	d102      	bne.n	8012e02 <_sbrk_r+0x1a>
 8012dfc:	682b      	ldr	r3, [r5, #0]
 8012dfe:	b103      	cbz	r3, 8012e02 <_sbrk_r+0x1a>
 8012e00:	6023      	str	r3, [r4, #0]
 8012e02:	bd38      	pop	{r3, r4, r5, pc}
 8012e04:	200019fc 	.word	0x200019fc

08012e08 <strncmp>:
 8012e08:	4603      	mov	r3, r0
 8012e0a:	b510      	push	{r4, lr}
 8012e0c:	b172      	cbz	r2, 8012e2c <strncmp+0x24>
 8012e0e:	3901      	subs	r1, #1
 8012e10:	1884      	adds	r4, r0, r2
 8012e12:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012e16:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8012e1a:	4290      	cmp	r0, r2
 8012e1c:	d101      	bne.n	8012e22 <strncmp+0x1a>
 8012e1e:	42a3      	cmp	r3, r4
 8012e20:	d101      	bne.n	8012e26 <strncmp+0x1e>
 8012e22:	1a80      	subs	r0, r0, r2
 8012e24:	bd10      	pop	{r4, pc}
 8012e26:	2800      	cmp	r0, #0
 8012e28:	d1f3      	bne.n	8012e12 <strncmp+0xa>
 8012e2a:	e7fa      	b.n	8012e22 <strncmp+0x1a>
 8012e2c:	4610      	mov	r0, r2
 8012e2e:	e7f9      	b.n	8012e24 <strncmp+0x1c>

08012e30 <__swbuf_r>:
 8012e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012e32:	460e      	mov	r6, r1
 8012e34:	4614      	mov	r4, r2
 8012e36:	4605      	mov	r5, r0
 8012e38:	b118      	cbz	r0, 8012e42 <__swbuf_r+0x12>
 8012e3a:	6983      	ldr	r3, [r0, #24]
 8012e3c:	b90b      	cbnz	r3, 8012e42 <__swbuf_r+0x12>
 8012e3e:	f000 f9e3 	bl	8013208 <__sinit>
 8012e42:	4b21      	ldr	r3, [pc, #132]	; (8012ec8 <__swbuf_r+0x98>)
 8012e44:	429c      	cmp	r4, r3
 8012e46:	d12b      	bne.n	8012ea0 <__swbuf_r+0x70>
 8012e48:	686c      	ldr	r4, [r5, #4]
 8012e4a:	69a3      	ldr	r3, [r4, #24]
 8012e4c:	60a3      	str	r3, [r4, #8]
 8012e4e:	89a3      	ldrh	r3, [r4, #12]
 8012e50:	071a      	lsls	r2, r3, #28
 8012e52:	d52f      	bpl.n	8012eb4 <__swbuf_r+0x84>
 8012e54:	6923      	ldr	r3, [r4, #16]
 8012e56:	b36b      	cbz	r3, 8012eb4 <__swbuf_r+0x84>
 8012e58:	6923      	ldr	r3, [r4, #16]
 8012e5a:	6820      	ldr	r0, [r4, #0]
 8012e5c:	b2f6      	uxtb	r6, r6
 8012e5e:	1ac0      	subs	r0, r0, r3
 8012e60:	6963      	ldr	r3, [r4, #20]
 8012e62:	4637      	mov	r7, r6
 8012e64:	4283      	cmp	r3, r0
 8012e66:	dc04      	bgt.n	8012e72 <__swbuf_r+0x42>
 8012e68:	4621      	mov	r1, r4
 8012e6a:	4628      	mov	r0, r5
 8012e6c:	f000 f938 	bl	80130e0 <_fflush_r>
 8012e70:	bb30      	cbnz	r0, 8012ec0 <__swbuf_r+0x90>
 8012e72:	68a3      	ldr	r3, [r4, #8]
 8012e74:	3001      	adds	r0, #1
 8012e76:	3b01      	subs	r3, #1
 8012e78:	60a3      	str	r3, [r4, #8]
 8012e7a:	6823      	ldr	r3, [r4, #0]
 8012e7c:	1c5a      	adds	r2, r3, #1
 8012e7e:	6022      	str	r2, [r4, #0]
 8012e80:	701e      	strb	r6, [r3, #0]
 8012e82:	6963      	ldr	r3, [r4, #20]
 8012e84:	4283      	cmp	r3, r0
 8012e86:	d004      	beq.n	8012e92 <__swbuf_r+0x62>
 8012e88:	89a3      	ldrh	r3, [r4, #12]
 8012e8a:	07db      	lsls	r3, r3, #31
 8012e8c:	d506      	bpl.n	8012e9c <__swbuf_r+0x6c>
 8012e8e:	2e0a      	cmp	r6, #10
 8012e90:	d104      	bne.n	8012e9c <__swbuf_r+0x6c>
 8012e92:	4621      	mov	r1, r4
 8012e94:	4628      	mov	r0, r5
 8012e96:	f000 f923 	bl	80130e0 <_fflush_r>
 8012e9a:	b988      	cbnz	r0, 8012ec0 <__swbuf_r+0x90>
 8012e9c:	4638      	mov	r0, r7
 8012e9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ea0:	4b0a      	ldr	r3, [pc, #40]	; (8012ecc <__swbuf_r+0x9c>)
 8012ea2:	429c      	cmp	r4, r3
 8012ea4:	d101      	bne.n	8012eaa <__swbuf_r+0x7a>
 8012ea6:	68ac      	ldr	r4, [r5, #8]
 8012ea8:	e7cf      	b.n	8012e4a <__swbuf_r+0x1a>
 8012eaa:	4b09      	ldr	r3, [pc, #36]	; (8012ed0 <__swbuf_r+0xa0>)
 8012eac:	429c      	cmp	r4, r3
 8012eae:	bf08      	it	eq
 8012eb0:	68ec      	ldreq	r4, [r5, #12]
 8012eb2:	e7ca      	b.n	8012e4a <__swbuf_r+0x1a>
 8012eb4:	4621      	mov	r1, r4
 8012eb6:	4628      	mov	r0, r5
 8012eb8:	f000 f81a 	bl	8012ef0 <__swsetup_r>
 8012ebc:	2800      	cmp	r0, #0
 8012ebe:	d0cb      	beq.n	8012e58 <__swbuf_r+0x28>
 8012ec0:	f04f 37ff 	mov.w	r7, #4294967295
 8012ec4:	e7ea      	b.n	8012e9c <__swbuf_r+0x6c>
 8012ec6:	bf00      	nop
 8012ec8:	08013f00 	.word	0x08013f00
 8012ecc:	08013f20 	.word	0x08013f20
 8012ed0:	08013ee0 	.word	0x08013ee0

08012ed4 <__ascii_wctomb>:
 8012ed4:	4603      	mov	r3, r0
 8012ed6:	4608      	mov	r0, r1
 8012ed8:	b141      	cbz	r1, 8012eec <__ascii_wctomb+0x18>
 8012eda:	2aff      	cmp	r2, #255	; 0xff
 8012edc:	d904      	bls.n	8012ee8 <__ascii_wctomb+0x14>
 8012ede:	228a      	movs	r2, #138	; 0x8a
 8012ee0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ee4:	601a      	str	r2, [r3, #0]
 8012ee6:	4770      	bx	lr
 8012ee8:	2001      	movs	r0, #1
 8012eea:	700a      	strb	r2, [r1, #0]
 8012eec:	4770      	bx	lr
	...

08012ef0 <__swsetup_r>:
 8012ef0:	4b32      	ldr	r3, [pc, #200]	; (8012fbc <__swsetup_r+0xcc>)
 8012ef2:	b570      	push	{r4, r5, r6, lr}
 8012ef4:	681d      	ldr	r5, [r3, #0]
 8012ef6:	4606      	mov	r6, r0
 8012ef8:	460c      	mov	r4, r1
 8012efa:	b125      	cbz	r5, 8012f06 <__swsetup_r+0x16>
 8012efc:	69ab      	ldr	r3, [r5, #24]
 8012efe:	b913      	cbnz	r3, 8012f06 <__swsetup_r+0x16>
 8012f00:	4628      	mov	r0, r5
 8012f02:	f000 f981 	bl	8013208 <__sinit>
 8012f06:	4b2e      	ldr	r3, [pc, #184]	; (8012fc0 <__swsetup_r+0xd0>)
 8012f08:	429c      	cmp	r4, r3
 8012f0a:	d10f      	bne.n	8012f2c <__swsetup_r+0x3c>
 8012f0c:	686c      	ldr	r4, [r5, #4]
 8012f0e:	89a3      	ldrh	r3, [r4, #12]
 8012f10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012f14:	0719      	lsls	r1, r3, #28
 8012f16:	d42c      	bmi.n	8012f72 <__swsetup_r+0x82>
 8012f18:	06dd      	lsls	r5, r3, #27
 8012f1a:	d411      	bmi.n	8012f40 <__swsetup_r+0x50>
 8012f1c:	2309      	movs	r3, #9
 8012f1e:	6033      	str	r3, [r6, #0]
 8012f20:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8012f24:	f04f 30ff 	mov.w	r0, #4294967295
 8012f28:	81a3      	strh	r3, [r4, #12]
 8012f2a:	e03e      	b.n	8012faa <__swsetup_r+0xba>
 8012f2c:	4b25      	ldr	r3, [pc, #148]	; (8012fc4 <__swsetup_r+0xd4>)
 8012f2e:	429c      	cmp	r4, r3
 8012f30:	d101      	bne.n	8012f36 <__swsetup_r+0x46>
 8012f32:	68ac      	ldr	r4, [r5, #8]
 8012f34:	e7eb      	b.n	8012f0e <__swsetup_r+0x1e>
 8012f36:	4b24      	ldr	r3, [pc, #144]	; (8012fc8 <__swsetup_r+0xd8>)
 8012f38:	429c      	cmp	r4, r3
 8012f3a:	bf08      	it	eq
 8012f3c:	68ec      	ldreq	r4, [r5, #12]
 8012f3e:	e7e6      	b.n	8012f0e <__swsetup_r+0x1e>
 8012f40:	0758      	lsls	r0, r3, #29
 8012f42:	d512      	bpl.n	8012f6a <__swsetup_r+0x7a>
 8012f44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012f46:	b141      	cbz	r1, 8012f5a <__swsetup_r+0x6a>
 8012f48:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012f4c:	4299      	cmp	r1, r3
 8012f4e:	d002      	beq.n	8012f56 <__swsetup_r+0x66>
 8012f50:	4630      	mov	r0, r6
 8012f52:	f7ff fbb3 	bl	80126bc <_free_r>
 8012f56:	2300      	movs	r3, #0
 8012f58:	6363      	str	r3, [r4, #52]	; 0x34
 8012f5a:	89a3      	ldrh	r3, [r4, #12]
 8012f5c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012f60:	81a3      	strh	r3, [r4, #12]
 8012f62:	2300      	movs	r3, #0
 8012f64:	6063      	str	r3, [r4, #4]
 8012f66:	6923      	ldr	r3, [r4, #16]
 8012f68:	6023      	str	r3, [r4, #0]
 8012f6a:	89a3      	ldrh	r3, [r4, #12]
 8012f6c:	f043 0308 	orr.w	r3, r3, #8
 8012f70:	81a3      	strh	r3, [r4, #12]
 8012f72:	6923      	ldr	r3, [r4, #16]
 8012f74:	b94b      	cbnz	r3, 8012f8a <__swsetup_r+0x9a>
 8012f76:	89a3      	ldrh	r3, [r4, #12]
 8012f78:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012f7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012f80:	d003      	beq.n	8012f8a <__swsetup_r+0x9a>
 8012f82:	4621      	mov	r1, r4
 8012f84:	4630      	mov	r0, r6
 8012f86:	f000 fa05 	bl	8013394 <__smakebuf_r>
 8012f8a:	89a0      	ldrh	r0, [r4, #12]
 8012f8c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8012f90:	f010 0301 	ands.w	r3, r0, #1
 8012f94:	d00a      	beq.n	8012fac <__swsetup_r+0xbc>
 8012f96:	2300      	movs	r3, #0
 8012f98:	60a3      	str	r3, [r4, #8]
 8012f9a:	6963      	ldr	r3, [r4, #20]
 8012f9c:	425b      	negs	r3, r3
 8012f9e:	61a3      	str	r3, [r4, #24]
 8012fa0:	6923      	ldr	r3, [r4, #16]
 8012fa2:	b943      	cbnz	r3, 8012fb6 <__swsetup_r+0xc6>
 8012fa4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8012fa8:	d1ba      	bne.n	8012f20 <__swsetup_r+0x30>
 8012faa:	bd70      	pop	{r4, r5, r6, pc}
 8012fac:	0781      	lsls	r1, r0, #30
 8012fae:	bf58      	it	pl
 8012fb0:	6963      	ldrpl	r3, [r4, #20]
 8012fb2:	60a3      	str	r3, [r4, #8]
 8012fb4:	e7f4      	b.n	8012fa0 <__swsetup_r+0xb0>
 8012fb6:	2000      	movs	r0, #0
 8012fb8:	e7f7      	b.n	8012faa <__swsetup_r+0xba>
 8012fba:	bf00      	nop
 8012fbc:	20000934 	.word	0x20000934
 8012fc0:	08013f00 	.word	0x08013f00
 8012fc4:	08013f20 	.word	0x08013f20
 8012fc8:	08013ee0 	.word	0x08013ee0

08012fcc <abort>:
 8012fcc:	2006      	movs	r0, #6
 8012fce:	b508      	push	{r3, lr}
 8012fd0:	f000 fa9e 	bl	8013510 <raise>
 8012fd4:	2001      	movs	r0, #1
 8012fd6:	f7f1 fc16 	bl	8004806 <_exit>
	...

08012fdc <__sflush_r>:
 8012fdc:	898a      	ldrh	r2, [r1, #12]
 8012fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012fe0:	4605      	mov	r5, r0
 8012fe2:	0710      	lsls	r0, r2, #28
 8012fe4:	460c      	mov	r4, r1
 8012fe6:	d457      	bmi.n	8013098 <__sflush_r+0xbc>
 8012fe8:	684b      	ldr	r3, [r1, #4]
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	dc04      	bgt.n	8012ff8 <__sflush_r+0x1c>
 8012fee:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	dc01      	bgt.n	8012ff8 <__sflush_r+0x1c>
 8012ff4:	2000      	movs	r0, #0
 8012ff6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012ff8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012ffa:	2e00      	cmp	r6, #0
 8012ffc:	d0fa      	beq.n	8012ff4 <__sflush_r+0x18>
 8012ffe:	2300      	movs	r3, #0
 8013000:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013004:	682f      	ldr	r7, [r5, #0]
 8013006:	602b      	str	r3, [r5, #0]
 8013008:	d032      	beq.n	8013070 <__sflush_r+0x94>
 801300a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801300c:	89a3      	ldrh	r3, [r4, #12]
 801300e:	075a      	lsls	r2, r3, #29
 8013010:	d505      	bpl.n	801301e <__sflush_r+0x42>
 8013012:	6863      	ldr	r3, [r4, #4]
 8013014:	1ac0      	subs	r0, r0, r3
 8013016:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013018:	b10b      	cbz	r3, 801301e <__sflush_r+0x42>
 801301a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801301c:	1ac0      	subs	r0, r0, r3
 801301e:	2300      	movs	r3, #0
 8013020:	4602      	mov	r2, r0
 8013022:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013024:	4628      	mov	r0, r5
 8013026:	6a21      	ldr	r1, [r4, #32]
 8013028:	47b0      	blx	r6
 801302a:	1c43      	adds	r3, r0, #1
 801302c:	89a3      	ldrh	r3, [r4, #12]
 801302e:	d106      	bne.n	801303e <__sflush_r+0x62>
 8013030:	6829      	ldr	r1, [r5, #0]
 8013032:	291d      	cmp	r1, #29
 8013034:	d82c      	bhi.n	8013090 <__sflush_r+0xb4>
 8013036:	4a29      	ldr	r2, [pc, #164]	; (80130dc <__sflush_r+0x100>)
 8013038:	40ca      	lsrs	r2, r1
 801303a:	07d6      	lsls	r6, r2, #31
 801303c:	d528      	bpl.n	8013090 <__sflush_r+0xb4>
 801303e:	2200      	movs	r2, #0
 8013040:	6062      	str	r2, [r4, #4]
 8013042:	6922      	ldr	r2, [r4, #16]
 8013044:	04d9      	lsls	r1, r3, #19
 8013046:	6022      	str	r2, [r4, #0]
 8013048:	d504      	bpl.n	8013054 <__sflush_r+0x78>
 801304a:	1c42      	adds	r2, r0, #1
 801304c:	d101      	bne.n	8013052 <__sflush_r+0x76>
 801304e:	682b      	ldr	r3, [r5, #0]
 8013050:	b903      	cbnz	r3, 8013054 <__sflush_r+0x78>
 8013052:	6560      	str	r0, [r4, #84]	; 0x54
 8013054:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013056:	602f      	str	r7, [r5, #0]
 8013058:	2900      	cmp	r1, #0
 801305a:	d0cb      	beq.n	8012ff4 <__sflush_r+0x18>
 801305c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013060:	4299      	cmp	r1, r3
 8013062:	d002      	beq.n	801306a <__sflush_r+0x8e>
 8013064:	4628      	mov	r0, r5
 8013066:	f7ff fb29 	bl	80126bc <_free_r>
 801306a:	2000      	movs	r0, #0
 801306c:	6360      	str	r0, [r4, #52]	; 0x34
 801306e:	e7c2      	b.n	8012ff6 <__sflush_r+0x1a>
 8013070:	6a21      	ldr	r1, [r4, #32]
 8013072:	2301      	movs	r3, #1
 8013074:	4628      	mov	r0, r5
 8013076:	47b0      	blx	r6
 8013078:	1c41      	adds	r1, r0, #1
 801307a:	d1c7      	bne.n	801300c <__sflush_r+0x30>
 801307c:	682b      	ldr	r3, [r5, #0]
 801307e:	2b00      	cmp	r3, #0
 8013080:	d0c4      	beq.n	801300c <__sflush_r+0x30>
 8013082:	2b1d      	cmp	r3, #29
 8013084:	d001      	beq.n	801308a <__sflush_r+0xae>
 8013086:	2b16      	cmp	r3, #22
 8013088:	d101      	bne.n	801308e <__sflush_r+0xb2>
 801308a:	602f      	str	r7, [r5, #0]
 801308c:	e7b2      	b.n	8012ff4 <__sflush_r+0x18>
 801308e:	89a3      	ldrh	r3, [r4, #12]
 8013090:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013094:	81a3      	strh	r3, [r4, #12]
 8013096:	e7ae      	b.n	8012ff6 <__sflush_r+0x1a>
 8013098:	690f      	ldr	r7, [r1, #16]
 801309a:	2f00      	cmp	r7, #0
 801309c:	d0aa      	beq.n	8012ff4 <__sflush_r+0x18>
 801309e:	0793      	lsls	r3, r2, #30
 80130a0:	bf18      	it	ne
 80130a2:	2300      	movne	r3, #0
 80130a4:	680e      	ldr	r6, [r1, #0]
 80130a6:	bf08      	it	eq
 80130a8:	694b      	ldreq	r3, [r1, #20]
 80130aa:	1bf6      	subs	r6, r6, r7
 80130ac:	600f      	str	r7, [r1, #0]
 80130ae:	608b      	str	r3, [r1, #8]
 80130b0:	2e00      	cmp	r6, #0
 80130b2:	dd9f      	ble.n	8012ff4 <__sflush_r+0x18>
 80130b4:	4633      	mov	r3, r6
 80130b6:	463a      	mov	r2, r7
 80130b8:	4628      	mov	r0, r5
 80130ba:	6a21      	ldr	r1, [r4, #32]
 80130bc:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80130c0:	47e0      	blx	ip
 80130c2:	2800      	cmp	r0, #0
 80130c4:	dc06      	bgt.n	80130d4 <__sflush_r+0xf8>
 80130c6:	89a3      	ldrh	r3, [r4, #12]
 80130c8:	f04f 30ff 	mov.w	r0, #4294967295
 80130cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80130d0:	81a3      	strh	r3, [r4, #12]
 80130d2:	e790      	b.n	8012ff6 <__sflush_r+0x1a>
 80130d4:	4407      	add	r7, r0
 80130d6:	1a36      	subs	r6, r6, r0
 80130d8:	e7ea      	b.n	80130b0 <__sflush_r+0xd4>
 80130da:	bf00      	nop
 80130dc:	20400001 	.word	0x20400001

080130e0 <_fflush_r>:
 80130e0:	b538      	push	{r3, r4, r5, lr}
 80130e2:	690b      	ldr	r3, [r1, #16]
 80130e4:	4605      	mov	r5, r0
 80130e6:	460c      	mov	r4, r1
 80130e8:	b913      	cbnz	r3, 80130f0 <_fflush_r+0x10>
 80130ea:	2500      	movs	r5, #0
 80130ec:	4628      	mov	r0, r5
 80130ee:	bd38      	pop	{r3, r4, r5, pc}
 80130f0:	b118      	cbz	r0, 80130fa <_fflush_r+0x1a>
 80130f2:	6983      	ldr	r3, [r0, #24]
 80130f4:	b90b      	cbnz	r3, 80130fa <_fflush_r+0x1a>
 80130f6:	f000 f887 	bl	8013208 <__sinit>
 80130fa:	4b14      	ldr	r3, [pc, #80]	; (801314c <_fflush_r+0x6c>)
 80130fc:	429c      	cmp	r4, r3
 80130fe:	d11b      	bne.n	8013138 <_fflush_r+0x58>
 8013100:	686c      	ldr	r4, [r5, #4]
 8013102:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013106:	2b00      	cmp	r3, #0
 8013108:	d0ef      	beq.n	80130ea <_fflush_r+0xa>
 801310a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801310c:	07d0      	lsls	r0, r2, #31
 801310e:	d404      	bmi.n	801311a <_fflush_r+0x3a>
 8013110:	0599      	lsls	r1, r3, #22
 8013112:	d402      	bmi.n	801311a <_fflush_r+0x3a>
 8013114:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013116:	f000 f915 	bl	8013344 <__retarget_lock_acquire_recursive>
 801311a:	4628      	mov	r0, r5
 801311c:	4621      	mov	r1, r4
 801311e:	f7ff ff5d 	bl	8012fdc <__sflush_r>
 8013122:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013124:	4605      	mov	r5, r0
 8013126:	07da      	lsls	r2, r3, #31
 8013128:	d4e0      	bmi.n	80130ec <_fflush_r+0xc>
 801312a:	89a3      	ldrh	r3, [r4, #12]
 801312c:	059b      	lsls	r3, r3, #22
 801312e:	d4dd      	bmi.n	80130ec <_fflush_r+0xc>
 8013130:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013132:	f000 f908 	bl	8013346 <__retarget_lock_release_recursive>
 8013136:	e7d9      	b.n	80130ec <_fflush_r+0xc>
 8013138:	4b05      	ldr	r3, [pc, #20]	; (8013150 <_fflush_r+0x70>)
 801313a:	429c      	cmp	r4, r3
 801313c:	d101      	bne.n	8013142 <_fflush_r+0x62>
 801313e:	68ac      	ldr	r4, [r5, #8]
 8013140:	e7df      	b.n	8013102 <_fflush_r+0x22>
 8013142:	4b04      	ldr	r3, [pc, #16]	; (8013154 <_fflush_r+0x74>)
 8013144:	429c      	cmp	r4, r3
 8013146:	bf08      	it	eq
 8013148:	68ec      	ldreq	r4, [r5, #12]
 801314a:	e7da      	b.n	8013102 <_fflush_r+0x22>
 801314c:	08013f00 	.word	0x08013f00
 8013150:	08013f20 	.word	0x08013f20
 8013154:	08013ee0 	.word	0x08013ee0

08013158 <std>:
 8013158:	2300      	movs	r3, #0
 801315a:	b510      	push	{r4, lr}
 801315c:	4604      	mov	r4, r0
 801315e:	e9c0 3300 	strd	r3, r3, [r0]
 8013162:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013166:	6083      	str	r3, [r0, #8]
 8013168:	8181      	strh	r1, [r0, #12]
 801316a:	6643      	str	r3, [r0, #100]	; 0x64
 801316c:	81c2      	strh	r2, [r0, #14]
 801316e:	6183      	str	r3, [r0, #24]
 8013170:	4619      	mov	r1, r3
 8013172:	2208      	movs	r2, #8
 8013174:	305c      	adds	r0, #92	; 0x5c
 8013176:	f7fc f893 	bl	800f2a0 <memset>
 801317a:	4b05      	ldr	r3, [pc, #20]	; (8013190 <std+0x38>)
 801317c:	6224      	str	r4, [r4, #32]
 801317e:	6263      	str	r3, [r4, #36]	; 0x24
 8013180:	4b04      	ldr	r3, [pc, #16]	; (8013194 <std+0x3c>)
 8013182:	62a3      	str	r3, [r4, #40]	; 0x28
 8013184:	4b04      	ldr	r3, [pc, #16]	; (8013198 <std+0x40>)
 8013186:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013188:	4b04      	ldr	r3, [pc, #16]	; (801319c <std+0x44>)
 801318a:	6323      	str	r3, [r4, #48]	; 0x30
 801318c:	bd10      	pop	{r4, pc}
 801318e:	bf00      	nop
 8013190:	08013549 	.word	0x08013549
 8013194:	0801356b 	.word	0x0801356b
 8013198:	080135a3 	.word	0x080135a3
 801319c:	080135c7 	.word	0x080135c7

080131a0 <_cleanup_r>:
 80131a0:	4901      	ldr	r1, [pc, #4]	; (80131a8 <_cleanup_r+0x8>)
 80131a2:	f000 b8af 	b.w	8013304 <_fwalk_reent>
 80131a6:	bf00      	nop
 80131a8:	080130e1 	.word	0x080130e1

080131ac <__sfmoreglue>:
 80131ac:	2268      	movs	r2, #104	; 0x68
 80131ae:	b570      	push	{r4, r5, r6, lr}
 80131b0:	1e4d      	subs	r5, r1, #1
 80131b2:	4355      	muls	r5, r2
 80131b4:	460e      	mov	r6, r1
 80131b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80131ba:	f7ff fae7 	bl	801278c <_malloc_r>
 80131be:	4604      	mov	r4, r0
 80131c0:	b140      	cbz	r0, 80131d4 <__sfmoreglue+0x28>
 80131c2:	2100      	movs	r1, #0
 80131c4:	e9c0 1600 	strd	r1, r6, [r0]
 80131c8:	300c      	adds	r0, #12
 80131ca:	60a0      	str	r0, [r4, #8]
 80131cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80131d0:	f7fc f866 	bl	800f2a0 <memset>
 80131d4:	4620      	mov	r0, r4
 80131d6:	bd70      	pop	{r4, r5, r6, pc}

080131d8 <__sfp_lock_acquire>:
 80131d8:	4801      	ldr	r0, [pc, #4]	; (80131e0 <__sfp_lock_acquire+0x8>)
 80131da:	f000 b8b3 	b.w	8013344 <__retarget_lock_acquire_recursive>
 80131de:	bf00      	nop
 80131e0:	200019f9 	.word	0x200019f9

080131e4 <__sfp_lock_release>:
 80131e4:	4801      	ldr	r0, [pc, #4]	; (80131ec <__sfp_lock_release+0x8>)
 80131e6:	f000 b8ae 	b.w	8013346 <__retarget_lock_release_recursive>
 80131ea:	bf00      	nop
 80131ec:	200019f9 	.word	0x200019f9

080131f0 <__sinit_lock_acquire>:
 80131f0:	4801      	ldr	r0, [pc, #4]	; (80131f8 <__sinit_lock_acquire+0x8>)
 80131f2:	f000 b8a7 	b.w	8013344 <__retarget_lock_acquire_recursive>
 80131f6:	bf00      	nop
 80131f8:	200019fa 	.word	0x200019fa

080131fc <__sinit_lock_release>:
 80131fc:	4801      	ldr	r0, [pc, #4]	; (8013204 <__sinit_lock_release+0x8>)
 80131fe:	f000 b8a2 	b.w	8013346 <__retarget_lock_release_recursive>
 8013202:	bf00      	nop
 8013204:	200019fa 	.word	0x200019fa

08013208 <__sinit>:
 8013208:	b510      	push	{r4, lr}
 801320a:	4604      	mov	r4, r0
 801320c:	f7ff fff0 	bl	80131f0 <__sinit_lock_acquire>
 8013210:	69a3      	ldr	r3, [r4, #24]
 8013212:	b11b      	cbz	r3, 801321c <__sinit+0x14>
 8013214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013218:	f7ff bff0 	b.w	80131fc <__sinit_lock_release>
 801321c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013220:	6523      	str	r3, [r4, #80]	; 0x50
 8013222:	4b13      	ldr	r3, [pc, #76]	; (8013270 <__sinit+0x68>)
 8013224:	4a13      	ldr	r2, [pc, #76]	; (8013274 <__sinit+0x6c>)
 8013226:	681b      	ldr	r3, [r3, #0]
 8013228:	62a2      	str	r2, [r4, #40]	; 0x28
 801322a:	42a3      	cmp	r3, r4
 801322c:	bf08      	it	eq
 801322e:	2301      	moveq	r3, #1
 8013230:	4620      	mov	r0, r4
 8013232:	bf08      	it	eq
 8013234:	61a3      	streq	r3, [r4, #24]
 8013236:	f000 f81f 	bl	8013278 <__sfp>
 801323a:	6060      	str	r0, [r4, #4]
 801323c:	4620      	mov	r0, r4
 801323e:	f000 f81b 	bl	8013278 <__sfp>
 8013242:	60a0      	str	r0, [r4, #8]
 8013244:	4620      	mov	r0, r4
 8013246:	f000 f817 	bl	8013278 <__sfp>
 801324a:	2200      	movs	r2, #0
 801324c:	2104      	movs	r1, #4
 801324e:	60e0      	str	r0, [r4, #12]
 8013250:	6860      	ldr	r0, [r4, #4]
 8013252:	f7ff ff81 	bl	8013158 <std>
 8013256:	2201      	movs	r2, #1
 8013258:	2109      	movs	r1, #9
 801325a:	68a0      	ldr	r0, [r4, #8]
 801325c:	f7ff ff7c 	bl	8013158 <std>
 8013260:	2202      	movs	r2, #2
 8013262:	2112      	movs	r1, #18
 8013264:	68e0      	ldr	r0, [r4, #12]
 8013266:	f7ff ff77 	bl	8013158 <std>
 801326a:	2301      	movs	r3, #1
 801326c:	61a3      	str	r3, [r4, #24]
 801326e:	e7d1      	b.n	8013214 <__sinit+0xc>
 8013270:	08013a44 	.word	0x08013a44
 8013274:	080131a1 	.word	0x080131a1

08013278 <__sfp>:
 8013278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801327a:	4607      	mov	r7, r0
 801327c:	f7ff ffac 	bl	80131d8 <__sfp_lock_acquire>
 8013280:	4b1e      	ldr	r3, [pc, #120]	; (80132fc <__sfp+0x84>)
 8013282:	681e      	ldr	r6, [r3, #0]
 8013284:	69b3      	ldr	r3, [r6, #24]
 8013286:	b913      	cbnz	r3, 801328e <__sfp+0x16>
 8013288:	4630      	mov	r0, r6
 801328a:	f7ff ffbd 	bl	8013208 <__sinit>
 801328e:	3648      	adds	r6, #72	; 0x48
 8013290:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013294:	3b01      	subs	r3, #1
 8013296:	d503      	bpl.n	80132a0 <__sfp+0x28>
 8013298:	6833      	ldr	r3, [r6, #0]
 801329a:	b30b      	cbz	r3, 80132e0 <__sfp+0x68>
 801329c:	6836      	ldr	r6, [r6, #0]
 801329e:	e7f7      	b.n	8013290 <__sfp+0x18>
 80132a0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80132a4:	b9d5      	cbnz	r5, 80132dc <__sfp+0x64>
 80132a6:	4b16      	ldr	r3, [pc, #88]	; (8013300 <__sfp+0x88>)
 80132a8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80132ac:	60e3      	str	r3, [r4, #12]
 80132ae:	6665      	str	r5, [r4, #100]	; 0x64
 80132b0:	f000 f847 	bl	8013342 <__retarget_lock_init_recursive>
 80132b4:	f7ff ff96 	bl	80131e4 <__sfp_lock_release>
 80132b8:	2208      	movs	r2, #8
 80132ba:	4629      	mov	r1, r5
 80132bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80132c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80132c4:	6025      	str	r5, [r4, #0]
 80132c6:	61a5      	str	r5, [r4, #24]
 80132c8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80132cc:	f7fb ffe8 	bl	800f2a0 <memset>
 80132d0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80132d4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80132d8:	4620      	mov	r0, r4
 80132da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80132dc:	3468      	adds	r4, #104	; 0x68
 80132de:	e7d9      	b.n	8013294 <__sfp+0x1c>
 80132e0:	2104      	movs	r1, #4
 80132e2:	4638      	mov	r0, r7
 80132e4:	f7ff ff62 	bl	80131ac <__sfmoreglue>
 80132e8:	4604      	mov	r4, r0
 80132ea:	6030      	str	r0, [r6, #0]
 80132ec:	2800      	cmp	r0, #0
 80132ee:	d1d5      	bne.n	801329c <__sfp+0x24>
 80132f0:	f7ff ff78 	bl	80131e4 <__sfp_lock_release>
 80132f4:	230c      	movs	r3, #12
 80132f6:	603b      	str	r3, [r7, #0]
 80132f8:	e7ee      	b.n	80132d8 <__sfp+0x60>
 80132fa:	bf00      	nop
 80132fc:	08013a44 	.word	0x08013a44
 8013300:	ffff0001 	.word	0xffff0001

08013304 <_fwalk_reent>:
 8013304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013308:	4606      	mov	r6, r0
 801330a:	4688      	mov	r8, r1
 801330c:	2700      	movs	r7, #0
 801330e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013312:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013316:	f1b9 0901 	subs.w	r9, r9, #1
 801331a:	d505      	bpl.n	8013328 <_fwalk_reent+0x24>
 801331c:	6824      	ldr	r4, [r4, #0]
 801331e:	2c00      	cmp	r4, #0
 8013320:	d1f7      	bne.n	8013312 <_fwalk_reent+0xe>
 8013322:	4638      	mov	r0, r7
 8013324:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013328:	89ab      	ldrh	r3, [r5, #12]
 801332a:	2b01      	cmp	r3, #1
 801332c:	d907      	bls.n	801333e <_fwalk_reent+0x3a>
 801332e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013332:	3301      	adds	r3, #1
 8013334:	d003      	beq.n	801333e <_fwalk_reent+0x3a>
 8013336:	4629      	mov	r1, r5
 8013338:	4630      	mov	r0, r6
 801333a:	47c0      	blx	r8
 801333c:	4307      	orrs	r7, r0
 801333e:	3568      	adds	r5, #104	; 0x68
 8013340:	e7e9      	b.n	8013316 <_fwalk_reent+0x12>

08013342 <__retarget_lock_init_recursive>:
 8013342:	4770      	bx	lr

08013344 <__retarget_lock_acquire_recursive>:
 8013344:	4770      	bx	lr

08013346 <__retarget_lock_release_recursive>:
 8013346:	4770      	bx	lr

08013348 <__swhatbuf_r>:
 8013348:	b570      	push	{r4, r5, r6, lr}
 801334a:	460e      	mov	r6, r1
 801334c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013350:	4614      	mov	r4, r2
 8013352:	2900      	cmp	r1, #0
 8013354:	461d      	mov	r5, r3
 8013356:	b096      	sub	sp, #88	; 0x58
 8013358:	da08      	bge.n	801336c <__swhatbuf_r+0x24>
 801335a:	2200      	movs	r2, #0
 801335c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8013360:	602a      	str	r2, [r5, #0]
 8013362:	061a      	lsls	r2, r3, #24
 8013364:	d410      	bmi.n	8013388 <__swhatbuf_r+0x40>
 8013366:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801336a:	e00e      	b.n	801338a <__swhatbuf_r+0x42>
 801336c:	466a      	mov	r2, sp
 801336e:	f000 f951 	bl	8013614 <_fstat_r>
 8013372:	2800      	cmp	r0, #0
 8013374:	dbf1      	blt.n	801335a <__swhatbuf_r+0x12>
 8013376:	9a01      	ldr	r2, [sp, #4]
 8013378:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801337c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013380:	425a      	negs	r2, r3
 8013382:	415a      	adcs	r2, r3
 8013384:	602a      	str	r2, [r5, #0]
 8013386:	e7ee      	b.n	8013366 <__swhatbuf_r+0x1e>
 8013388:	2340      	movs	r3, #64	; 0x40
 801338a:	2000      	movs	r0, #0
 801338c:	6023      	str	r3, [r4, #0]
 801338e:	b016      	add	sp, #88	; 0x58
 8013390:	bd70      	pop	{r4, r5, r6, pc}
	...

08013394 <__smakebuf_r>:
 8013394:	898b      	ldrh	r3, [r1, #12]
 8013396:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013398:	079d      	lsls	r5, r3, #30
 801339a:	4606      	mov	r6, r0
 801339c:	460c      	mov	r4, r1
 801339e:	d507      	bpl.n	80133b0 <__smakebuf_r+0x1c>
 80133a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80133a4:	6023      	str	r3, [r4, #0]
 80133a6:	6123      	str	r3, [r4, #16]
 80133a8:	2301      	movs	r3, #1
 80133aa:	6163      	str	r3, [r4, #20]
 80133ac:	b002      	add	sp, #8
 80133ae:	bd70      	pop	{r4, r5, r6, pc}
 80133b0:	466a      	mov	r2, sp
 80133b2:	ab01      	add	r3, sp, #4
 80133b4:	f7ff ffc8 	bl	8013348 <__swhatbuf_r>
 80133b8:	9900      	ldr	r1, [sp, #0]
 80133ba:	4605      	mov	r5, r0
 80133bc:	4630      	mov	r0, r6
 80133be:	f7ff f9e5 	bl	801278c <_malloc_r>
 80133c2:	b948      	cbnz	r0, 80133d8 <__smakebuf_r+0x44>
 80133c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80133c8:	059a      	lsls	r2, r3, #22
 80133ca:	d4ef      	bmi.n	80133ac <__smakebuf_r+0x18>
 80133cc:	f023 0303 	bic.w	r3, r3, #3
 80133d0:	f043 0302 	orr.w	r3, r3, #2
 80133d4:	81a3      	strh	r3, [r4, #12]
 80133d6:	e7e3      	b.n	80133a0 <__smakebuf_r+0xc>
 80133d8:	4b0d      	ldr	r3, [pc, #52]	; (8013410 <__smakebuf_r+0x7c>)
 80133da:	62b3      	str	r3, [r6, #40]	; 0x28
 80133dc:	89a3      	ldrh	r3, [r4, #12]
 80133de:	6020      	str	r0, [r4, #0]
 80133e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80133e4:	81a3      	strh	r3, [r4, #12]
 80133e6:	9b00      	ldr	r3, [sp, #0]
 80133e8:	6120      	str	r0, [r4, #16]
 80133ea:	6163      	str	r3, [r4, #20]
 80133ec:	9b01      	ldr	r3, [sp, #4]
 80133ee:	b15b      	cbz	r3, 8013408 <__smakebuf_r+0x74>
 80133f0:	4630      	mov	r0, r6
 80133f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80133f6:	f000 f91f 	bl	8013638 <_isatty_r>
 80133fa:	b128      	cbz	r0, 8013408 <__smakebuf_r+0x74>
 80133fc:	89a3      	ldrh	r3, [r4, #12]
 80133fe:	f023 0303 	bic.w	r3, r3, #3
 8013402:	f043 0301 	orr.w	r3, r3, #1
 8013406:	81a3      	strh	r3, [r4, #12]
 8013408:	89a0      	ldrh	r0, [r4, #12]
 801340a:	4305      	orrs	r5, r0
 801340c:	81a5      	strh	r5, [r4, #12]
 801340e:	e7cd      	b.n	80133ac <__smakebuf_r+0x18>
 8013410:	080131a1 	.word	0x080131a1

08013414 <memmove>:
 8013414:	4288      	cmp	r0, r1
 8013416:	b510      	push	{r4, lr}
 8013418:	eb01 0402 	add.w	r4, r1, r2
 801341c:	d902      	bls.n	8013424 <memmove+0x10>
 801341e:	4284      	cmp	r4, r0
 8013420:	4623      	mov	r3, r4
 8013422:	d807      	bhi.n	8013434 <memmove+0x20>
 8013424:	1e43      	subs	r3, r0, #1
 8013426:	42a1      	cmp	r1, r4
 8013428:	d008      	beq.n	801343c <memmove+0x28>
 801342a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801342e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013432:	e7f8      	b.n	8013426 <memmove+0x12>
 8013434:	4601      	mov	r1, r0
 8013436:	4402      	add	r2, r0
 8013438:	428a      	cmp	r2, r1
 801343a:	d100      	bne.n	801343e <memmove+0x2a>
 801343c:	bd10      	pop	{r4, pc}
 801343e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013442:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013446:	e7f7      	b.n	8013438 <memmove+0x24>

08013448 <__malloc_lock>:
 8013448:	4801      	ldr	r0, [pc, #4]	; (8013450 <__malloc_lock+0x8>)
 801344a:	f7ff bf7b 	b.w	8013344 <__retarget_lock_acquire_recursive>
 801344e:	bf00      	nop
 8013450:	200019f8 	.word	0x200019f8

08013454 <__malloc_unlock>:
 8013454:	4801      	ldr	r0, [pc, #4]	; (801345c <__malloc_unlock+0x8>)
 8013456:	f7ff bf76 	b.w	8013346 <__retarget_lock_release_recursive>
 801345a:	bf00      	nop
 801345c:	200019f8 	.word	0x200019f8

08013460 <_realloc_r>:
 8013460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013464:	4680      	mov	r8, r0
 8013466:	4614      	mov	r4, r2
 8013468:	460e      	mov	r6, r1
 801346a:	b921      	cbnz	r1, 8013476 <_realloc_r+0x16>
 801346c:	4611      	mov	r1, r2
 801346e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013472:	f7ff b98b 	b.w	801278c <_malloc_r>
 8013476:	b92a      	cbnz	r2, 8013484 <_realloc_r+0x24>
 8013478:	f7ff f920 	bl	80126bc <_free_r>
 801347c:	4625      	mov	r5, r4
 801347e:	4628      	mov	r0, r5
 8013480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013484:	f000 f8fa 	bl	801367c <_malloc_usable_size_r>
 8013488:	4284      	cmp	r4, r0
 801348a:	4607      	mov	r7, r0
 801348c:	d802      	bhi.n	8013494 <_realloc_r+0x34>
 801348e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013492:	d812      	bhi.n	80134ba <_realloc_r+0x5a>
 8013494:	4621      	mov	r1, r4
 8013496:	4640      	mov	r0, r8
 8013498:	f7ff f978 	bl	801278c <_malloc_r>
 801349c:	4605      	mov	r5, r0
 801349e:	2800      	cmp	r0, #0
 80134a0:	d0ed      	beq.n	801347e <_realloc_r+0x1e>
 80134a2:	42bc      	cmp	r4, r7
 80134a4:	4622      	mov	r2, r4
 80134a6:	4631      	mov	r1, r6
 80134a8:	bf28      	it	cs
 80134aa:	463a      	movcs	r2, r7
 80134ac:	f7fb feea 	bl	800f284 <memcpy>
 80134b0:	4631      	mov	r1, r6
 80134b2:	4640      	mov	r0, r8
 80134b4:	f7ff f902 	bl	80126bc <_free_r>
 80134b8:	e7e1      	b.n	801347e <_realloc_r+0x1e>
 80134ba:	4635      	mov	r5, r6
 80134bc:	e7df      	b.n	801347e <_realloc_r+0x1e>

080134be <_raise_r>:
 80134be:	291f      	cmp	r1, #31
 80134c0:	b538      	push	{r3, r4, r5, lr}
 80134c2:	4604      	mov	r4, r0
 80134c4:	460d      	mov	r5, r1
 80134c6:	d904      	bls.n	80134d2 <_raise_r+0x14>
 80134c8:	2316      	movs	r3, #22
 80134ca:	6003      	str	r3, [r0, #0]
 80134cc:	f04f 30ff 	mov.w	r0, #4294967295
 80134d0:	bd38      	pop	{r3, r4, r5, pc}
 80134d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80134d4:	b112      	cbz	r2, 80134dc <_raise_r+0x1e>
 80134d6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80134da:	b94b      	cbnz	r3, 80134f0 <_raise_r+0x32>
 80134dc:	4620      	mov	r0, r4
 80134de:	f000 f831 	bl	8013544 <_getpid_r>
 80134e2:	462a      	mov	r2, r5
 80134e4:	4601      	mov	r1, r0
 80134e6:	4620      	mov	r0, r4
 80134e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80134ec:	f000 b818 	b.w	8013520 <_kill_r>
 80134f0:	2b01      	cmp	r3, #1
 80134f2:	d00a      	beq.n	801350a <_raise_r+0x4c>
 80134f4:	1c59      	adds	r1, r3, #1
 80134f6:	d103      	bne.n	8013500 <_raise_r+0x42>
 80134f8:	2316      	movs	r3, #22
 80134fa:	6003      	str	r3, [r0, #0]
 80134fc:	2001      	movs	r0, #1
 80134fe:	e7e7      	b.n	80134d0 <_raise_r+0x12>
 8013500:	2400      	movs	r4, #0
 8013502:	4628      	mov	r0, r5
 8013504:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013508:	4798      	blx	r3
 801350a:	2000      	movs	r0, #0
 801350c:	e7e0      	b.n	80134d0 <_raise_r+0x12>
	...

08013510 <raise>:
 8013510:	4b02      	ldr	r3, [pc, #8]	; (801351c <raise+0xc>)
 8013512:	4601      	mov	r1, r0
 8013514:	6818      	ldr	r0, [r3, #0]
 8013516:	f7ff bfd2 	b.w	80134be <_raise_r>
 801351a:	bf00      	nop
 801351c:	20000934 	.word	0x20000934

08013520 <_kill_r>:
 8013520:	b538      	push	{r3, r4, r5, lr}
 8013522:	2300      	movs	r3, #0
 8013524:	4d06      	ldr	r5, [pc, #24]	; (8013540 <_kill_r+0x20>)
 8013526:	4604      	mov	r4, r0
 8013528:	4608      	mov	r0, r1
 801352a:	4611      	mov	r1, r2
 801352c:	602b      	str	r3, [r5, #0]
 801352e:	f7f1 f95a 	bl	80047e6 <_kill>
 8013532:	1c43      	adds	r3, r0, #1
 8013534:	d102      	bne.n	801353c <_kill_r+0x1c>
 8013536:	682b      	ldr	r3, [r5, #0]
 8013538:	b103      	cbz	r3, 801353c <_kill_r+0x1c>
 801353a:	6023      	str	r3, [r4, #0]
 801353c:	bd38      	pop	{r3, r4, r5, pc}
 801353e:	bf00      	nop
 8013540:	200019fc 	.word	0x200019fc

08013544 <_getpid_r>:
 8013544:	f7f1 b948 	b.w	80047d8 <_getpid>

08013548 <__sread>:
 8013548:	b510      	push	{r4, lr}
 801354a:	460c      	mov	r4, r1
 801354c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013550:	f000 f89c 	bl	801368c <_read_r>
 8013554:	2800      	cmp	r0, #0
 8013556:	bfab      	itete	ge
 8013558:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801355a:	89a3      	ldrhlt	r3, [r4, #12]
 801355c:	181b      	addge	r3, r3, r0
 801355e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013562:	bfac      	ite	ge
 8013564:	6563      	strge	r3, [r4, #84]	; 0x54
 8013566:	81a3      	strhlt	r3, [r4, #12]
 8013568:	bd10      	pop	{r4, pc}

0801356a <__swrite>:
 801356a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801356e:	461f      	mov	r7, r3
 8013570:	898b      	ldrh	r3, [r1, #12]
 8013572:	4605      	mov	r5, r0
 8013574:	05db      	lsls	r3, r3, #23
 8013576:	460c      	mov	r4, r1
 8013578:	4616      	mov	r6, r2
 801357a:	d505      	bpl.n	8013588 <__swrite+0x1e>
 801357c:	2302      	movs	r3, #2
 801357e:	2200      	movs	r2, #0
 8013580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013584:	f000 f868 	bl	8013658 <_lseek_r>
 8013588:	89a3      	ldrh	r3, [r4, #12]
 801358a:	4632      	mov	r2, r6
 801358c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013590:	81a3      	strh	r3, [r4, #12]
 8013592:	4628      	mov	r0, r5
 8013594:	463b      	mov	r3, r7
 8013596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801359a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801359e:	f000 b817 	b.w	80135d0 <_write_r>

080135a2 <__sseek>:
 80135a2:	b510      	push	{r4, lr}
 80135a4:	460c      	mov	r4, r1
 80135a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135aa:	f000 f855 	bl	8013658 <_lseek_r>
 80135ae:	1c43      	adds	r3, r0, #1
 80135b0:	89a3      	ldrh	r3, [r4, #12]
 80135b2:	bf15      	itete	ne
 80135b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80135b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80135ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80135be:	81a3      	strheq	r3, [r4, #12]
 80135c0:	bf18      	it	ne
 80135c2:	81a3      	strhne	r3, [r4, #12]
 80135c4:	bd10      	pop	{r4, pc}

080135c6 <__sclose>:
 80135c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80135ca:	f000 b813 	b.w	80135f4 <_close_r>
	...

080135d0 <_write_r>:
 80135d0:	b538      	push	{r3, r4, r5, lr}
 80135d2:	4604      	mov	r4, r0
 80135d4:	4608      	mov	r0, r1
 80135d6:	4611      	mov	r1, r2
 80135d8:	2200      	movs	r2, #0
 80135da:	4d05      	ldr	r5, [pc, #20]	; (80135f0 <_write_r+0x20>)
 80135dc:	602a      	str	r2, [r5, #0]
 80135de:	461a      	mov	r2, r3
 80135e0:	f7f1 f938 	bl	8004854 <_write>
 80135e4:	1c43      	adds	r3, r0, #1
 80135e6:	d102      	bne.n	80135ee <_write_r+0x1e>
 80135e8:	682b      	ldr	r3, [r5, #0]
 80135ea:	b103      	cbz	r3, 80135ee <_write_r+0x1e>
 80135ec:	6023      	str	r3, [r4, #0]
 80135ee:	bd38      	pop	{r3, r4, r5, pc}
 80135f0:	200019fc 	.word	0x200019fc

080135f4 <_close_r>:
 80135f4:	b538      	push	{r3, r4, r5, lr}
 80135f6:	2300      	movs	r3, #0
 80135f8:	4d05      	ldr	r5, [pc, #20]	; (8013610 <_close_r+0x1c>)
 80135fa:	4604      	mov	r4, r0
 80135fc:	4608      	mov	r0, r1
 80135fe:	602b      	str	r3, [r5, #0]
 8013600:	f7f1 f944 	bl	800488c <_close>
 8013604:	1c43      	adds	r3, r0, #1
 8013606:	d102      	bne.n	801360e <_close_r+0x1a>
 8013608:	682b      	ldr	r3, [r5, #0]
 801360a:	b103      	cbz	r3, 801360e <_close_r+0x1a>
 801360c:	6023      	str	r3, [r4, #0]
 801360e:	bd38      	pop	{r3, r4, r5, pc}
 8013610:	200019fc 	.word	0x200019fc

08013614 <_fstat_r>:
 8013614:	b538      	push	{r3, r4, r5, lr}
 8013616:	2300      	movs	r3, #0
 8013618:	4d06      	ldr	r5, [pc, #24]	; (8013634 <_fstat_r+0x20>)
 801361a:	4604      	mov	r4, r0
 801361c:	4608      	mov	r0, r1
 801361e:	4611      	mov	r1, r2
 8013620:	602b      	str	r3, [r5, #0]
 8013622:	f7f1 f93e 	bl	80048a2 <_fstat>
 8013626:	1c43      	adds	r3, r0, #1
 8013628:	d102      	bne.n	8013630 <_fstat_r+0x1c>
 801362a:	682b      	ldr	r3, [r5, #0]
 801362c:	b103      	cbz	r3, 8013630 <_fstat_r+0x1c>
 801362e:	6023      	str	r3, [r4, #0]
 8013630:	bd38      	pop	{r3, r4, r5, pc}
 8013632:	bf00      	nop
 8013634:	200019fc 	.word	0x200019fc

08013638 <_isatty_r>:
 8013638:	b538      	push	{r3, r4, r5, lr}
 801363a:	2300      	movs	r3, #0
 801363c:	4d05      	ldr	r5, [pc, #20]	; (8013654 <_isatty_r+0x1c>)
 801363e:	4604      	mov	r4, r0
 8013640:	4608      	mov	r0, r1
 8013642:	602b      	str	r3, [r5, #0]
 8013644:	f7f1 f93c 	bl	80048c0 <_isatty>
 8013648:	1c43      	adds	r3, r0, #1
 801364a:	d102      	bne.n	8013652 <_isatty_r+0x1a>
 801364c:	682b      	ldr	r3, [r5, #0]
 801364e:	b103      	cbz	r3, 8013652 <_isatty_r+0x1a>
 8013650:	6023      	str	r3, [r4, #0]
 8013652:	bd38      	pop	{r3, r4, r5, pc}
 8013654:	200019fc 	.word	0x200019fc

08013658 <_lseek_r>:
 8013658:	b538      	push	{r3, r4, r5, lr}
 801365a:	4604      	mov	r4, r0
 801365c:	4608      	mov	r0, r1
 801365e:	4611      	mov	r1, r2
 8013660:	2200      	movs	r2, #0
 8013662:	4d05      	ldr	r5, [pc, #20]	; (8013678 <_lseek_r+0x20>)
 8013664:	602a      	str	r2, [r5, #0]
 8013666:	461a      	mov	r2, r3
 8013668:	f7f1 f934 	bl	80048d4 <_lseek>
 801366c:	1c43      	adds	r3, r0, #1
 801366e:	d102      	bne.n	8013676 <_lseek_r+0x1e>
 8013670:	682b      	ldr	r3, [r5, #0]
 8013672:	b103      	cbz	r3, 8013676 <_lseek_r+0x1e>
 8013674:	6023      	str	r3, [r4, #0]
 8013676:	bd38      	pop	{r3, r4, r5, pc}
 8013678:	200019fc 	.word	0x200019fc

0801367c <_malloc_usable_size_r>:
 801367c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013680:	1f18      	subs	r0, r3, #4
 8013682:	2b00      	cmp	r3, #0
 8013684:	bfbc      	itt	lt
 8013686:	580b      	ldrlt	r3, [r1, r0]
 8013688:	18c0      	addlt	r0, r0, r3
 801368a:	4770      	bx	lr

0801368c <_read_r>:
 801368c:	b538      	push	{r3, r4, r5, lr}
 801368e:	4604      	mov	r4, r0
 8013690:	4608      	mov	r0, r1
 8013692:	4611      	mov	r1, r2
 8013694:	2200      	movs	r2, #0
 8013696:	4d05      	ldr	r5, [pc, #20]	; (80136ac <_read_r+0x20>)
 8013698:	602a      	str	r2, [r5, #0]
 801369a:	461a      	mov	r2, r3
 801369c:	f7f1 f8bd 	bl	800481a <_read>
 80136a0:	1c43      	adds	r3, r0, #1
 80136a2:	d102      	bne.n	80136aa <_read_r+0x1e>
 80136a4:	682b      	ldr	r3, [r5, #0]
 80136a6:	b103      	cbz	r3, 80136aa <_read_r+0x1e>
 80136a8:	6023      	str	r3, [r4, #0]
 80136aa:	bd38      	pop	{r3, r4, r5, pc}
 80136ac:	200019fc 	.word	0x200019fc

080136b0 <_init>:
 80136b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136b2:	bf00      	nop
 80136b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136b6:	bc08      	pop	{r3}
 80136b8:	469e      	mov	lr, r3
 80136ba:	4770      	bx	lr

080136bc <_fini>:
 80136bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136be:	bf00      	nop
 80136c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80136c2:	bc08      	pop	{r3}
 80136c4:	469e      	mov	lr, r3
 80136c6:	4770      	bx	lr
