#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f81dbc051a0 .scope module, "bic_testbench" "bic_testbench" 2 3;
 .timescale 0 0;
P_0x7f81dbc05520 .param/l "PERIOD" 0 2 12, +C4<00000000000000000000000000001010>;
v0x7f81dbc1c6c0_0 .var "clk", 0 0;
v0x7f81dbc1c760_0 .var "enable", 0 0;
v0x7f81dbc1c810_0 .net "nextChar", 0 0, L_0x7f81dbc1cb40;  1 drivers
v0x7f81dbc1c8e0_0 .var "rst", 0 0;
S_0x7f81dbc033c0 .scope module, "dut" "bic" 2 9, 3 5 0, S_0x7f81dbc051a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nextChar"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7f81dbc0ce40_0 .net *"_s0", 31 0, L_0x7f81dbc1c990;  1 drivers
L_0x1067f8008 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f81dbc1c1a0_0 .net *"_s3", 27 0, L_0x1067f8008;  1 drivers
L_0x1067f8050 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7f81dbc1c250_0 .net/2u *"_s4", 31 0, L_0x1067f8050;  1 drivers
v0x7f81dbc1c310_0 .net "clk", 0 0, v0x7f81dbc1c6c0_0;  1 drivers
v0x7f81dbc1c3b0_0 .net "enable", 0 0, v0x7f81dbc1c760_0;  1 drivers
v0x7f81dbc1c490_0 .net "nextChar", 0 0, L_0x7f81dbc1cb40;  alias, 1 drivers
v0x7f81dbc1c530_0 .net "rst", 0 0, v0x7f81dbc1c8e0_0;  1 drivers
v0x7f81dbc1c5d0_0 .var "whichBit", 3 0;
E_0x7f81dbc0b3d0 .event posedge, v0x7f81dbc1c310_0;
L_0x7f81dbc1c990 .concat [ 4 28 0 0], v0x7f81dbc1c5d0_0, L_0x1067f8008;
L_0x7f81dbc1cb40 .cmp/eq 32, L_0x7f81dbc1c990, L_0x1067f8050;
    .scope S_0x7f81dbc033c0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f81dbc1c5d0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x7f81dbc033c0;
T_1 ;
    %wait E_0x7f81dbc0b3d0;
    %load/vec4 v0x7f81dbc1c530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f81dbc1c5d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f81dbc1c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f81dbc1c5d0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x7f81dbc1c5d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f81dbc1c5d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f81dbc1c5d0_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f81dbc1c5d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f81dbc051a0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f81dbc1c6c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f81dbc051a0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x7f81dbc1c6c0_0;
    %inv;
    %store/vec4 v0x7f81dbc1c6c0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f81dbc051a0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f81dbc1c8e0_0, 0;
    %wait E_0x7f81dbc0b3d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81dbc1c8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f81dbc1c760_0, 0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f81dbc1c760_0, 0;
    %wait E_0x7f81dbc0b3d0;
    %wait E_0x7f81dbc0b3d0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f81dbc051a0;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "bic.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "bic_testbench.v";
    "./bic.v";
