#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 10 13:36:52 2024
# Process ID: 32312
# Current directory: /home/nothon/fpga2C/axi_vip_0_ex
# Command line: vivado -notrace -source /home/nothon/fpga2C/ip_repo/noip_ctrl/edit_noip_ctrl_v1_0.gen/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl
# Log file: /home/nothon/fpga2C/axi_vip_0_ex/vivado.log
# Journal file: /home/nothon/fpga2C/axi_vip_0_ex/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :2996.059 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :22039 MB
#-----------------------------------------------------------
start_gui
source /home/nothon/fpga2C/ip_repo/noip_ctrl/edit_noip_ctrl_v1_0.gen/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl -notrace
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets axi_vip_passthrough_M_AXI] [get_bd_intf_nets axi_vip_mst_M_AXI] [get_bd_cells axi_vip_passthrough]
delete_bd_objs [get_bd_cells axi_vip_slv]
save_bd_design
create_bd_cell -type ip -vlnv user.org:user:noip_ctrl:1.0 noip_ctrl_0
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/aclk (300 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_vip_mst/M_AXI} Slave {/noip_ctrl_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins noip_ctrl_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_cells noip_ctrl_0]
make_bd_intf_pins_external  [get_bd_cells noip_ctrl_0]
endgroup
save_bd_design
undo
undo
undo
undo
undo
save_bd_design
current_fileset -simset [ get_filesets sim_basic_mst_active__pt_slv__slv_passive ]
generate_target Simulation [get_files /home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd] -directory /home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/axi_vip_0_ex/axi_vip_0_ex.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation -simset [get_filesets sim_basic_mst_active__pt_slv__slv_passive ]
