Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 15:55:02 2025
| Host         : DESKTOP-2UDQTB7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.040        0.000                      0                  305        0.051        0.000                      0                  305        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.040        0.000                      0                  305        0.051        0.000                      0                  305        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/LCD_DB4_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.765ns (40.329%)  route 2.611ns (59.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.641     5.193    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  lcd_inst/delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  lcd_inst/delay_counter_reg[10]/Q
                         net (fo=6, routed)           1.006     6.654    lcd_inst/delay_counter_reg_n_0_[10]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  lcd_inst/cmd_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.778    lcd_inst/cmd_state1_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.179 r  lcd_inst/cmd_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.179    lcd_inst/cmd_state1_carry_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  lcd_inst/cmd_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    lcd_inst/cmd_state1_carry__0_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 f  lcd_inst/cmd_state1_carry__1/CO[0]
                         net (fo=24, routed)          1.266     8.831    lcd_inst/p_0_in
    SLICE_X0Y49          LUT4 (Prop_lut4_I2_O)        0.399     9.230 r  lcd_inst/LCD_DB4_i_1/O
                         net (fo=4, routed)           0.339     9.569    lcd_inst/LCD_DB4_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB4_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.878    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB4_reg/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.413    14.610    lcd_inst/LCD_DB4_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/LCD_DB5_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.765ns (40.329%)  route 2.611ns (59.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.641     5.193    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  lcd_inst/delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  lcd_inst/delay_counter_reg[10]/Q
                         net (fo=6, routed)           1.006     6.654    lcd_inst/delay_counter_reg_n_0_[10]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  lcd_inst/cmd_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.778    lcd_inst/cmd_state1_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.179 r  lcd_inst/cmd_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.179    lcd_inst/cmd_state1_carry_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  lcd_inst/cmd_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    lcd_inst/cmd_state1_carry__0_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 f  lcd_inst/cmd_state1_carry__1/CO[0]
                         net (fo=24, routed)          1.266     8.831    lcd_inst/p_0_in
    SLICE_X0Y49          LUT4 (Prop_lut4_I2_O)        0.399     9.230 r  lcd_inst/LCD_DB4_i_1/O
                         net (fo=4, routed)           0.339     9.569    lcd_inst/LCD_DB4_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB5_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.878    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB5_reg/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.413    14.610    lcd_inst/LCD_DB5_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/LCD_DB6_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.765ns (40.329%)  route 2.611ns (59.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.641     5.193    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  lcd_inst/delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  lcd_inst/delay_counter_reg[10]/Q
                         net (fo=6, routed)           1.006     6.654    lcd_inst/delay_counter_reg_n_0_[10]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  lcd_inst/cmd_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.778    lcd_inst/cmd_state1_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.179 r  lcd_inst/cmd_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.179    lcd_inst/cmd_state1_carry_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  lcd_inst/cmd_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    lcd_inst/cmd_state1_carry__0_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 f  lcd_inst/cmd_state1_carry__1/CO[0]
                         net (fo=24, routed)          1.266     8.831    lcd_inst/p_0_in
    SLICE_X0Y49          LUT4 (Prop_lut4_I2_O)        0.399     9.230 r  lcd_inst/LCD_DB4_i_1/O
                         net (fo=4, routed)           0.339     9.569    lcd_inst/LCD_DB4_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.878    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB6_reg/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.413    14.610    lcd_inst/LCD_DB6_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/LCD_DB7_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 1.765ns (40.329%)  route 2.611ns (59.671%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.641     5.193    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  lcd_inst/delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  lcd_inst/delay_counter_reg[10]/Q
                         net (fo=6, routed)           1.006     6.654    lcd_inst/delay_counter_reg_n_0_[10]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  lcd_inst/cmd_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.778    lcd_inst/cmd_state1_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.179 r  lcd_inst/cmd_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.179    lcd_inst/cmd_state1_carry_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  lcd_inst/cmd_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    lcd_inst/cmd_state1_carry__0_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 f  lcd_inst/cmd_state1_carry__1/CO[0]
                         net (fo=24, routed)          1.266     8.831    lcd_inst/p_0_in
    SLICE_X0Y49          LUT4 (Prop_lut4_I2_O)        0.399     9.230 r  lcd_inst/LCD_DB4_i_1/O
                         net (fo=4, routed)           0.339     9.569    lcd_inst/LCD_DB4_i_1_n_0
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB7_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.878    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB7_reg/C
                         clock pessimism              0.180    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X1Y51          FDRE (Setup_fdre_C_CE)      -0.413    14.610    lcd_inst/LCD_DB7_reg
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.108ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/LCD_E_reg/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 1.739ns (37.593%)  route 2.887ns (62.407%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.641     5.193    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y47          FDRE                                         r  lcd_inst/delay_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.649 r  lcd_inst/delay_counter_reg[10]/Q
                         net (fo=6, routed)           1.006     6.654    lcd_inst/delay_counter_reg_n_0_[10]
    SLICE_X3Y47          LUT2 (Prop_lut2_I0_O)        0.124     6.778 r  lcd_inst/cmd_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.778    lcd_inst/cmd_state1_carry_i_4_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.179 r  lcd_inst/cmd_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.179    lcd_inst/cmd_state1_carry_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.293 r  lcd_inst/cmd_state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.293    lcd_inst/cmd_state1_carry__0_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.564 f  lcd_inst/cmd_state1_carry__1/CO[0]
                         net (fo=24, routed)          1.266     8.831    lcd_inst/p_0_in
    SLICE_X0Y49          LUT5 (Prop_lut5_I0_O)        0.373     9.204 r  lcd_inst/LCD_E_i_1/O
                         net (fo=1, routed)           0.615     9.819    lcd_inst/LCD_E_i_1_n_0
    SLICE_X1Y46          FDSE                                         r  lcd_inst/LCD_E_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.522    14.894    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y46          FDSE                                         r  lcd_inst/LCD_E_reg/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X1Y46          FDSE (Setup_fdse_C_CE)      -0.205    14.926    lcd_inst/LCD_E_reg
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.108    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.350ns (29.782%)  route 3.183ns (70.218%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  lcd_inst/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  lcd_inst/delay_counter_reg[7]/Q
                         net (fo=6, routed)           0.972     6.620    lcd_inst/delay_counter_reg_n_0_[7]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  lcd_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.744    lcd_inst/i__carry_i_7_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.276 r  lcd_inst/cmd_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.276    lcd_inst/cmd_state1_inferred__1/i__carry_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  lcd_inst/cmd_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=4, routed)           1.119     8.509    lcd_inst/cmd_state1_inferred__1/i__carry__0_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.633 r  lcd_inst/delay_counter[20]_i_2/O
                         net (fo=21, routed)          1.092     9.725    lcd_inst/delay_counter
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.522    14.894    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[0]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.926    lcd_inst/delay_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.350ns (29.782%)  route 3.183ns (70.218%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  lcd_inst/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  lcd_inst/delay_counter_reg[7]/Q
                         net (fo=6, routed)           0.972     6.620    lcd_inst/delay_counter_reg_n_0_[7]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  lcd_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.744    lcd_inst/i__carry_i_7_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.276 r  lcd_inst/cmd_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.276    lcd_inst/cmd_state1_inferred__1/i__carry_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  lcd_inst/cmd_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=4, routed)           1.119     8.509    lcd_inst/cmd_state1_inferred__1/i__carry__0_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.633 r  lcd_inst/delay_counter[20]_i_2/O
                         net (fo=21, routed)          1.092     9.725    lcd_inst/delay_counter
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.522    14.894    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[1]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.926    lcd_inst/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.350ns (29.782%)  route 3.183ns (70.218%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  lcd_inst/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  lcd_inst/delay_counter_reg[7]/Q
                         net (fo=6, routed)           0.972     6.620    lcd_inst/delay_counter_reg_n_0_[7]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  lcd_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.744    lcd_inst/i__carry_i_7_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.276 r  lcd_inst/cmd_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.276    lcd_inst/cmd_state1_inferred__1/i__carry_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  lcd_inst/cmd_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=4, routed)           1.119     8.509    lcd_inst/cmd_state1_inferred__1/i__carry__0_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.633 r  lcd_inst/delay_counter[20]_i_2/O
                         net (fo=21, routed)          1.092     9.725    lcd_inst/delay_counter
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.522    14.894    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[2]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.926    lcd_inst/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.202ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.350ns (29.782%)  route 3.183ns (70.218%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  lcd_inst/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  lcd_inst/delay_counter_reg[7]/Q
                         net (fo=6, routed)           0.972     6.620    lcd_inst/delay_counter_reg_n_0_[7]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  lcd_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.744    lcd_inst/i__carry_i_7_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.276 r  lcd_inst/cmd_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.276    lcd_inst/cmd_state1_inferred__1/i__carry_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  lcd_inst/cmd_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=4, routed)           1.119     8.509    lcd_inst/cmd_state1_inferred__1/i__carry__0_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.633 r  lcd_inst/delay_counter[20]_i_2/O
                         net (fo=21, routed)          1.092     9.725    lcd_inst/delay_counter
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.522    14.894    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y45          FDRE                                         r  lcd_inst/delay_counter_reg[3]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_CE)      -0.205    14.926    lcd_inst/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  5.202    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 lcd_inst/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/delay_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.350ns (29.735%)  route 3.190ns (70.265%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  lcd_inst/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 f  lcd_inst/delay_counter_reg[7]/Q
                         net (fo=6, routed)           0.972     6.620    lcd_inst/delay_counter_reg_n_0_[7]
    SLICE_X4Y47          LUT2 (Prop_lut2_I1_O)        0.124     6.744 r  lcd_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     6.744    lcd_inst/i__carry_i_7_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.276 r  lcd_inst/cmd_state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.276    lcd_inst/cmd_state1_inferred__1/i__carry_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.390 r  lcd_inst/cmd_state1_inferred__1/i__carry__0/CO[3]
                         net (fo=4, routed)           1.119     8.509    lcd_inst/cmd_state1_inferred__1/i__carry__0_n_0
    SLICE_X4Y49          LUT4 (Prop_lut4_I2_O)        0.124     8.633 r  lcd_inst/delay_counter[20]_i_2/O
                         net (fo=21, routed)          1.099     9.732    lcd_inst/delay_counter
    SLICE_X2Y45          FDRE                                         r  lcd_inst/delay_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.522    14.894    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  lcd_inst/delay_counter_reg[4]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X2Y45          FDRE (Setup_fdre_C_CE)      -0.169    14.962    lcd_inst/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  5.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.342ns (81.274%)  route 0.079ns (18.726%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     1.509    Clock100MHz_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  init_delay_counter_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  init_delay_counter_var_reg[10]/Q
                         net (fo=3, routed)           0.078     1.728    init_delay_counter_var[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.875 r  init_delay_counter_var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    init_delay_counter_var_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.930 r  init_delay_counter_var_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.930    in6[13]
    SLICE_X7Y50          FDRE                                         r  init_delay_counter_var_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     2.019    Clock100MHz_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  init_delay_counter_var_reg[13]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.879    init_delay_counter_var_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.288ns (61.030%)  route 0.184ns (38.970%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  init_delay_counter_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  init_delay_counter_var_reg[0]/Q
                         net (fo=3, routed)           0.184     1.828    init_delay_counter_var[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.975 r  init_delay_counter_var_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.975    in6[1]
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.025    Clock100MHz_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[1]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     1.885    init_delay_counter_var_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.308ns (62.615%)  route 0.184ns (37.385%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  init_delay_counter_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  init_delay_counter_var_reg[0]/Q
                         net (fo=3, routed)           0.184     1.828    init_delay_counter_var[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.995 r  init_delay_counter_var_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    in6[3]
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.025    Clock100MHz_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[3]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     1.885    init_delay_counter_var_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.316ns (63.213%)  route 0.184ns (36.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  init_delay_counter_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  init_delay_counter_var_reg[0]/Q
                         net (fo=3, routed)           0.184     1.828    init_delay_counter_var[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175     2.003 r  init_delay_counter_var_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    in6[2]
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.025    Clock100MHz_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[2]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     1.885    init_delay_counter_var_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.716%)  route 0.133ns (27.284%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.569     1.482    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debouncer_inst/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  debouncer_inst/delay_reg[15]/Q
                         net (fo=3, routed)           0.133     1.756    debouncer_inst/delay_reg[15]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  debouncer_inst/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    debouncer_inst/delay_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.971 r  debouncer_inst/delay_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.971    debouncer_inst/delay_reg[16]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  debouncer_inst/delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.991    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  debouncer_inst/delay_reg[16]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    debouncer_inst/delay_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.417ns (84.107%)  route 0.079ns (15.893%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     1.509    Clock100MHz_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  init_delay_counter_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  init_delay_counter_var_reg[10]/Q
                         net (fo=3, routed)           0.078     1.728    init_delay_counter_var[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.875 r  init_delay_counter_var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    init_delay_counter_var_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  init_delay_counter_var_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    init_delay_counter_var_reg[13]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.005 r  init_delay_counter_var_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.005    in6[18]
    SLICE_X7Y51          FDRE                                         r  init_delay_counter_var_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     2.019    Clock100MHz_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  init_delay_counter_var_reg[18]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    init_delay_counter_var_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.417ns (84.107%)  route 0.079ns (15.893%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.596     1.509    Clock100MHz_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  init_delay_counter_var_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  init_delay_counter_var_reg[10]/Q
                         net (fo=3, routed)           0.078     1.728    init_delay_counter_var[10]
    SLICE_X7Y49          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.875 r  init_delay_counter_var_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.876    init_delay_counter_var_reg[12]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.915 r  init_delay_counter_var_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.915    init_delay_counter_var_reg[13]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.005 r  init_delay_counter_var_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.005    in6[20]
    SLICE_X7Y51          FDRE                                         r  init_delay_counter_var_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.861     2.019    Clock100MHz_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  init_delay_counter_var_reg[20]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.879    init_delay_counter_var_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 debouncer_inst/delay_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.318%)  route 0.133ns (26.682%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.569     1.482    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  debouncer_inst/delay_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  debouncer_inst/delay_reg[15]/Q
                         net (fo=3, routed)           0.133     1.756    debouncer_inst/delay_reg[15]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.916 r  debouncer_inst/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    debouncer_inst/delay_reg[12]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.982 r  debouncer_inst/delay_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    debouncer_inst/delay_reg[16]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  debouncer_inst/delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.991    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  debouncer_inst/delay_reg[18]/C
                         clock pessimism             -0.245     1.746    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    debouncer_inst/delay_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 init_delay_counter_var_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            init_delay_counter_var_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.330ns (64.215%)  route 0.184ns (35.785%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  init_delay_counter_var_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  init_delay_counter_var_reg[0]/Q
                         net (fo=3, routed)           0.184     1.828    init_delay_counter_var[0]
    SLICE_X7Y47          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.189     2.017 r  init_delay_counter_var_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.017    in6[4]
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.867     2.025    Clock100MHz_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  init_delay_counter_var_reg[4]/C
                         clock pessimism             -0.245     1.780    
    SLICE_X7Y47          FDRE (Hold_fdre_C_D)         0.105     1.885    init_delay_counter_var_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 lcd_char_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd_inst/command_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.376%)  route 0.117ns (38.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.590     1.503    Clock100MHz_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  lcd_char_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  lcd_char_data_reg[1]/Q
                         net (fo=1, routed)           0.117     1.762    lcd_inst/command_byte_reg[7]_0[1]
    SLICE_X2Y51          LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  lcd_inst/command_byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    lcd_inst/command_byte[1]
    SLICE_X2Y51          FDRE                                         r  lcd_inst/command_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.863     2.021    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X2Y51          FDRE                                         r  lcd_inst/command_byte_reg[1]/C
                         clock pessimism             -0.478     1.542    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.120     1.662    lcd_inst/command_byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y54     FSM_onehot_combined_lcd_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y53     FSM_onehot_combined_lcd_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y54     FSM_onehot_combined_lcd_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y54     FSM_onehot_combined_lcd_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y54     FSM_onehot_combined_lcd_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y54     FSM_onehot_combined_lcd_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y54     FSM_onehot_combined_lcd_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y53     FSM_onehot_combined_lcd_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y53     FSM_onehot_combined_lcd_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_DB7_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.256ns  (logic 4.127ns (56.885%)  route 3.128ns (43.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.176    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     5.595 r  lcd_inst/LCD_DB7_reg/Q
                         net (fo=1, routed)           3.128     8.724    LCD_DB7_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.708    12.432 r  LCD_DB7_OBUF_inst/O
                         net (fo=0)                   0.000    12.432    LCD_DB7
    T11                                                               r  LCD_DB7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_DB4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.924ns  (logic 4.002ns (57.804%)  route 2.922ns (42.196%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.176    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  lcd_inst/LCD_DB4_reg/Q
                         net (fo=1, routed)           2.922     8.554    LCD_DB4_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.546    12.100 r  LCD_DB4_OBUF_inst/O
                         net (fo=0)                   0.000    12.100    LCD_DB4
    V16                                                               r  LCD_DB4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_E_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.720ns  (logic 3.993ns (59.426%)  route 2.727ns (40.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y46          FDSE                                         r  lcd_inst/LCD_E_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  lcd_inst/LCD_E_reg/Q
                         net (fo=1, routed)           2.727     8.374    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.537    11.912 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    11.912    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_RS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.565ns  (logic 4.003ns (60.985%)  route 2.561ns (39.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.640     5.192    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  lcd_inst/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  lcd_inst/LCD_RS_reg/Q
                         net (fo=1, routed)           2.561     8.209    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.547    11.756 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000    11.756    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_DB5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 4.129ns (64.346%)  route 2.288ns (35.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.176    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.419     5.595 r  lcd_inst/LCD_DB5_reg/Q
                         net (fo=1, routed)           2.288     7.883    LCD_DB5_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.710    11.593 r  LCD_DB5_OBUF_inst/O
                         net (fo=0)                   0.000    11.593    LCD_DB5
    P14                                                               r  LCD_DB5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_DB6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.048ns  (logic 3.981ns (65.824%)  route 2.067ns (34.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.625     5.176    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.456     5.632 r  lcd_inst/LCD_DB6_reg/Q
                         net (fo=1, routed)           2.067     7.699    LCD_DB6_OBUF
    M13                  OBUF (Prop_obuf_I_O)         3.525    11.224 r  LCD_DB6_OBUF_inst/O
                         net (fo=0)                   0.000    11.224    LCD_DB6
    M13                                                               r  LCD_DB6 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lcd_inst/LCD_DB6_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.367ns (72.794%)  route 0.511ns (27.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.505    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lcd_inst/LCD_DB6_reg/Q
                         net (fo=1, routed)           0.511     2.157    LCD_DB6_OBUF
    M13                  OBUF (Prop_obuf_I_O)         1.226     3.383 r  LCD_DB6_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    LCD_DB6
    M13                                                               r  LCD_DB6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_DB5_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.418ns (70.306%)  route 0.599ns (29.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.505    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  lcd_inst/LCD_DB5_reg/Q
                         net (fo=1, routed)           0.599     2.232    LCD_DB5_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.290     3.522 r  LCD_DB5_OBUF_inst/O
                         net (fo=0)                   0.000     3.522    LCD_DB5
    P14                                                               r  LCD_DB5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_RS_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.389ns (65.546%)  route 0.730ns (34.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.510    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  lcd_inst/LCD_RS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  lcd_inst/LCD_RS_reg/Q
                         net (fo=1, routed)           0.730     2.382    LCD_RS_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.248     3.630 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     3.630    LCD_RS
    V15                                                               r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_E_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.379ns (63.275%)  route 0.801ns (36.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.597     1.510    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y46          FDSE                                         r  lcd_inst/LCD_E_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  lcd_inst/LCD_E_reg/Q
                         net (fo=1, routed)           0.801     2.452    LCD_E_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.238     3.690 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000     3.690    LCD_E
    U16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_DB4_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.388ns (61.563%)  route 0.867ns (38.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.505    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lcd_inst/LCD_DB4_reg/Q
                         net (fo=1, routed)           0.867     2.513    LCD_DB4_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.247     3.760 r  LCD_DB4_OBUF_inst/O
                         net (fo=0)                   0.000     3.760    LCD_DB4
    V16                                                               r  LCD_DB4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd_inst/LCD_DB7_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_DB7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.418ns (59.577%)  route 0.962ns (40.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.592     1.505    lcd_inst/Clock100MHz_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  lcd_inst/LCD_DB7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  lcd_inst/LCD_DB7_reg/Q
                         net (fo=1, routed)           0.962     2.596    LCD_DB7_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.290     3.886 r  LCD_DB7_OBUF_inst/O
                         net (fo=0)                   0.000     3.886    LCD_DB7
    T11                                                               r  LCD_DB7 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.591ns (29.237%)  route 3.850ns (70.763%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           3.850     5.317    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.441 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.441    debouncer_inst/next_state[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.439     4.810    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.299ns  (logic 1.591ns (30.021%)  route 3.708ns (69.979%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           3.708     5.175    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.124     5.299 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.299    debouncer_inst/next_state[1]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.439     4.810    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.822ns  (logic 0.280ns (15.357%)  route 1.542ns (84.643%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           1.542     1.777    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    debouncer_inst/next_state[1]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.991    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[1]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.280ns (14.867%)  route 1.602ns (85.133%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           1.602     1.837    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X10Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.882 r  debouncer_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    debouncer_inst/next_state[0]_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.991    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X10Y51         FDRE                                         r  debouncer_inst/next_state_reg[0]/C





