Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: php11.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "php11.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "php11"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : php11
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd" into library work
Parsing entity <mux_7seg_char>.
Parsing architecture <arch_mux_7seg_char> of entity <mux_7seg_char>.
Parsing VHDL file "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/php11.vhd" into library work
Parsing entity <php11>.
Parsing architecture <Behavioral> of entity <php11>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <php11> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_7seg_char> (architecture <arch_mux_7seg_char>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <php11>.
    Related source file is "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/php11.vhd".
    Found 1-bit register for signal <clk4Hz>.
    Found 25-bit register for signal <countB>.
    Found 1-bit register for signal <clk1kHz>.
    Found 32-bit register for signal <CNTTXT>.
    Found 25-bit register for signal <countA>.
    Found 25-bit adder for signal <countA[24]_GND_5_o_add_1_OUT> created at line 104.
    Found 25-bit adder for signal <countB[24]_GND_5_o_add_4_OUT> created at line 111.
    Found 32-bit adder for signal <n0043[31:0]> created at line 139.
    Found 32-bit adder for signal <n0046> created at line 140.
    Found 32-bit adder for signal <n0047> created at line 141.
    Found 16x7-bit Read Only RAM for signal <CHAR3<6:0>>
    Found 16x7-bit Read Only RAM for signal <CHAR2<6:0>>
    Found 16x7-bit Read Only RAM for signal <CHAR1<6:0>>
    Found 16x7-bit Read Only RAM for signal <CHAR0<6:0>>
    Found 32-bit comparator greater for signal <n0014> created at line 127
    Summary:
	inferred   4 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  84 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <php11> synthesized.

Synthesizing Unit <mux_7seg_char>.
    Related source file is "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd".
    Found 4-bit register for signal <digit>.
    Found 2-bit register for signal <cd>.
    Found 8-bit register for signal <akt_znak>.
    Found 2-bit adder for signal <cd[1]_GND_6_o_add_0_OUT> created at line 44.
    Found 4x4-bit Read Only RAM for signal <cd[1]_GND_6_o_wide_mux_2_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <cd[1]_DIN3[7]_wide_mux_1_OUT> created at line 45.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_7seg_char> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 2-bit adder                                           : 1
 25-bit adder                                          : 2
 32-bit adder                                          : 3
# Registers                                            : 8
 1-bit register                                        : 2
 2-bit register                                        : 1
 25-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mux_7seg_char>.
The following registers are absorbed into counter <cd>: 1 register on signal <cd>.
INFO:Xst:3217 - HDL ADVISOR - Register <digit> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_cd[1]_GND_6_o_wide_mux_2_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cd>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mux_7seg_char> synthesized (advanced).

Synthesizing (advanced) Unit <php11>.
The following registers are absorbed into counter <countB>: 1 register on signal <countB>.
The following registers are absorbed into counter <countA>: 1 register on signal <countA>.
The following registers are absorbed into counter <CNTTXT>: 1 register on signal <CNTTXT>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR3<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CNTTXT<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR3>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR2<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0043[31:0]>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR2>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR1<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0046>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR1>         |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_CHAR0<6:0>> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0047>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <CHAR0>         |          |
    -----------------------------------------------------------------------
Unit <php11> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 4-bit adder                                           : 2
# Counters                                             : 4
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 32-bit up counter                                     : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <akt_znak_7> has a constant value of 0 in block <mux_7seg_char>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    akt_znak_5 in unit <mux_7seg_char>


Optimizing unit <php11> ...

Optimizing unit <mux_7seg_char> ...
WARNING:Xst:1426 - The value init of the FF/Latch m7seg/akt_znak_5 hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block php11, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch m7seg/akt_znak_5_LD hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch m7seg/akt_znak_5_C_5 hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 97
 Flip-Flops                                            : 97

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : php11.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 414
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 82
#      LUT2                        : 31
#      LUT3                        : 27
#      LUT4                        : 5
#      LUT5                        : 18
#      LUT6                        : 55
#      MUXCY                       : 90
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 98
#      FD                          : 76
#      FD_1                        : 1
#      FDC                         : 2
#      FDC_1                       : 6
#      FDP_1                       : 4
#      FDR                         : 8
#      LD                          : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              98  out of  18224     0%  
 Number of Slice LUTs:                  226  out of   9112     2%  
    Number used as Logic:               226  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    228
   Number with an unused Flip Flop:     130  out of    228    57%  
   Number with an unused LUT:             2  out of    228     0%  
   Number of fully used LUT-FF pairs:    96  out of    228    42%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk4Hz                             | BUFG                   | 32    |
clk1kHz                            | NONE(m7seg/cd_1)       | 13    |
clk                                | BUFGP                  | 52    |
btnd                               | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.947ns (Maximum Frequency: 253.383MHz)
   Minimum input arrival time before clock: 4.433ns
   Maximum output required time after clock: 6.195ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk4Hz'
  Clock period: 3.762ns (frequency: 265.844MHz)
  Total number of paths / destination ports: 2416 / 40
-------------------------------------------------------------------------
Delay:               3.762ns (Levels of Logic = 9)
  Source:            CNTTXT_3 (FF)
  Destination:       CNTTXT_31 (FF)
  Source Clock:      clk4Hz rising
  Destination Clock: clk4Hz rising

  Data Path: CNTTXT_3 to CNTTXT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.326  CNTTXT_3 (CNTTXT_3)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0014_lut<0> (Mcompar_n0014_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0014_cy<0> (Mcompar_n0014_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0014_cy<1> (Mcompar_n0014_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0014_cy<2> (Mcompar_n0014_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0014_cy<3> (Mcompar_n0014_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0014_cy<4> (Mcompar_n0014_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0014_cy<5> (Mcompar_n0014_cy<5>)
     MUXCY:CI->O          25   0.019   1.193  Mcompar_n0014_cy<6> (Mcompar_n0014_cy<6>)
     LUT3:I2->O            1   0.205   0.000  CNTTXT_31_glue_rst (CNTTXT_31_glue_rst)
     FD:D                      0.102          CNTTXT_31
    ----------------------------------------
    Total                      3.762ns (1.243ns logic, 2.519ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1kHz'
  Clock period: 2.252ns (frequency: 444.079MHz)
  Total number of paths / destination ports: 28 / 12
-------------------------------------------------------------------------
Delay:               2.252ns (Levels of Logic = 2)
  Source:            m7seg/cd_1 (FF)
  Destination:       m7seg/akt_znak_4 (FF)
  Source Clock:      clk1kHz falling
  Destination Clock: clk1kHz falling

  Data Path: m7seg/cd_1 to m7seg/akt_znak_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.369  m7seg/cd_1 (m7seg/cd_1)
     LUT6:I0->O            1   0.203   0.000  m7seg/Mmux_cd[1]_DIN3[7]_wide_mux_1_OUT54_F (N29)
     MUXF7:I0->O           1   0.131   0.000  m7seg/Mmux_cd[1]_DIN3[7]_wide_mux_1_OUT54 (m7seg/cd[1]_DIN3[7]_wide_mux_1_OUT<4>)
     FDC_1:D                   0.102          m7seg/akt_znak_4
    ----------------------------------------
    Total                      2.252ns (0.883ns logic, 1.369ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.947ns (frequency: 253.383MHz)
  Total number of paths / destination ports: 1952 / 52
-------------------------------------------------------------------------
Delay:               3.947ns (Levels of Logic = 3)
  Source:            countA_9 (FF)
  Destination:       clk4Hz (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: countA_9 to clk4Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  countA_9 (countA_9)
     LUT6:I0->O            2   0.203   0.845  GND_5_o_GND_5_o_equal_1_o<24>4 (GND_5_o_GND_5_o_equal_1_o<24>3)
     LUT6:I3->O           14   0.205   0.958  GND_5_o_GND_5_o_equal_1_o<24>5 (GND_5_o_GND_5_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  countA_0_rstpot (countA_0_rstpot)
     FD:D                      0.102          countA_0
    ----------------------------------------
    Total                      3.947ns (1.162ns logic, 2.785ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk4Hz'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 3)
  Source:            btnd (PAD)
  Destination:       CNTTXT_24 (FF)
  Destination Clock: clk4Hz rising

  Data Path: btnd to CNTTXT_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.362  btnd_IBUF (btnd_IBUF)
     INV:I->O              1   0.206   0.000  Mcount_CNTTXT_val321_lut_INV_0 (Mcount_CNTTXT_val321_lut)
     MUXCY:S->O            8   0.411   0.802  Mcount_CNTTXT_val321_cy (Mcount_CNTTXT_val)
     FDR:R                     0.430          CNTTXT_30
    ----------------------------------------
    Total                      4.433ns (2.269ns logic, 2.164ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1kHz'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.014ns (Levels of Logic = 1)
  Source:            btnd (PAD)
  Destination:       m7seg/cd_1 (FF)
  Destination Clock: clk1kHz falling

  Data Path: btnd to m7seg/cd_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            37   1.222   1.362  btnd_IBUF (btnd_IBUF)
     FDC_1:CLR                 0.430          m7seg/akt_znak_0
    ----------------------------------------
    Total                      3.014ns (1.652ns logic, 1.362ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1kHz'
  Total number of paths / destination ports: 109 / 11
-------------------------------------------------------------------------
Offset:              6.195ns (Levels of Logic = 4)
  Source:            m7seg/akt_znak_3 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      clk1kHz falling

  Data Path: m7seg/akt_znak_3 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           15   0.447   1.210  m7seg/akt_znak_3 (m7seg/akt_znak_3)
     LUT5:I2->O            6   0.205   0.849  m7seg/seg<4>11 (m7seg/seg<4>1)
     LUT6:I4->O            1   0.203   0.000  m7seg/seg<7>_F (N21)
     MUXF7:I0->O           1   0.131   0.579  m7seg/seg<7> (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      6.195ns (3.557ns logic, 2.637ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnd'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              5.995ns (Levels of Logic = 4)
  Source:            m7seg/akt_znak_5_LD (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      btnd falling

  Data Path: m7seg/akt_znak_5_LD to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.961  m7seg/akt_znak_5_LD (m7seg/akt_znak_5_LD)
     LUT5:I0->O            6   0.203   0.849  m7seg/seg<4>11 (m7seg/seg<4>1)
     LUT6:I4->O            1   0.203   0.000  m7seg/seg<7>_F (N21)
     MUXF7:I0->O           1   0.131   0.579  m7seg/seg<7> (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      5.995ns (3.606ns logic, 2.389ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.947|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1kHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1kHz        |         |         |    2.252|         |
clk4Hz         |         |         |    4.519|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk4Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk4Hz         |    3.762|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 10.75 secs
 
--> 


Total memory usage is 391964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    6 (   0 filtered)

