<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>nn_inference</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>nn_inference</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.238</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>65022</Best-caseLatency>
<Average-caseLatency>65022</Average-caseLatency>
<Worst-caseLatency>65022</Worst-caseLatency>
<Best-caseRealTimeLatency>0.650 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.650 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.650 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>65023</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_5_1>
<Name>VITIS_LOOP_5_1</Name>
<TripCount>768</TripCount>
<Latency>774</Latency>
<AbsoluteTimeLatency>7.740 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_5_1>
<col_prod>
<Name>col_prod</Name>
<TripCount>61440</TripCount>
<Latency>61444</Latency>
<AbsoluteTimeLatency>0.614 ms</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</col_prod>
<loop1>
<Name>loop1</Name>
<TripCount>80</TripCount>
<Latency>87</Latency>
<AbsoluteTimeLatency>0.870 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</loop1>
<col_prod>
<Name>col_prod</Name>
<TripCount>2560</TripCount>
<Latency>2564</Latency>
<AbsoluteTimeLatency>25.640 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>6</PipelineDepth>
</col_prod>
<loop1>
<Name>loop1</Name>
<TripCount>32</TripCount>
<Latency>39</Latency>
<AbsoluteTimeLatency>0.390 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</loop1>
<col>
<Name>col</Name>
<TripCount>16</TripCount>
<Latency>34</Latency>
<AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>20</PipelineDepth>
</col>
<loop1>
<Name>loop1</Name>
<TripCount>16</TripCount>
<Latency>23</Latency>
<AbsoluteTimeLatency>0.230 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>9</PipelineDepth>
</loop1>
<col>
<Name>col</Name>
<TripCount>3</TripCount>
<Latency>12</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>11</PipelineDepth>
</col>
<loop1>
<Name>loop1</Name>
<TripCount>3</TripCount>
<Latency>3</Latency>
<AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>35</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>12</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<FF>19308</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>18</UTIL_FF>
<LUT>11732</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>22</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_img_address0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_ce0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_q0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
