0.6
2018.2
Jun 14 2018
20:41:02
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/mips_cpu/mips_cpu.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Adder.v,1662630538,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/wiring/Bit_Extender_12_32_SIGN.v,,Adder,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Comparator.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control.v,,Comparator,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Shifter_12_bit.v,1662618651,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Shifter_20_bit.v,,Shifter_12_bit,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Shifter_20_bit.v,1662618743,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/decoder3_8.v,,Shifter_20_bit,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Shifter_32_bit.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Subtractor.v,,Shifter_32_bit,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Subtractor.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/XOR_GATE_BUS.v,,Subtractor,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/ALU.v,1662680682,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE.v,,ALU,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control.v,1663138729,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control_2.v,,Control,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control_2.v,1663126465,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control_op.v,,Control_2,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control_op.v,1663126472,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/Counter.v,,Control_op,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/RegFile.v,1662675948,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/RiscV_DataPath.v,,RegFile,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/RiscV_DataPath.v,1663142572,verilog,,D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/circuit/RiscV_Top.v,,datapath,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Tb_RiscV_Top.v,1663143300,verilog,,,,Tb_RiscV_Top,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_10_INPUTS.v,,AND_GATE,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_10_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_5_INPUTS.v,,AND_GATE_10_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_5_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_6_INPUTS.v,,AND_GATE_5_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_6_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_7_INPUTS.v,,AND_GATE_6_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_7_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_8_INPUTS.v,,AND_GATE_7_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_8_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Adder.v,,AND_GATE_8_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_9_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Adder.v,,AND_GATE_9_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/AND_GATE_BUS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Adder.v,,AND_GATE_BUS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/NOR_GATE_BUS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/NOT_GATE.v,,NOR_GATE_BUS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/NOT_GATE.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE.v,,NOT_GATE,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_12_INPUTS.v,,OR_GATE,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_11_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_12_INPUTS.v,,OR_GATE_11_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_12_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_20_INPUTS.v,,OR_GATE_12_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_20_INPUTS.v,1663126378,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_6_INPUTS.v,,OR_GATE_20_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_6_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_8_INPUTS.v,,OR_GATE_6_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_8_INPUTS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/RAM_RAM.v,,OR_GATE_8_INPUTS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/OR_GATE_BUS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/RAM_RAM.v,,OR_GATE_BUS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/XOR_GATE_BUS.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/decoder3_8.v,,XOR_GATE_BUS,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/Counter.v,1662684220,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/FPGADigit.v,,Counter,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/FPGADigit.v,1662709274,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/plexers/Multiplexer_bus_2.v,,FPGADigit,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/decoder3_8.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/display_sel.v,,decoder3_8,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/display_sel.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/divider.v,,display_sel,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/divider.v,1662672500,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/sevenseg_dec.v,,divider,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/io/sevenseg_dec.v,1662698659,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Tb_RiscV_Top.v,,sevenseg_dec,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/RAM_RAM.v,1663144974,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/REGISTER_FLIP_FLOP_PC.v,,RAM_RAM,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/REGISTER_FLIP_FLOP_PC.v,1662673865,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/ROM_ROM.v,,REGISTER_FLIP_FLOP_PC,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/memory/ROM_ROM.v,1663124982,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/RegFile.v,,ROM_ROM,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/plexers/Multiplexer_16.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/plexers/Multiplexer_bus_16.v,,Multiplexer_16,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/plexers/Multiplexer_bus_16.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/plexers/Multiplexer_bus_2.v,,Multiplexer_bus_16,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/plexers/Multiplexer_bus_2.v,1662633205,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/gates/NOT_GATE.v,,Mux,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/wiring/Bit_Extender_12_32_SIGN.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/wiring/Bit_Extender_20_32_SIGN.v,,Bit_Extender_12_32_SIGN,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/wiring/Bit_Extender_20_32_SIGN.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/wiring/Bit_Extender_8_32.v,,Bit_Extender_20_32_SIGN,,,,,,,,
D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/wiring/Bit_Extender_8_32.v,1662617921,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/circuit/Control.v,,Bit_Extender_8_32,,,,,,,,
D:/MyFile/code/Vivado/project_1/project_1.srcs/sources_1/new/circuit/RiscV_Top.v,1663142659,verilog,,D:/MyFile/code/Vivado/Risc_V2/cpu21-riscv/RiscV/verilog/arithmetic/Shifter_12_bit.v,,RiscV_Top,,,,,,,,
