[{"commit":{"message":"Remove redundant assert in ObjectMonitor::VThreadEpilog"},"files":[{"filename":"src\/hotspot\/share\/runtime\/objectMonitor.cpp"}],"sha":"aa263f56ac4eb4209f277d4a702d57669a6e55d2"},{"commit":{"message":"Comment in FreezeBase::recurse_freeze + renames in continuation.hpp"},"files":[{"filename":"src\/hotspot\/share\/runtime\/continuation.cpp"},{"filename":"src\/hotspot\/share\/runtime\/continuationFreezeThaw.cpp"}],"sha":"c92cb6be3926a8b62bbc485859a85583d6898299"},{"commit":{"message":"Explicitly pass tmp register to inc\/dec_held_monitor_count + use static const in clobber_nonvolatile_registers"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/c1_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/c2_MacroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/interp_masm_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/macroAssembler_aarch64.hpp"},{"filename":"src\/hotspot\/cpu\/aarch64\/sharedRuntime_aarch64.cpp"},{"filename":"src\/hotspot\/cpu\/ppc\/macroAssembler_ppc.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"}],"sha":"d09575f0be3593c733002edc786b13eec5ce868a"},{"commit":{"message":"Use frame::sender_sp_offset in continuationFreezeThaw_riscv.inline.hpp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/continuationFreezeThaw_riscv.inline.hpp"}],"sha":"12213a70c1cf0639555f0f302237fd012549c4dd"}]