pr_debug	,	F_14
PPMDRIFTMAX_HI	,	V_17
data	,	V_7
P0_IRST_HARD_SYNTH	,	V_25
nlm_sata_fixup_bar	,	F_19
nlm_irq_to_xirq	,	F_22
RXDPIF	,	V_16
"Initializing XLP9XX On-chip AHCI...\n"	,	L_4
bit	,	V_3
nlm_read_sata_reg	,	F_2
P1_IRST_POR	,	V_29
dev	,	V_50
u32	,	T_2
reg	,	V_12
nlm_sata_intr_ack	,	F_18
P1_IRST_HARD_TXRX	,	V_30
nlm_ahci_init	,	F_15
CR_REG_TIMER	,	V_36
P1_IPDIPDMSYNTH	,	V_34
nlm_sata_fixup_final	,	F_20
"FALSE"	,	L_3
nlm_get_sata_regbase	,	F_13
PIC_SATA_IRQ	,	V_53
val	,	V_9
NLM_IRQS_PER_NODE	,	V_47
P0_IRST_HARD_TXRX	,	V_24
resource	,	V_51
physel	,	V_6
sata_phy_debug	,	V_35
P0_PHY_READY	,	V_43
NLM_NR_NODES	,	V_44
sata_set_glue_reg	,	F_4
node	,	V_20
pci_dev	,	V_49
port	,	V_10
"XLP AHCI Init Done.\n"	,	L_10
P0_IRST_POR	,	V_23
"PHY0 is down.\n"	,	L_7
"TRUE"	,	L_2
"PHY1 is down.\n"	,	L_9
sata_clear_glue_reg	,	F_1
irq_data	,	V_45
P1_IPDRXL	,	V_33
check_phy_register	,	F_9
SATA_INT	,	V_48
nlm_write_sata_reg	,	F_3
CR_TIME_SCALE	,	V_37
P1_PHY_READY	,	V_42
nlm_sata_firmware_init	,	F_12
SATA_STATUS	,	V_41
P0_IPDRXL	,	V_27
P1_IPDTXL	,	V_32
reg_val	,	V_4
P0_IPDTXL	,	V_26
"PHY1 is up.\n"	,	L_8
read_phy_reg	,	F_7
verify_sata_phy_config	,	F_11
sata_phy_config1	,	V_15
sata_phy_config2	,	V_18
M_CSYSREQ	,	V_39
write_phy_reg	,	F_5
xlp_socdev_to_node	,	F_21
regbase	,	V_1
addr	,	V_5
P0_IPDIPDMSYNTH	,	V_28
nlm_node_present	,	F_17
P1_IRST_HARD_SYNTH	,	V_31
SATA_INT_MASK	,	V_52
"PHY read addr = 0x%x physel = %d data = 0x%x %s\n"	,	L_1
"PHY0 is up.\n"	,	L_6
u8	,	T_3
pr_info	,	F_10
cpu_is_xlp9xx	,	F_16
i	,	V_11
irq	,	V_46
nlm_set_pic_extra_ack	,	F_23
config_sata_phy	,	F_8
xdata	,	V_19
off	,	V_2
n	,	V_21
SATA_RST_N	,	V_38
RXCDRCALFOSC0	,	V_13
u64	,	T_1
"Waiting for PHYs to come up.\n"	,	L_5
S_CSYSREQ	,	V_40
__init	,	T_4
udelay	,	F_6
SATA_CTL	,	V_22
PHY_MEM_ACCESS	,	V_8
CALDUTY	,	V_14
