Ongoing_calculations_MCTDH_VECC
----------------------------------

(May 14th)
nlogn:
	281815: 100 fs, screened modes, 12 CPUs (/home/bjb2chen/gamess/vibronics/template_examples/Fe_pentaCO/screened_12modes)
	281818: 10 fs, screened modes, 12 CPUs	("")
	281819: 10 fs, full 27 modes, SOC, 12 CPUs, original! (/home/bjb2chen/gamess/vibronics/template_examples/Fe_pentaCO/Apr26_model)

graham:
	20578919: 100 fs, linear, VECC screened, 16 CPUs (/home/bjb2chen/scratch/VECC/FeCO, quadratic already diverged)
    20571096: 100 fs, linear, VECC full modes, 16 CPUs ("", quadratic diverged)

narval:
	28973900: 10 fs, screened, SOC, 64 CPUs, max mem (/scratch/bjb2chen/vibronics/8o9e/fastLagrangian/Apr26_redo_SOC/screen_12modes)
    28974671: 50 fs, screened, SOC, 48 CPUs, 4G/CPU ("")
    28974232: 100 fs, screened, SOC, 32 CPUs, 4G/CPU ("")
    28979569: 50 fs, screened, NO SOC, 48 CPUs, 4G/CPU (/scratch/bjb2chen/vibronics/8o9e/fastLagrangian/Apr26_redo_SOC/noSOC_screen_12modes)