// Seed: 2245745310
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    output tri1 module_1,
    output uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    output wor id_11,
    input wor id_12,
    input supply0 id_13,
    input tri id_14,
    output tri0 id_15,
    input tri0 id_16,
    output tri0 id_17,
    input wire id_18,
    input uwire id_19
);
  tri0 id_21 = id_0 == id_19;
  module_0();
endmodule
