vendor_name = ModelSim
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_3_full_adder_using_mux/full_adder_mux.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_3_full_adder_using_mux/mux_2x1.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_3_full_adder_using_mux/tb_full_adder_mux.vhd
source_file = 1, C:/altera/13.1/vhdl_quartus/v_2_basic_combinational_logic_circuits/v_2_2_3_full_adder_using_mux/db/full_adder_mux.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = full_adder_mux
instance = comp, \a_in~I\, a_in, full_adder_mux, 1
instance = comp, \c_in~I\, c_in, full_adder_mux, 1
instance = comp, \b_in~I\, b_in, full_adder_mux, 1
instance = comp, \s_out~0\, s_out~0, full_adder_mux, 1
instance = comp, \U0|z~0\, U0|z~0, full_adder_mux, 1
instance = comp, \s_out~I\, s_out, full_adder_mux, 1
instance = comp, \c_out~I\, c_out, full_adder_mux, 1
