// Seed: 3252888361
module module_0 (
    input tri id_0,
    input tri1 id_1
    , id_5,
    output wand id_2,
    output supply1 id_3
    , id_6
);
endmodule
module module_1 (
    output wand id_0,
    input logic id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_8,
    input wire id_6
);
  wire id_9;
  reg  id_10;
  initial begin : LABEL_0
    id_10 <= id_1;
  end
  wire id_11;
  wire id_12;
  id_13(
      id_1, 1
  );
  module_0 modCall_1 (
      id_6,
      id_4,
      id_5,
      id_3
  );
endmodule
