#========================================================================================================================
# Copyright (c) 2019 by Bitvis AS.  All rights reserved.
# You should have received a copy of the license file containing the MIT License (see LICENSE.TXT), if not,
# contact Bitvis AS <support@bitvis.no>.
#
# UVVM AND ANY PART THEREOF ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED,
# INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
# IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
# WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH UVVM OR THE USE OR
# OTHER DEALINGS IN UVVM.
#========================================================================================================================

#-----------------------------------------------------------------------
# This file must be called with 3 arguments:
#
# This file can be called with three arguments:
# arg 1: Part directory of this library/module
# arg 2: Target directory
# arg 3: Path to custom component list file
#-----------------------------------------------------------------------

# Overload quietly (Modelsim specific command) to let it work in Riviera-Pro
proc quietly { args } {
  if {[llength $args] == 0} {
    puts "quietly"
  } else {
    # this works since tcl prompt only prints the last command given. list prints "".
    uplevel $args; list;
  }
}

# End the simulations if there's an error or when run from terminal.
if {[batch_mode]} {
  onerror {abort all; exit -f -code 1}
} else {
  onerror {abort all}
}

#------------------------------------------------------
# Set up source_path and target_path
#------------------------------------------------------
variable source_path
variable component_path
variable target_path
variable component_list_path

# Default values
# assume we stand in script folder if no source argument is given
quietly set source_path [pwd]
quietly set component_list_path "$source_path/component_list.txt"
quietly set default_target 0

if { [info exists 1] } {
  quietly set source_path "$1"
  quietly set component_list_path "$source_path/component_list.txt"

  if {$argc >= 2} {
    quietly set target_path "$2"
    quietly set default_target 1

    if {$argc >= 3} {
      quietly set component_list_path "$3"
    }
  }
}

#------------------------------------------------------
# Read component_list.txt
#------------------------------------------------------
quietly set fp [open "$component_list_path" r]
quietly set file_data [read $fp]
close $fp

#------------------------------------------------------
# Compile components
#------------------------------------------------------
foreach item $file_data {
  if {$default_target == 0} {
    quietly set target_path "$source_path/../$item/sim"
  }
  quietly set component_path "$source_path/../$item"

  namespace eval compile_src {
    variable local_source_path $source_path
    variable source_path $component_path
    variable target_path $target_path

    variable argc -1

    source $local_source_path/compile_src.do
  }
  namespace delete compile_src
}