<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/MikePopoloski/slang" target="_blank">slang</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>
defines: 
time_elapsed: 0.003s
ram usage: 9080 KB
</pre>
<pre class="log">

slang-driver --single-unit -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv</a>
Top level design units:
    MxN_pipeline
    busdriver
    busdriver_equiv

../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:5:1: error: unknown module &#39;driver&#39;
driver busar3 (busin[15:12], bushigh[7:4], enh);
^~~~~~
../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:6:1: error: unknown module &#39;driver&#39;
driver busar2 (busin[11:8], bushigh[3:0], enh) ;
^~~~~~
../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:7:1: error: unknown module &#39;driver&#39;
driver busar1 (busin[7:4], buslow[7:4], enl)   ;
^~~~~~
../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:8:1: error: unknown module &#39;driver&#39;
driver busar0 (busin[3:0], buslow[3:0], enl)   ;
^~~~~~
../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:17:1: error: unknown module &#39;driver&#39;
driver busar[3:0]
^~~~~~
../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:29:1: error: unknown module &#39;DFF&#39;
DFF dff[bits-1:0] (q, d, clk); // create a row of D flip-flops
^~~
../../src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017/p802.sv:40:19: error: cannot connect &#39;logic[2:0]&#39; to each port of type &#39;logic[11:0]&#39; in &#39;p&#39;
dffn #(M) p[1:N] ({out, t}, {t, in}, clk);
          ~       ^

Build failed: 7 errors, 0 warnings

</pre>
</body>