@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MO231 :"c:\microsemi_prj\hw7\p4\hdl\strained.v":34:0:34:5|Found counter in view:work.Strained(verilog) instance Q[23:0] 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: MT615 |Found clock Strained|clk with period 15.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
