*************************************************************

  Device    [devAPMULT9B]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
gate
device devAPMULT9B : device APM
{
    parameter
    (
        config bit CTRL_IRBYP_0_OP0 = 1'b0,
        config bit CTRL_IRBYP_1_OP7 = 1'b0,
        config bit CTRL_IRBYP_3_OPB = 1'b0,
        config bit CTRL_IRBYP_4_OP8 = 1'b0,
        config bit SYNC_CTIR[3:0]   = 4'b0000,
        config bit CE_CTIR[7:0]     = 8'h00,
        config bit CLK_CTIR[7:0]    = 8'h00,
        config bit RST_CTIR[7:0]    = 8'h00,
        config bit IR_BYP_7_XB  = 1'b0,
        config bit IR_BYP_8_XB  = 1'b0,
        config bit IR_BYP_9_YB  = 1'b0,
        config bit IR_BYP_10_YB = 1'b0,
        config bit IR_BYP_11_ZB = 1'b0,
        config bit IR_BYP_12_ZB = 1'b0,
        config bit SYNC_IR_7_XB  = 1'b0,
        config bit SYNC_IR_8_XB  = 1'b0,
        config bit SYNC_IR_9_YB  = 1'b0,
        config bit SYNC_IR_10_YB = 1'b0,
        config bit SYNC_IR_11_ZB = 1'b0,
        config bit SYNC_IR_12_ZB = 1'b0,
        config bit CLK_IR_7_XB [1:0] = 2'b00,
        config bit CLK_IR_8_XB [1:0] = 2'b00,
        config bit CLK_IR_9_YB [1:0] = 2'b00,
        config bit CLK_IR_10_YB[1:0] = 2'b00,
        config bit CLK_IR_11_ZB[1:0] = 2'b00,
        config bit CLK_IR_12_ZB[1:0] = 2'b00,
        config bit CE_IR_7_XB  [1:0] = 2'b00,
        config bit CE_IR_8_XB  [1:0] = 2'b00,
        config bit CE_IR_9_YB  [1:0] = 2'b00,
        config bit CE_IR_10_YB [1:0] = 2'b00,
        config bit CE_IR_11_ZB [1:0] = 2'b00,
        config bit CE_IR_12_ZB [1:0] = 2'b00,
        config bit RST_IR_7_XB [1:0] = 2'b00,
        config bit RST_IR_8_XB [1:0] = 2'b00,
        config bit RST_IR_9_YB [1:0] = 2'b00,
        config bit RST_IR_10_YB[1:0] = 2'b00,
        config bit RST_IR_11_ZB[1:0] = 2'b00,
        config bit RST_IR_12_ZB[1:0] = 2'b00,
        config bit PRADOR_BYP_4_XB = 1'b0,
        config bit PRADOR_BYP_5_XB = 1'b0,
        config bit PRADOR_BYP_6_YB = 1'b0,
        config bit PRADOR_BYP_7_YB = 1'b0,
        config bit SYNC_PRAD_4_XB  = 1'b0,
        config bit SYNC_PRAD_5_XB  = 1'b0,
        config bit SYNC_PRAD_6_YB  = 1'b0,
        config bit SYNC_PRAD_7_YB  = 1'b0,
        config bit CLK_PRAD_4_XB[1:0] = 2'b00,
        config bit CLK_PRAD_5_XB[1:0] = 2'b00,
        config bit CLK_PRAD_6_YB[1:0] = 2'b00,
        config bit CLK_PRAD_7_YB[1:0] = 2'b00,
        config bit CE_PRAD_4_XB [1:0] = 2'b00,
        config bit CE_PRAD_5_XB [1:0] = 2'b00,
        config bit CE_PRAD_6_YB [1:0] = 2'b00,
        config bit CE_PRAD_7_YB [1:0] = 2'b00,
        config bit RST_PRAD_4_XB[1:0] = 2'b00,
        config bit RST_PRAD_5_XB[1:0] = 2'b00,
        config bit RST_PRAD_6_YB[1:0] = 2'b00,
        config bit RST_PRAD_7_YB[1:0] = 2'b00,
        config bit PR_BYP_2_MB  = 1'b0,
        config bit PR_BYP_5_XB  = 1'b0,
        config bit PR_BYP_7_YB  = 1'b0,
        config bit PR_BYP_9_ZB  = 1'b0,
        config bit SYNC_PR_2_MB = 1'b0,
        config bit SYNC_PR_5_XB = 1'b0,
        config bit SYNC_PR_7_YB = 1'b0,
        config bit SYNC_PR_9_ZB = 1'b0,
        config bit CLK_PR_2_MB[1:0] = 2'b00,
        config bit CLK_PR_5_XB[1:0] = 2'b00,
        config bit CLK_PR_7_YB[1:0] = 2'b00,
        config bit CLK_PR_9_ZB[1:0] = 2'b00,
        config bit CE_PR_2_MB [1:0] = 2'b00,
        config bit CE_PR_5_XB [1:0] = 2'b00,
        config bit CE_PR_7_YB [1:0] = 2'b00,
        config bit CE_PR_9_ZB [1:0] = 2'b00,
        config bit RST_PR_2_MB[1:0] = 2'b00,
        config bit RST_PR_5_XB[1:0] = 2'b00,
        config bit RST_PR_7_YB[1:0] = 2'b00,
        config bit RST_PR_9_ZB[1:0] = 2'b00,
        config bit OR_BYP_2_B  = 1'b0,
        config bit SYNC_OR_2_B = 1'b0,
        config bit CLK_OR_2_B[1:0] = 2'b00,
        config bit CE_OR_2_B [1:0] = 2'b00,
        config bit RST_OR_2_B[1:0] = 2'b00,
        config bit DXIB_SIGNED_POL = 1'b0,
        config bit DYIB_SIGNED_POL = 1'b0,
        config bit DZIB_SIGNED_POL = 1'b0,
        config bit OP_PRAD_B_POL = 1'b0,
        config int OP_PRAD_B = 0,
        config int OP_MULT_B = 9,
        config bit OR2CIM_EN_2_B = 1'b0,
        config bit GRS_DIS = 1'b0
    );

    port
    (
        input CLK[1:1],
        input CE [1:1],
        input RST[1:1],
        input APM_OP_PRAD[1:1],
        input DXIB[8:0],
        input DYIB[8:0],
        input DZIB[7:0],
        input DXIB_SIGNED,
        input DYIB_SIGNED,
        input DZIB_SIGNED,
        output DPO[54:37]
    );
};

/***************************************************************************

  Device    [devAPMULT9B]

  Author    [Peifu Shen]

  Abstract  []

  Revision History:

***************************************************************************/
structure netlist of devAPMULT9B
{
    device DUM_INST APM9B ;
};

