m255
K4
z2
!s11e vcom 2021.1 2021.02, Feb  3 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/21.1
Eadd3
Z0 w1655040949
!i122 58
Z1 dD:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl
Z2 8D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/add3.vhd
Z3 FD:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/add3.vhd
l0
L1 1
VEK^Ki=N]RRJEQSW96DW0A1
!s100 4boY@UbA6X@o?>OLVBg0E0
Z4 OV;C;2021.1;73
32
Z5 !s110 1655044835
!i10b 1
Z6 !s108 1655044835.000000
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/add3.vhd|
Z8 !s107 D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/add3.vhd|
!i113 1
Z9 o-work work -2002 -explicit
Z10 tExplicit 1 CvgOpt 0
Abehavioural
DEx4 work 4 add3 0 22 EK^Ki=N]RRJEQSW96DW0A1
!i122 58
l24
L6 40
VH=<j<QnbF`d^C90mU?P]D0
!s100 :<e6oJT<_C09>Lh]e5Rd43
R4
32
R5
!i10b 1
R6
R7
R8
!i113 1
R9
R10
Eadder_subtractor_4_bit
Z11 w1654808351
!i122 62
R1
Z12 8D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise4_1.vhd
Z13 FD:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise4_1.vhd
l0
L1 1
VGSa[5PiE:P3W?58=XVRJf1
!s100 o5:<K8e1E6BYnDIWRWY272
R4
32
Z14 !s110 1655044836
!i10b 1
Z15 !s108 1655044836.000000
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise4_1.vhd|
Z17 !s107 D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise4_1.vhd|
!i113 1
R9
R10
Adata
DEx4 work 22 adder_subtractor_4_bit 0 22 GSa[5PiE:P3W?58=XVRJf1
!i122 62
l21
L9 22
VAeXQUB;XVHa1:ElP?2@<41
!s100 m:EJh=;njWE^@eF9?26333
R4
32
R14
!i10b 1
R15
R16
R17
!i113 1
R9
R10
Ebcd_8_bit
Z18 w1655036095
Z19 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z20 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z21 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 57
R1
Z22 8D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit.vhd
Z23 FD:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit.vhd
l0
L5 1
Vdj1`j8zK5JF2Ah7C[MWm^2
!s100 Y77[i3ehbzCj[>_SRac[e3
R4
32
R5
!i10b 1
R6
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit.vhd|
Z25 !s107 D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit.vhd|
!i113 1
R9
R10
Abehavioural
R19
R20
R21
DEx4 work 9 bcd_8_bit 0 22 dj1`j8zK5JF2Ah7C[MWm^2
!i122 57
l35
L12 57
Vo:Cmj@kUP55QgOQ2d0P<c2
!s100 J198ZWL;6=b797D`Bga7l3
R4
32
R5
!i10b 1
R6
R24
R25
!i113 1
R9
R10
Ebin8bcd
Z26 w1655032347
R19
R20
R21
!i122 2
R1
R22
R23
l0
L5 1
V?X=eOa6YTi_CT^MJ3E@BW1
!s100 Uf6B:Qi:0oIL`L52XH=JM2
R4
32
Z27 !s110 1655032375
!i10b 1
Z28 !s108 1655032374.000000
R24
R25
!i113 1
R9
R10
Astruct
R19
R20
R21
Z29 DEx4 work 7 bin8bcd 0 22 ?X=eOa6YTi_CT^MJ3E@BW1
!i122 2
l32
L12 48
VKA[FPnfAajzlO<iT?NUb`2
!s100 P6c_M=DP5KWzQ6ifi1Bk_3
R4
32
R27
!i10b 1
R28
R24
R25
!i113 1
R9
R10
Ebin8bcd_tb
Z30 w1655032453
R19
R20
R21
!i122 9
R1
Z31 8D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit_tb.vhd
Z32 FD:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit_tb.vhd
l0
L5 1
Vj=H?D35V7zclm1Nj`NIV91
!s100 b96=3kR>XoVO]35^fB;UL0
R4
32
Z33 !s110 1655035004
!i10b 1
Z34 !s108 1655035004.000000
Z35 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit_tb.vhd|
Z36 !s107 D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/bcd_8_bit_tb.vhd|
!i113 1
R9
R10
Afoo
R29
R19
R20
R21
DEx4 work 10 bin8bcd_tb 0 22 j=H?D35V7zclm1Nj`NIV91
!i122 9
l14
L8 27
VbGBc3:m:TY[Km;P3N<i1[0
!s100 bgX7BAHY59FRz@2P@VBKQ0
R4
32
R33
!i10b 1
R34
R35
R36
!i113 1
R9
R10
Efull_adder_1_bit
Z37 w1654808126
!i122 60
R1
Z38 8D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise2.vhd
Z39 FD:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise2.vhd
l0
L1 1
VBf<h<6Ek3:939:k[:a0>V3
!s100 4j@BEAjbRCCK9WUhP^BXX1
R4
32
R5
!i10b 1
R6
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise2.vhd|
Z41 !s107 D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise2.vhd|
!i113 1
R9
R10
Adata
DEx4 work 16 full_adder_1_bit 0 22 Bf<h<6Ek3:939:k[:a0>V3
!i122 60
l14
L6 13
V7h`jU`j1nFKaLKiJ:9zk41
!s100 En:<^`n@BTljZ_T_8X4TV1
R4
32
R5
!i10b 1
R6
R40
R41
!i113 1
R9
R10
Efull_adder_4_bit
Z42 w1654808135
!i122 61
R1
Z43 8D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise3.vhd
Z44 FD:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise3.vhd
l0
L1 1
Vgh=5lG0^CKO]V;Hj1ihV53
!s100 jmSNa[A>lhKH3`b4gY1=K1
R4
32
R5
!i10b 1
R6
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise3.vhd|
Z46 !s107 D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise3.vhd|
!i113 1
R9
R10
Adata
DEx4 work 16 full_adder_4_bit 0 22 gh=5lG0^CKO]V;Hj1ihV53
!i122 61
l17
L10 13
Vm`IE^;`ljGkR?nH4U@cIf3
!s100 Vgg:PYjDfhgVj``bV@bV92
R4
32
R5
!i10b 1
R6
R45
R46
!i113 1
R9
R10
Ehalf_adder_1_bit
Z47 w1654808118
!i122 59
R1
Z48 8D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise1.vhd
Z49 FD:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise1.vhd
l0
L1 1
V01VWf>e]A3J924KOJHVZ41
!s100 =J3^U=6]H@H?DIP>lT:g93
R4
32
R5
!i10b 1
R6
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise1.vhd|
Z51 !s107 D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_2/exercise1.vhd|
!i113 1
R9
R10
Adata
DEx4 work 16 half_adder_1_bit 0 22 01VWf>e]A3J924KOJHVZ41
!i122 59
l7
L6 5
ViUUcmeBaMYbhT<MKRI[=c3
!s100 fYac1;i9_bLBSe8=T3hW@2
R4
32
R5
!i10b 1
R6
R50
R51
!i113 1
R9
R10
Eled_7segment
Z52 w1655026764
R20
R21
!i122 63
R1
Z53 8D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_3/Question_1.vhd
Z54 FD:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_3/Question_1.vhd
l0
L5 1
V;e]cm15ELU2BPQ:61faPU1
!s100 CD>fRMiJTQ6K^J9V=JO4^3
R4
32
R14
!i10b 1
R15
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_3/Question_1.vhd|
Z56 !s107 D:/Documents/GitHub/Projects-Cypher/Excercise-Digital-Technology/Excercise_3/Question_1.vhd|
!i113 1
R9
R10
Abehavioral
R20
R21
DEx4 work 12 led_7segment 0 22 ;e]cm15ELU2BPQ:61faPU1
!i122 63
l11
L10 34
VhbCHE6LYSlNY]:mCZ`=;e0
!s100 f9F=KGV[PNb;FZV^O]Ild0
R4
32
R14
!i10b 1
R15
R55
R56
!i113 1
R9
R10
Eparkinglotsystem
Z57 w1655045438
Z58 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z59 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R20
R21
!i122 64
R1
Z60 8D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/parking_lot.vhd
Z61 FD:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/parking_lot.vhd
l0
L6 1
Vf04CBD088KecMjhgj6JIf0
!s100 RJ^dWoniTLYNYZ?R5BZOn0
R4
32
Z62 !s110 1655045528
!i10b 1
Z63 !s108 1655045527.000000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/parking_lot.vhd|
Z65 !s107 D:/Documents/GitHub/Projects-Cypher/hardware-engineering/vhdl/parking_lot.vhd|
!i113 1
R9
R10
Abehavioral
R58
R59
R20
R21
Z66 DEx4 work 16 parkinglotsystem 0 22 f04CBD088KecMjhgj6JIf0
!i122 64
l51
Z67 L25 141
V>LND57DoS^z8i5Qi:^3BL1
!s100 GX1ZQ=1kHTlBn8jkD;_7[1
R4
32
R62
!i10b 1
R63
R64
R65
!i113 1
R9
R10
