
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.014959                       # Number of seconds simulated
sim_ticks                                 14959065000                       # Number of ticks simulated
final_tick                                14959065000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95338                       # Simulator instruction rate (inst/s)
host_op_rate                                   125352                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               54984258                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668212                       # Number of bytes of host memory used
host_seconds                                   272.06                       # Real time elapsed on the host
sim_insts                                    25937726                       # Number of instructions simulated
sim_ops                                      34103287                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           28928                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           18240                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               47168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        28928                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          28928                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              452                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              285                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  737                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1933811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1219328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3153138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1933811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1933811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1933811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1219328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3153138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1471                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          737                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        737                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   47168                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    47168                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                179                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                  6                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 69                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 7                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               100                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                41                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    14958968000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    737                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      488                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      198                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          150                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     303.786667                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    188.089003                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    309.491824                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            50     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           40     26.67%     60.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     10.67%     70.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      8.67%     79.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      3.33%     82.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      2.00%     84.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      4.00%     88.67% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      2.67%     91.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13      8.67%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           150                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        28928                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        18240                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1933810.702741113724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1219327.544869950041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          452                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          285                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     15569500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     10253000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34445.80                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35975.44                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12003750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 25822500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3685000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16287.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35037.31                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.02                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.02                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       578                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.43                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    20297107.19                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.43                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    542640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2898840                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               6270570                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                279360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         35191800                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2947200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3566888940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3622668270                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             242.172106                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           14944559250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        354500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3120000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   14859735500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7674750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       10991250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     77189000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    592620                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    296010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2363340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4736700                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                216960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         14622210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3078720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3578479140                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3608073540                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             241.196461                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           14947942500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        412500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   14908029000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8016500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8983250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     32063750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2168812                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2168812                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             57542                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1877480                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3646                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                164                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1877480                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1868479                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9001                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          945                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    11989410                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2025232                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            79                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            29                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3593742                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           433                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         29918131                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              72907                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       29464605                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2168812                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1872125                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      29759256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  115634                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          3412                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           64                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3593349                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   270                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           29893647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.287255                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.929837                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9862760     32.99%     32.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1581015      5.29%     38.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 18449872     61.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             29893647                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072492                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.984841                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2938143                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8292159                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14624568                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3980960                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57817                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               36815780                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                176058                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  57817                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4883441                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 4724948                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1367                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  16197992                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4028082                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               36617781                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 64915                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2360352                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 129375                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15377                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            48209555                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              95221767                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         64385121                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              3831                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              44929402                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  3280153                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5627302                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             12402775                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2192287                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5447563                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1084760                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   36427129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  99                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  35204801                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32725                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2323940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3865925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             88                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      29893647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.177668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.757152                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             6384942     21.36%     21.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11812609     39.52%     60.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11696096     39.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        29893647                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    247      0.01%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     53      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   117      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  120      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                4543627     98.64%     98.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 62123      1.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               462      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              21158573     60.10%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  124      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    16      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   70      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.00%     60.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 215      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             12011331     34.12%     94.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2032841      5.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              64      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               35204801                       # Type of FU issued
system.cpu.iq.rate                           1.176705                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4606304                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.130843                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          104937783                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          38749242                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     35009910                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                4495                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2033                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         1951                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               39808119                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    2524                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3991336                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       814524                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4720                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       195064                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            15                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57817                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  768949                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 48099                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            36427228                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1313                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              12402775                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2192287                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 45                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  30246                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2171                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            107                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          28075                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        29991                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                58066                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              35076772                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              11989408                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            128029                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     14014639                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2003500                       # Number of branches executed
system.cpu.iew.exec_stores                    2025231                       # Number of stores executed
system.cpu.iew.exec_rate                     1.172425                       # Inst execution rate
system.cpu.iew.wb_sent                       35028730                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      35011861                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  30479968                       # num instructions producing a value
system.cpu.iew.wb_consumers                  38161159                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.170256                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.798717                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2233223                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             57712                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     29727977                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.147178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.908897                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10413363     35.03%     35.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4525941     15.22%     50.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     14788673     49.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     29727977                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             25937726                       # Number of instructions committed
system.cpu.commit.committedOps               34103287                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       13585474                       # Number of memory references committed
system.cpu.commit.loads                      11588251                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1978276                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       1935                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  34101764                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3139                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         20516615     60.16%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             124      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             10      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              68      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             108      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            214      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11588199     33.98%     94.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1996812      5.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           52      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          411      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          34103287                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14788673                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     51275814                       # The number of ROB reads
system.cpu.rob.rob_writes                    72838690                       # The number of ROB writes
system.cpu.timesIdled                             272                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           24484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    25937726                       # Number of Instructions Simulated
system.cpu.committedOps                      34103287                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.153460                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.153460                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.866957                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.866957                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 61274436                       # number of integer regfile reads
system.cpu.int_regfile_writes                30997838                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3780                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1481                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11534890                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 15086503                       # number of cc regfile writes
system.cpu.misc_regfile_reads                18076866                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           270.543695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9995109                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               287                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          34826.163763                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   270.543695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.528406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.528406                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          287                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.560547                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          79962007                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         79962007                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7997774                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7997774                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1997048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1997048                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      9994822                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9994822                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9994822                       # number of overall hits
system.cpu.dcache.overall_hits::total         9994822                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          218                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           218                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          393                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          393                       # number of overall misses
system.cpu.dcache.overall_misses::total           393                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16904000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16904000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     15076500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15076500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     31980500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31980500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31980500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31980500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7997992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7997992                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1997223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1997223                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      9995215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9995215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9995215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9995215                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000027                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000088                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000039                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000039                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77541.284404                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77541.284404                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86151.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86151.428571                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81375.318066                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81375.318066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81375.318066                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81375.318066                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          329                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          105                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          113                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          174                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          287                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          287                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          287                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9608500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9608500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     14836500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14836500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     24445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     24445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     24445000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     24445000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000029                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85030.973451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85030.973451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85267.241379                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85267.241379                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85174.216028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85174.216028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85174.216028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85174.216028                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.521160                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3593232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7949.628319                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.521160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.373556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.373556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          381                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.436523                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14373848                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14373848                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3592780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3592780                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3592780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3592780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3592780                       # number of overall hits
system.cpu.icache.overall_hits::total         3592780                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           569                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          569                       # number of overall misses
system.cpu.icache.overall_misses::total           569                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45437499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45437499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     45437499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45437499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45437499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45437499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3593349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3593349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3593349                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3593349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3593349                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3593349                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000158                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000158                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79855.007030                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79855.007030                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79855.007030                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79855.007030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79855.007030                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79855.007030                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           74                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          453                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          453                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          453                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          453                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38044500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38044500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38044500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38044500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83983.443709                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83983.443709                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83983.443709                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83983.443709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83983.443709                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83983.443709                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.l2bus.snoop_filter.tot_requests            745                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests            7                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 565                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 5                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                174                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               174                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            566                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          574                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1484                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        28928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    47296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                740                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002703                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.051952                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      738     99.73%     99.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      0.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  740                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               372500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1130000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              717500                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              654.064682                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    739                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  737                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.002714                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   385.516279                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   268.548403                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.047060                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.032782                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.079842                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.089966                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 6657                       # Number of tag accesses
system.l2cache.tags.data_accesses                6657                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::.cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.data               2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                   2                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.data              2                       # number of overall hits
system.l2cache.overall_hits::total                  2                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          174                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            174                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          453                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          564                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           453                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           285                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               738                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          453                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          285                       # number of overall misses
system.l2cache.overall_misses::total              738                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     14575500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     14575500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     37365500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9418000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46783500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     37365500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     23993500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     61359000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     37365500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     23993500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     61359000                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          174                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          453                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          566                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          453                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          287                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             740                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          453                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          287                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            740                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.982301                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.996466                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.993031                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.997297                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.993031                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.997297                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 83767.241379                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 83767.241379                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 82484.547461                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84846.846847                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 82949.468085                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 82484.547461                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 84187.719298                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83142.276423                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 82484.547461                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 84187.719298                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83142.276423                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          174                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          453                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          564                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          453                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          285                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          453                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     14227500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     14227500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     36461500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9196000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     45657500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     36461500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     23423500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     59885000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     36461500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     23423500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     59885000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.982301                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.996466                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.993031                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.997297                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.993031                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.997297                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 81767.241379                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 81767.241379                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 80488.962472                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82846.846847                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80953.014184                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 80488.962472                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 82187.719298                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 81144.986450                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 80488.962472                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 82187.719298                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 81144.986450                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            737                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 563                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                174                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               174                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            563                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1474                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        47168                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                737                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      737    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  737                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               368500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             1842500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              654.064830                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    737                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  737                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   385.516370                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   268.548460                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.005883                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.004098                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.009980                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.011246                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                12529                       # Number of tag accesses
system.l3cache.tags.data_accesses               12529                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          174                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            174                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          452                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          111                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          563                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           452                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           285                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               737                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          452                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          285                       # number of overall misses
system.l3cache.overall_misses::total              737                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     12661500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     12661500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     32393500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      8197000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     40590500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     32393500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     20858500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     53252000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     32393500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     20858500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     53252000                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          174                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          452                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          111                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          563                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          452                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          285                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             737                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          452                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          285                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            737                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 72767.241379                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 72767.241379                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 71667.035398                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 73846.846847                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 72096.802842                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 71667.035398                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 73187.719298                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72255.088195                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 71667.035398                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 73187.719298                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72255.088195                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          174                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          174                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          452                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          111                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          563                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          452                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          285                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          737                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          737                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     12313500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     12313500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     31489500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7975000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     39464500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     31489500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     20288500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     51778000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     31489500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     20288500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     51778000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 70767.241379                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 70767.241379                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 69667.035398                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71846.846847                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 70096.802842                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 69667.035398                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 71187.719298                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70255.088195                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 69667.035398                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 71187.719298                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70255.088195                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           737                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  14959065000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                563                       # Transaction distribution
system.membus.trans_dist::ReadExReq               174                       # Transaction distribution
system.membus.trans_dist::ReadExResp              174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           563                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1474                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        47168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        47168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   47168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 737                       # Request fanout histogram
system.membus.reqLayer0.occupancy              368500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2003000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
