
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: xph2app003
#     Report Created on:  Tue Jun  6 10:57:22 2017
#     Working Directory: /tp/xph2app/xph2app003/Prj_conception/Design/spy
#     SpyGlass Version : 5.6.0
#     Policy Name      : SpyGlass(5.6.0)
#                        power_est(5.6.0)
#
#     Total Number of Generated Messages :         20
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         20
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                            Line    Wt    Message
======================================================================================
[1]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../vhd/cordic.vhd                                                               16      2     Architecture CORDIC_top.A is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/power/power_guidance/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/power/power_guidance/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=power/power_guidance ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule       Alias    Severity    File               Line    Wt    Message
======================================================================================
[4]      PESTR32             Warning     ../vhd/cell.vhd    43      10    Flop 'z_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell1@CELL(A)']
[7]      PESTR32             Warning     ../vhd/cell.vhd    43      10    Flop 'z_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell2@CELL(A)']
[A]      PESTR32             Warning     ../vhd/cell.vhd    43      10    Flop 'z_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell3@CELL(A)']
[D]      PESTR32             Warning     ../vhd/cell.vhd    43      10    Flop 'z_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell4@CELL(A)']
[10]     PESTR32             Warning     ../vhd/cell.vhd    43      10    Flop 'z_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell5@CELL(A)']
[13]     PESTR32             Warning     ../vhd/cell.vhd    43      10    Flop 'z_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell6@CELL(A)']
[2]      PESTR32             Warning     ../vhd/cell.vhd    44      10    Flop 'x_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell1@CELL(A)']
[5]      PESTR32             Warning     ../vhd/cell.vhd    44      10    Flop 'x_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell2@CELL(A)']
[8]      PESTR32             Warning     ../vhd/cell.vhd    44      10    Flop 'x_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell3@CELL(A)']
[B]      PESTR32             Warning     ../vhd/cell.vhd    44      10    Flop 'x_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell4@CELL(A)']
[E]      PESTR32             Warning     ../vhd/cell.vhd    44      10    Flop 'x_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell5@CELL(A)']
[11]     PESTR32             Warning     ../vhd/cell.vhd    44      10    Flop 'x_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell6@CELL(A)']
[3]      PESTR32             Warning     ../vhd/cell.vhd    45      10    Flop 'y_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell1@CELL(A)']
[6]      PESTR32             Warning     ../vhd/cell.vhd    45      10    Flop 'y_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell2@CELL(A)']
[9]      PESTR32             Warning     ../vhd/cell.vhd    45      10    Flop 'y_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell3@CELL(A)']
[C]      PESTR32             Warning     ../vhd/cell.vhd    45      10    Flop 'y_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell4@CELL(A)']
[F]      PESTR32             Warning     ../vhd/cell.vhd    45      10    Flop 'y_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell5@CELL(A)']
[12]     PESTR32             Warning     ../vhd/cell.vhd    45      10    Flop 'y_out' is assigned a value with each clock edge, including the assignment of constant '00000000' when condition is '(reset_n= '0')' [Hierarchy: ':CORDIC_top(A):cell6@CELL(A)']
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
