{"top":"global.pointwise",
"namespaces":{
  "global":{
    "modules":{
      "MUL":{
        "type":["Record",[
          ["instr",["Array",1,"BitIn"]],
          ["signed_",["Array",1,"BitIn"]],
          ["a",["Array",16,"BitIn"]],
          ["b",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "Mux2xUInt16_inst0":{
            "modref":"global.Mux2xUInt16"
          },
          "Mux2xUInt32_inst0":{
            "modref":"global.Mux2xUInt32"
          },
          "Mux2xUInt32_inst1":{
            "modref":"global.Mux2xUInt32"
          },
          "bit_const_0_None":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_32_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",32]}
          }
        },
        "connections":[
          ["magma_Bits_32_mul_inst0.out.16:32","Mux2xUInt16_inst0.I0.0:16"],
          ["magma_Bits_32_mul_inst0.out.0:16","Mux2xUInt16_inst0.I1.0:16"],
          ["self.O","Mux2xUInt16_inst0.O"],
          ["magma_Bits_1_eq_inst1.out","Mux2xUInt16_inst0.S"],
          ["self.a.0:16","Mux2xUInt32_inst0.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst0.I0.31"],
          ["self.a.0:16","Mux2xUInt32_inst0.I1.0:16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.16"],
          ["self.a.15","Mux2xUInt32_inst0.I1.17"],
          ["self.a.15","Mux2xUInt32_inst0.I1.18"],
          ["self.a.15","Mux2xUInt32_inst0.I1.19"],
          ["self.a.15","Mux2xUInt32_inst0.I1.20"],
          ["self.a.15","Mux2xUInt32_inst0.I1.21"],
          ["self.a.15","Mux2xUInt32_inst0.I1.22"],
          ["self.a.15","Mux2xUInt32_inst0.I1.23"],
          ["self.a.15","Mux2xUInt32_inst0.I1.24"],
          ["self.a.15","Mux2xUInt32_inst0.I1.25"],
          ["self.a.15","Mux2xUInt32_inst0.I1.26"],
          ["self.a.15","Mux2xUInt32_inst0.I1.27"],
          ["self.a.15","Mux2xUInt32_inst0.I1.28"],
          ["self.a.15","Mux2xUInt32_inst0.I1.29"],
          ["self.a.15","Mux2xUInt32_inst0.I1.30"],
          ["self.a.15","Mux2xUInt32_inst0.I1.31"],
          ["magma_Bits_32_mul_inst0.in0","Mux2xUInt32_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst0.S"],
          ["self.b.0:16","Mux2xUInt32_inst1.I0.0:16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.16"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.17"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.18"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.19"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.20"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.21"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.22"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.23"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.24"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.25"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.26"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.27"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.28"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.29"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.30"],
          ["bit_const_0_None.out","Mux2xUInt32_inst1.I0.31"],
          ["self.b.0:16","Mux2xUInt32_inst1.I1.0:16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.16"],
          ["self.b.15","Mux2xUInt32_inst1.I1.17"],
          ["self.b.15","Mux2xUInt32_inst1.I1.18"],
          ["self.b.15","Mux2xUInt32_inst1.I1.19"],
          ["self.b.15","Mux2xUInt32_inst1.I1.20"],
          ["self.b.15","Mux2xUInt32_inst1.I1.21"],
          ["self.b.15","Mux2xUInt32_inst1.I1.22"],
          ["self.b.15","Mux2xUInt32_inst1.I1.23"],
          ["self.b.15","Mux2xUInt32_inst1.I1.24"],
          ["self.b.15","Mux2xUInt32_inst1.I1.25"],
          ["self.b.15","Mux2xUInt32_inst1.I1.26"],
          ["self.b.15","Mux2xUInt32_inst1.I1.27"],
          ["self.b.15","Mux2xUInt32_inst1.I1.28"],
          ["self.b.15","Mux2xUInt32_inst1.I1.29"],
          ["self.b.15","Mux2xUInt32_inst1.I1.30"],
          ["self.b.15","Mux2xUInt32_inst1.I1.31"],
          ["magma_Bits_32_mul_inst0.in1","Mux2xUInt32_inst1.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xUInt32_inst1.S"],
          ["magma_Bits_1_eq_inst1.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst0.in1","const_1_1.out"],
          ["self.signed_","magma_Bits_1_eq_inst0.in0"],
          ["self.instr","magma_Bits_1_eq_inst1.in0"]
        ]
      },
      "Mux2xBits16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt16":{
        "type":["Record",[
          ["I0",["Array",16,"BitIn"]],
          ["I1",["Array",16,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",16,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x16_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x16_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x16_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x16_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x16_inst0.out"]
        ]
      },
      "Mux2xUInt32":{
        "type":["Record",[
          ["I0",["Array",32,"BitIn"]],
          ["I1",["Array",32,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",32,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x32_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",32]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x32_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x32_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x32_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x32_inst0.out"]
        ]
      },
      "PE":{
        "type":["Record",[
          ["inst",["Array",21,"BitIn"]],
          ["inputs",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["O",["Array",17,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "MUL_inst0":{
            "modref":"global.MUL"
          },
          "Mux2xBits16_inst0":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst1":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst2":{
            "modref":"global.Mux2xBits16"
          },
          "Mux2xBits16_inst3":{
            "modref":"global.Mux2xBits16"
          },
          "const_0_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "const_1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h1"]}
          },
          "magma_Bits_1_eq_inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst1":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          },
          "magma_Bits_1_eq_inst3":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",1]}
          }
        },
        "connections":[
          ["self.ASYNCRESET","MUL_inst0.ASYNCRESET"],
          ["self.CLK","MUL_inst0.CLK"],
          ["Mux2xBits16_inst3.I1","MUL_inst0.O"],
          ["self.inputs.16:32","MUL_inst0.a.0:16"],
          ["Mux2xBits16_inst1.O","MUL_inst0.b"],
          ["self.inst.0","MUL_inst0.instr.0"],
          ["self.inst.20","MUL_inst0.signed_.0"],
          ["self.inst.1:17","Mux2xBits16_inst0.I0.0:16"],
          ["self.inst.1:17","Mux2xBits16_inst0.I1.0:16"],
          ["Mux2xBits16_inst1.I0","Mux2xBits16_inst0.O"],
          ["magma_Bits_1_eq_inst0.out","Mux2xBits16_inst0.S"],
          ["self.inputs.0:16","Mux2xBits16_inst1.I1.0:16"],
          ["magma_Bits_1_eq_inst1.out","Mux2xBits16_inst1.S"],
          ["self.inst.1:17","Mux2xBits16_inst2.I0.0:16"],
          ["self.inst.1:17","Mux2xBits16_inst2.I1.0:16"],
          ["Mux2xBits16_inst3.I0","Mux2xBits16_inst2.O"],
          ["magma_Bits_1_eq_inst2.out","Mux2xBits16_inst2.S"],
          ["self.O.0:16","Mux2xBits16_inst3.O.0:16"],
          ["magma_Bits_1_eq_inst3.out","Mux2xBits16_inst3.S"],
          ["magma_Bits_1_eq_inst0.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst2.in1","const_0_1.out"],
          ["magma_Bits_1_eq_inst1.in1","const_1_1.out"],
          ["magma_Bits_1_eq_inst3.in1","const_1_1.out"],
          ["self.inst.18","magma_Bits_1_eq_inst0.in0.0"],
          ["self.inst.18","magma_Bits_1_eq_inst1.in0.0"],
          ["self.inst.19","magma_Bits_1_eq_inst2.in0.0"],
          ["self.inst.19","magma_Bits_1_eq_inst3.in0.0"],
          ["self.inst.17","self.O.16"]
        ]
      },
      "PE_wrapped":{
        "type":["Record",[
          ["inst",["Array",21,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_inst0":{
            "modref":"global.PE"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_inst0.ASYNCRESET"],
          ["self.CLK","PE_inst0.CLK"],
          ["self.O0.0:16","PE_inst0.O.0:16"],
          ["self.O1","PE_inst0.O.16"],
          ["self.clk_en","PE_inst0.clk_en"],
          ["self.inputs0.0:16","PE_inst0.inputs.0:16"],
          ["self.inputs1.0:16","PE_inst0.inputs.16:32"],
          ["self.inst","PE_inst0.inst"]
        ]
      },
      "WrappedPE":{
        "type":["Record",[
          ["inst",["Array",21,"BitIn"]],
          ["inputs0",["Array",16,"BitIn"]],
          ["inputs1",["Array",16,"BitIn"]],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "PE_wrapped_inst0":{
            "modref":"global.PE_wrapped"
          }
        },
        "connections":[
          ["self.ASYNCRESET","PE_wrapped_inst0.ASYNCRESET"],
          ["self.CLK","PE_wrapped_inst0.CLK"],
          ["self.O0","PE_wrapped_inst0.O0"],
          ["self.O1","PE_wrapped_inst0.O1"],
          ["self.clk_en","PE_wrapped_inst0.clk_en"],
          ["self.inputs0","PE_wrapped_inst0.inputs0"],
          ["self.inputs1","PE_wrapped_inst0.inputs1"],
          ["self.inst","PE_wrapped_inst0.inst"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["mult_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.mult_stencil_op_hcompute_hw_output_stencil_read.0","self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_mult_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["mult_stencil_op_hcompute_mult_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$c140225619291408":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inner_compute$c140225619610832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h180004"]}
          },
          "inner_compute$c_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$i140225619214416_i140225619617040":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["inner_compute$i140225619214416_i140225619617040.clk_en","inner_compute$c140225619291408.out"],
          ["inner_compute$i140225619214416_i140225619617040.inst","inner_compute$c140225619610832.out"],
          ["inner_compute$i140225619214416_i140225619617040.inputs0","inner_compute$c_0.out"],
          ["self.clk","inner_compute$i140225619214416_i140225619617040.CLK"],
          ["self.mult_stencil_op_hcompute_mult_stencil_write.0","inner_compute$i140225619214416_i140225619617040.O0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_mult_stencil_read.0","inner_compute$i140225619214416_i140225619617040.inputs1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_mapped":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_mapped":{
        "type":["Record",[
          ["in0_mult_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_mult_stencil.0"]
        ]
      },
      "hcompute_mult_stencil":{
        "type":["Record",[
          ["out_mult_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const_p2__259":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_259_260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_259_260.in1","const_p2__259.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_259_260.in0"],
          ["self.out_mult_stencil","mul_hw_input_global_wrapper_stencil_1_259_260.out"]
        ]
      },
      "hcompute_mult_stencil_mapped":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_mult_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c140225619291408":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "c140225619610832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h180004"]}
          },
          "c_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "i140225619214416_i140225619617040":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["i140225619214416_i140225619617040.clk_en","c140225619291408.out"],
          ["i140225619214416_i140225619617040.inst","c140225619610832.out"],
          ["i140225619214416_i140225619617040.inputs0","c_0.out"],
          ["self.clk","i140225619214416_i140225619617040.CLK"],
          ["self.out_mult_stencil","i140225619214416_i140225619617040.O0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","i140225619214416_i140225619617040.inputs1"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_mult_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_mult_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_mult_stencil_read.0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.op_hcompute_mult_stencil_read_extra_ctrl","self.op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl"]
        ]
      },
      "mapping_function_0":{
        "type":["Record",[
          ["data9",["Array",16,"BitIn"]],
          ["data8",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data8","magma_Bits_16_mul_inst0.in0"],
          ["self.data9","magma_Bits_16_mul_inst0.in1"],
          ["self.O","magma_Bits_16_mul_inst0.out"]
        ]
      },
      "mapping_function_1":{
        "type":["Record",[
          ["data11",["Array",16,"BitIn"]],
          ["data12",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "instances":{
          "magma_Bits_16_mul_inst0":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.data11","magma_Bits_16_mul_inst0.in0"],
          ["self.data12","magma_Bits_16_mul_inst0.in1"],
          ["self.O","magma_Bits_16_mul_inst0.out"]
        ]
      },
      "mapping_function_2":{
        "type":["Record",[
          ["data14",["Array",16,"BitIn"]],
          ["O",["Array",16,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "connections":[
          ["self.data14","self.O"]
        ]
      },
      "mapping_function_3":{
        "type":["Record",[
          ["data16","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]],
        "connections":[
          ["self.data16","self.O"]
        ]
      },
      "mult_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_mult_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_mult_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_mult_stencil_write.0","self.op_hcompute_hw_output_stencil_read.0"],
          ["self.op_hcompute_mult_stencil_write_extra_ctrl","self.op_hcompute_hw_output_stencil_read_extra_ctrl"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U2":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pointwise":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "mult_stencil":{
            "modref":"global.mult_stencil_ub"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U3"
          },
          "op_hcompute_mult_stencil$inner_compute$c140225619291408":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_mult_stencil$inner_compute$c140225619610832":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",21]},
            "modargs":{"value":[["BitVector",21],"21'h180004"]}
          },
          "op_hcompute_mult_stencil$inner_compute$c_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040":{
            "modref":"global.WrappedPE"
          }
        },
        "connections":[
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040.inputs1","hw_input_global_wrapper_stencil.op_hcompute_mult_stencil_read.0"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","mult_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","mult_stencil.op_hcompute_hw_output_stencil_read.0"],
          ["op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040.O0","mult_stencil.op_hcompute_mult_stencil_write.0"],
          ["self.reset","mult_stencil.reset"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040.clk_en","op_hcompute_mult_stencil$inner_compute$c140225619291408.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040.inst","op_hcompute_mult_stencil$inner_compute$c140225619610832.out"],
          ["op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040.inputs0","op_hcompute_mult_stencil$inner_compute$c_0.out"],
          ["self.clk","op_hcompute_mult_stencil$inner_compute$i140225619214416_i140225619617040.CLK"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
