// Seed: 1906369633
module module_0;
  wire [1  +  1 : 1] id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input  wire  id_0,
    input  tri   id_1,
    input  wor   id_2
    , id_7,
    output logic id_3,
    input  wor   id_4,
    input  wire  id_5
);
  initial begin : LABEL_0
    id_3 = -1 && id_7 && -1 && ~id_5;
  end
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_4;
  logic id_5;
  ;
endmodule
