INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debugging_exam/debugging_exam.srcs/sources_1/imports/4-bit-counter-II/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/DigitalSystemDesign/debugging_exam/debugging_exam/debugging_exam.srcs/sim_1/new/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
