i i_clk
m 0 0
u 1 24
p {p:i_clk}{t:cnt[23:0].C}
e ckid0_0 {t:cnt[23:0].C} dffr
c ckid0_0 {p:i_clk} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
