// Seed: 3296788230
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd88
) (
    output wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    output wire id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri _id_8,
    output supply1 id_9
    , id_16, id_17,
    input supply1 id_10,
    input wand id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14
);
  wire [-1 : id_8] id_18, id_19;
  timeunit 1ps / 1ps;
  always @(negedge 1'h0) begin : LABEL_0
    if (-1) id_17 <= -1;
  end
  assign id_5 = -1;
  parameter id_20 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_20,
      id_20,
      id_18
  );
  wire id_21;
  wire id_22;
endmodule
