$date
	Thu Mar 06 19:57:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_instruction_decode $end
$var wire 5 ! rs2_id_ex [4:0] $end
$var wire 64 " rs2_data_out [63:0] $end
$var wire 64 # rs2_data_id_ex [63:0] $end
$var wire 5 $ rs2 [4:0] $end
$var wire 5 % rs1_id_ex [4:0] $end
$var wire 64 & rs1_data_out [63:0] $end
$var wire 64 ' rs1_data_id_ex [63:0] $end
$var wire 5 ( rs1 [4:0] $end
$var wire 1 ) regwrite_id_ex $end
$var wire 1 * regwrite $end
$var wire 5 + rd_id_ex [4:0] $end
$var wire 64 , rd_data_out [63:0] $end
$var wire 64 - rd_data_id_ex [63:0] $end
$var wire 5 . rd [4:0] $end
$var wire 8 / pc_out_id_ex [7:0] $end
$var wire 8 0 pc_out [7:0] $end
$var wire 8 1 pc [7:0] $end
$var wire 8 2 next_pc [7:0] $end
$var wire 32 3 instruction_out_id_ex [31:0] $end
$var wire 32 4 instruction_out [31:0] $end
$var wire 32 5 instruction [31:0] $end
$var wire 64 6 imm_out [63:0] $end
$var wire 64 7 imm_id_ex [63:0] $end
$var wire 7 8 ctrl [6:0] $end
$var wire 1 9 branch_out $end
$var wire 1 : branch_id_ex $end
$var wire 1 ; alu_src_id_ex $end
$var wire 1 < alu_src $end
$var wire 2 = alu_op_id_ex [1:0] $end
$var wire 2 > alu_op [1:0] $end
$var wire 1 ? MemtoReg_id_ex $end
$var wire 1 @ MemtoReg $end
$var wire 1 A MemWrite_id_ex $end
$var wire 1 B MemWrite $end
$var wire 1 C MemRead_id_ex $end
$var wire 1 D MemRead $end
$var reg 1 E branch $end
$var reg 8 F branch_target [7:0] $end
$var reg 1 G clk $end
$var reg 1 H zero_flag $end
$scope module control_unit $end
$var wire 1 D MemRead $end
$var wire 1 B MemWrite $end
$var wire 1 @ MemtoReg $end
$var wire 1 * RegWrite $end
$var wire 2 I alu_op [1:0] $end
$var wire 1 < alu_src $end
$var wire 1 9 branch $end
$var wire 7 J ctrl [6:0] $end
$var reg 1 K MemRead_reg $end
$var reg 1 L MemWrite_reg $end
$var reg 1 M MemtoReg_reg $end
$var reg 1 N RegWrite_reg $end
$var reg 2 O alu_op_reg [1:0] $end
$var reg 1 P alu_src_reg $end
$var reg 1 Q branch_reg $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 D MemRead $end
$var wire 1 B MemWrite $end
$var wire 1 @ MemtoReg $end
$var wire 2 R alu_op [1:0] $end
$var wire 1 < alu_src $end
$var wire 1 9 branch $end
$var wire 1 G clk $end
$var wire 1 * regwrite $end
$var wire 64 S rs2_data [63:0] $end
$var wire 64 T rs1_data [63:0] $end
$var wire 64 U rd_data [63:0] $end
$var wire 8 V pc_in [7:0] $end
$var wire 32 W instruction [31:0] $end
$var wire 64 X imm_gen [63:0] $end
$var wire 5 Y IF_ID_rs2 [4:0] $end
$var wire 5 Z IF_ID_rs1 [4:0] $end
$var wire 5 [ IF_ID_rd [4:0] $end
$var reg 1 C MemRead_out $end
$var reg 1 A MemWrite_out $end
$var reg 1 ? MemtoReg_out $end
$var reg 2 \ alu_op_out [1:0] $end
$var reg 1 ; alu_src_out $end
$var reg 1 : branch_out $end
$var reg 64 ] imm_out [63:0] $end
$var reg 32 ^ instruction_out [31:0] $end
$var reg 8 _ pc_out [7:0] $end
$var reg 5 ` rd [4:0] $end
$var reg 64 a rd_data_out [63:0] $end
$var reg 1 ) regwrite_out $end
$var reg 5 b rs1 [4:0] $end
$var reg 64 c rs1_data_out [63:0] $end
$var reg 5 d rs2 [4:0] $end
$var reg 64 e rs2_data_out [63:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 G clk $end
$var wire 7 f ctrl [6:0] $end
$var wire 5 g rd [4:0] $end
$var wire 5 h rs1 [4:0] $end
$var wire 5 i rs2 [4:0] $end
$var wire 8 j pc_in [7:0] $end
$var wire 32 k instruction_in [31:0] $end
$var reg 7 l ctrl_reg [6:0] $end
$var reg 32 m instruction_out [31:0] $end
$var reg 8 n pc_out [7:0] $end
$var reg 5 o rd_reg [4:0] $end
$var reg 5 p rs1_reg [4:0] $end
$var reg 5 q rs2_reg [4:0] $end
$upscope $end
$scope module imm_generator $end
$var wire 64 r imm [63:0] $end
$var wire 32 s instruction [31:0] $end
$var reg 101 t command [100:0] $end
$var reg 64 u immediate [63:0] $end
$var reg 7 v opcode [6:0] $end
$upscope $end
$scope module inst_mem $end
$var wire 32 w instruction [31:0] $end
$var wire 8 x curr_addr [7:0] $end
$upscope $end
$scope module pc_adder $end
$var wire 1 y PCsrc $end
$var wire 1 E branch $end
$var wire 8 z branch_target [7:0] $end
$var wire 1 H zero_flag $end
$var wire 8 { pc_plus_4 [7:0] $end
$var wire 8 | curr_addr [7:0] $end
$var wire 8 } address_out [7:0] $end
$scope module add_inst $end
$var wire 8 ~ rs2 [7:0] $end
$var wire 8 !" rs1 [7:0] $end
$var wire 8 "" rd [7:0] $end
$var wire 9 #" carry [8:0] $end
$scope begin genblk1[0] $end
$var parameter 2 $" i $end
$scope module fa1_inst $end
$var wire 1 %" a $end
$var wire 1 &" b $end
$var wire 1 '" c $end
$var wire 1 (" carry $end
$var wire 1 )" d $end
$var wire 1 *" e $end
$var wire 1 +" f $end
$var wire 1 ," sum $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 -" i $end
$scope module fa1_inst $end
$var wire 1 ." a $end
$var wire 1 /" b $end
$var wire 1 0" c $end
$var wire 1 1" carry $end
$var wire 1 2" d $end
$var wire 1 3" e $end
$var wire 1 4" f $end
$var wire 1 5" sum $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 6" i $end
$scope module fa1_inst $end
$var wire 1 7" a $end
$var wire 1 8" b $end
$var wire 1 9" c $end
$var wire 1 :" carry $end
$var wire 1 ;" d $end
$var wire 1 <" e $end
$var wire 1 =" f $end
$var wire 1 >" sum $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 ?" i $end
$scope module fa1_inst $end
$var wire 1 @" a $end
$var wire 1 A" b $end
$var wire 1 B" c $end
$var wire 1 C" carry $end
$var wire 1 D" d $end
$var wire 1 E" e $end
$var wire 1 F" f $end
$var wire 1 G" sum $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$var parameter 4 H" i $end
$scope module fa1_inst $end
$var wire 1 I" a $end
$var wire 1 J" b $end
$var wire 1 K" c $end
$var wire 1 L" carry $end
$var wire 1 M" d $end
$var wire 1 N" e $end
$var wire 1 O" f $end
$var wire 1 P" sum $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$var parameter 4 Q" i $end
$scope module fa1_inst $end
$var wire 1 R" a $end
$var wire 1 S" b $end
$var wire 1 T" c $end
$var wire 1 U" carry $end
$var wire 1 V" d $end
$var wire 1 W" e $end
$var wire 1 X" f $end
$var wire 1 Y" sum $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$var parameter 4 Z" i $end
$scope module fa1_inst $end
$var wire 1 [" a $end
$var wire 1 \" b $end
$var wire 1 ]" c $end
$var wire 1 ^" carry $end
$var wire 1 _" d $end
$var wire 1 `" e $end
$var wire 1 a" f $end
$var wire 1 b" sum $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$var parameter 4 c" i $end
$scope module fa1_inst $end
$var wire 1 d" a $end
$var wire 1 e" b $end
$var wire 1 f" c $end
$var wire 1 g" carry $end
$var wire 1 h" d $end
$var wire 1 i" e $end
$var wire 1 j" f $end
$var wire 1 k" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module pc_inst $end
$var wire 1 G clk $end
$var wire 8 l" curr_addr [7:0] $end
$var wire 8 m" next_addr [7:0] $end
$var reg 8 n" PC [7:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 * RegWrite $end
$var wire 1 G clk $end
$var wire 5 o" rd [4:0] $end
$var wire 64 p" read_data_1 [63:0] $end
$var wire 64 q" read_data_2 [63:0] $end
$var wire 64 r" read_data_rd [63:0] $end
$var wire 5 s" rs1 [4:0] $end
$var wire 5 t" rs2 [4:0] $end
$var wire 64 u" wrt_data [63:0] $end
$var reg 64 v" read_data_1_reg [63:0] $end
$var reg 64 w" read_data_2_reg [63:0] $end
$var reg 64 x" read_data_rd_reg [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 c"
b110 Z"
b101 Q"
b100 H"
b11 ?"
b10 6"
b1 -"
b0 $"
$end
#0
$dumpvars
bx x"
bx w"
bx v"
b0 u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
b11111100 n"
b0 m"
b11111100 l"
0k"
1j"
0i"
0h"
1g"
1f"
0e"
1d"
0b"
1a"
0`"
0_"
1^"
1]"
0\"
1["
0Y"
1X"
0W"
0V"
1U"
1T"
0S"
1R"
0P"
1O"
0N"
0M"
1L"
1K"
0J"
1I"
0G"
1F"
0E"
0D"
1C"
1B"
0A"
1@"
0>"
0="
0<"
1;"
1:"
09"
18"
17"
05"
04"
03"
02"
01"
00"
0/"
0."
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
b111111000 #"
b0 ""
b11111100 !"
b100 ~
b0 }
b11111100 |
b0 {
b0 z
0y
b11111100 x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
b11111100 j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
xQ
xP
bx O
xN
xM
xL
xK
bx J
bx I
0H
0G
b0 F
0E
xD
xC
xB
xA
x@
x?
bx >
bx =
x<
x;
x:
x9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
b0 2
b11111100 1
bx 0
bx /
bx .
bx -
bx ,
bx +
x*
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
0f"
0]"
0T"
0K"
0B"
0g"
0^"
0U"
0L"
0C"
b100 2
b100 }
b100 m"
b0 #"
0:"
0k"
0j"
0b"
0a"
0Y"
0X"
0P"
0O"
0G"
0F"
b100 {
b100 ""
1>"
0;"
0d"
0["
0R"
0I"
0@"
07"
b1000000000000010010011 5
b1000000000000010010011 k
b1000000000000010010011 w
b0 1
b0 j
b0 x
b0 |
b0 !"
b0 l"
b0 n"
b11111100 0
b11111100 V
b11111100 n
1G
#10
0G
#15
1G"
1B"
b1000 2
b1000 }
b1000 m"
b1000 #"
1:"
b1000 {
b1000 ""
0>"
1;"
b0 ,
b0 U
b0 r"
b0 x"
b0 "
b0 S
b0 q"
b0 w"
b0 &
b0 T
b0 p"
b0 v"
b0 >
b0 I
b0 R
b0 O
1<
1P
0B
0L
0D
0K
0@
0M
1*
1N
09
0Q
b100100100101101011001100110111101110010011011010110000101110100 t
b10 6
b10 X
b10 r
b10 u
b10011 v
17"
b11111100 /
b11111100 _
b10 $
b10 Y
b10 i
b10 t"
b10 q
b0 (
b0 Z
b0 h
b0 s"
b0 p
b1 .
b1 [
b1 g
b1 o"
b1 o
b10011 8
b10011 J
b10011 f
b10011 l
b0 0
b0 V
b0 n
b1000000000000010010011 4
b1000000000000010010011 W
b1000000000000010010011 m
b1000000000000010010011 s
b100000000000100010011 5
b100000000000100010011 k
b100000000000100010011 w
b100 1
b100 j
b100 x
b100 |
b100 !"
b100 l"
b100 n"
1G
#20
0G
#25
0P"
0K"
0B"
0C"
b1100 2
b1100 }
b1100 m"
b0 #"
0:"
1G"
0F"
b1100 {
b1100 ""
1>"
0;"
1@"
07"
b1 6
b1 X
b1 r
b1 u
b1100000000000110010011 5
b1100000000000110010011 k
b1100000000000110010011 w
b1000 1
b1000 j
b1000 x
b1000 |
b1000 !"
b1000 l"
b1000 n"
b1 $
b1 Y
b1 i
b1 t"
b1 q
b10 .
b10 [
b10 g
b10 o"
b10 o
b100 0
b100 V
b100 n
b100000000000100010011 4
b100000000000100010011 W
b100000000000100010011 m
b100000000000100010011 s
b1 +
b1 `
b10 !
b10 d
b0 %
b0 b
b1000000000000010010011 3
b1000000000000010010011 ^
b0 =
b0 \
1;
0A
0C
0:
1)
0?
b0 /
b0 _
b10 7
b10 ]
b0 -
b0 a
b0 #
b0 e
b0 '
b0 c
1G
#30
0G
#35
1P"
1K"
1C"
0G"
1F"
1B"
b10000 2
b10000 }
b10000 m"
b11000 #"
1:"
b10000 {
b10000 ""
0>"
1;"
b11 6
b11 X
b11 r
b11 u
17"
b10 +
b10 `
b1 !
b1 d
b100000000000100010011 3
b100000000000100010011 ^
b100 /
b100 _
b1 7
b1 ]
b11 $
b11 Y
b11 i
b11 t"
b11 q
b11 .
b11 [
b11 g
b11 o"
b11 o
b1000 0
b1000 V
b1000 n
b1100000000000110010011 4
b1100000000000110010011 W
b1100000000000110010011 m
b1100000000000110010011 s
b100101011000000100011 5
b100101011000000100011 k
b100101011000000100011 w
b1100 1
b1100 j
b1100 x
b1100 |
b1100 !"
b1100 l"
b1100 n"
1G
#40
0G
#45
0Y"
0T"
0K"
0B"
0L"
0C"
b10100 2
b10100 }
b10100 m"
b0 #"
0:"
1P"
0O"
0G"
0F"
b10100 {
b10100 ""
1>"
0;"
1I"
0@"
07"
1B
1L
x@
xM
1<
1P
0*
0N
b101001101110100011011110111001001100101 t
b0 6
b0 X
b0 r
b0 u
b100011 v
b1000101011010000100011 5
b1000101011010000100011 k
b1000101011010000100011 w
b10000 1
b10000 j
b10000 x
b10000 |
b10000 !"
b10000 l"
b10000 n"
b1 $
b1 Y
b1 i
b1 t"
b1 q
b101 (
b101 Z
b101 h
b101 s"
b101 p
b0 .
b0 [
b0 g
b0 o"
b0 o
b100011 8
b100011 J
b100011 f
b100011 l
b1100 0
b1100 V
b1100 n
b100101011000000100011 4
b100101011000000100011 W
b100101011000000100011 m
b100101011000000100011 s
b11 +
b11 `
b11 !
b11 d
b1100000000000110010011 3
b1100000000000110010011 ^
b1000 /
b1000 _
b11 7
b11 ]
1G
#50
0G
#55
1G"
1B"
b11000 2
b11000 }
b11000 m"
b1000 #"
1:"
b11000 {
b11000 ""
0>"
1;"
b1000 6
b1000 X
b1000 r
b1000 u
17"
b0 +
b0 `
b1 !
b1 d
b101 %
b101 b
b100101011000000100011 3
b100101011000000100011 ^
1A
0)
x?
b1100 /
b1100 _
b0 7
b0 ]
b10 $
b10 Y
b10 i
b10 t"
b10 q
b1000 .
b1000 [
b1000 g
b1000 o"
b1000 o
b10000 0
b10000 V
b10000 n
b1000101011010000100011 4
b1000101011010000100011 W
b1000101011010000100011 m
b1000101011010000100011 s
b101011001000000011 5
b101011001000000011 k
b101011001000000011 w
b10100 1
b10100 j
b10100 x
b10100 |
b10100 !"
b10100 l"
b10100 n"
1G
#60
0G
#65
0Y"
0T"
0L"
1P"
0O"
0K"
0B"
0C"
b11100 2
b11100 }
b11100 m"
b0 #"
0:"
1G"
0F"
b11100 {
b11100 ""
1>"
0;"
1@"
07"
1D
1K
1*
1N
1<
1P
0B
0L
1@
1M
b1001100011011110110000101100100 t
b0 6
b0 X
b0 r
b0 u
b11 v
b100000101011001100000011 5
b100000101011001100000011 k
b100000101011001100000011 w
b11000 1
b11000 j
b11000 x
b11000 |
b11000 !"
b11000 l"
b11000 n"
b0 $
b0 Y
b0 i
b0 t"
b0 q
b100 .
b100 [
b100 g
b100 o"
b100 o
b11 8
b11 J
b11 f
b11 l
b10100 0
b10100 V
b10100 n
b101011001000000011 4
b101011001000000011 W
b101011001000000011 m
b101011001000000011 s
b1000 +
b1000 `
b10 !
b10 d
b1000101011010000100011 3
b1000101011010000100011 ^
b10000 /
b10000 _
b1000 7
b1000 ]
1G
#70
0G
#75
1Y"
1T"
1L"
0P"
1O"
1K"
1C"
0G"
1F"
1B"
b100000 2
b100000 }
b100000 m"
b111000 #"
1:"
b100000 {
b100000 ""
0>"
1;"
b1000 6
b1000 X
b1000 r
b1000 u
17"
b100 +
b100 `
b0 !
b0 d
b101011001000000011 3
b101011001000000011 ^
0A
1C
1)
1?
b10100 /
b10100 _
b0 7
b0 ]
b1000 $
b1000 Y
b1000 i
b1000 t"
b1000 q
b110 .
b110 [
b110 g
b110 o"
b110 o
b11000 0
b11000 V
b11000 n
b100000101011001100000011 4
b100000101011001100000011 W
b100000101011001100000011 m
b100000101011001100000011 s
b11000100000001110110011 5
b11000100000001110110011 k
b11000100000001110110011 w
b11100 1
b11100 j
b11100 x
b11100 |
b11100 !"
b11100 l"
b11100 n"
1G
#80
0G
#85
0b"
0]"
0T"
0K"
0B"
0U"
0L"
0C"
b100100 2
b100100 }
b100100 m"
b0 #"
0:"
1Y"
0X"
0P"
0O"
0G"
0F"
b100100 {
b100100 ""
1>"
0;"
1R"
0I"
0@"
07"
b10 >
b10 I
b10 R
b10 O
0<
0P
0D
0K
0@
0M
1*
1N
b0 6
b0 X
b0 r
b0 u
b110011 v
b1000000011000100000010000110011 5
b1000000011000100000010000110011 k
b1000000011000100000010000110011 w
b100000 1
b100000 j
b100000 x
b100000 |
b100000 !"
b100000 l"
b100000 n"
b110 $
b110 Y
b110 i
b110 t"
b110 q
b100 (
b100 Z
b100 h
b100 s"
b100 p
b111 .
b111 [
b111 g
b111 o"
b111 o
b110011 8
b110011 J
b110011 f
b110011 l
b11100 0
b11100 V
b11100 n
b11000100000001110110011 4
b11000100000001110110011 W
b11000100000001110110011 m
b11000100000001110110011 s
b110 +
b110 `
b1000 !
b1000 d
b100000101011001100000011 3
b100000101011001100000011 ^
b11000 /
b11000 _
b1000 7
b1000 ]
1G
#90
0G
#95
1G"
1B"
b101000 2
b101000 }
b101000 m"
b1000 #"
1:"
b101000 {
b101000 ""
0>"
1;"
17"
b111 +
b111 `
b110 !
b110 d
b100 %
b100 b
b11000100000001110110011 3
b11000100000001110110011 ^
b10 =
b10 \
0;
0C
0?
b11100 /
b11100 _
b0 7
b0 ]
b1000 .
b1000 [
b1000 g
b1000 o"
b1000 o
b100000 0
b100000 V
b100000 n
b1000000011000100000010000110011 4
b1000000011000100000010000110011 W
b1000000011000100000010000110011 m
b1000000011000100000010000110011 s
b11000100111010010110011 5
b11000100111010010110011 k
b11000100111010010110011 w
b100100 1
b100100 j
b100100 x
b100100 |
b100100 !"
b100100 l"
b100100 n"
1G
#100
0G
#105
0P"
0K"
0B"
0C"
b101100 2
b101100 }
b101100 m"
b0 #"
0:"
1G"
0F"
b101100 {
b101100 ""
1>"
0;"
1@"
07"
b11000100100010100110011 5
b11000100100010100110011 k
b11000100100010100110011 w
b101000 1
b101000 j
b101000 x
b101000 |
b101000 !"
b101000 l"
b101000 n"
b1001 .
b1001 [
b1001 g
b1001 o"
b1001 o
b100100 0
b100100 V
b100100 n
b11000100111010010110011 4
b11000100111010010110011 W
b11000100111010010110011 m
b11000100111010010110011 s
b1000 +
b1000 `
b1000000011000100000010000110011 3
b1000000011000100000010000110011 ^
b100000 /
b100000 _
1G
#110
0G
#115
1P"
1K"
1C"
0G"
1F"
1B"
b110000 2
b110000 }
b110000 m"
b11000 #"
1:"
b110000 {
b110000 ""
0>"
1;"
17"
b1001 +
b1001 `
b11000100111010010110011 3
b11000100111010010110011 ^
b100100 /
b100100 _
b1010 .
b1010 [
b1010 g
b1010 o"
b1010 o
b101000 0
b101000 V
b101000 n
b11000100100010100110011 4
b11000100100010100110011 W
b11000100100010100110011 m
b11000100100010100110011 s
b11111111111100011000000110010011 5
b11111111111100011000000110010011 k
b11111111111100011000000110010011 w
b101100 1
b101100 j
b101100 x
b101100 |
b101100 !"
b101100 l"
b101100 n"
1G
#120
0G
#125
0b"
0]"
0U"
1Y"
0X"
0T"
0K"
0B"
0L"
0C"
b110100 2
b110100 }
b110100 m"
b0 #"
0:"
1P"
0O"
0G"
0F"
b110100 {
b110100 ""
1>"
0;"
1I"
0@"
07"
1<
1P
b0 >
b0 I
b0 R
b0 O
1*
1N
b100100100101101011001100110111101110010011011010110000101110100 t
b1111111111111111111111111111111111111111111111111111111111111111 6
b1111111111111111111111111111111111111111111111111111111111111111 X
b1111111111111111111111111111111111111111111111111111111111111111 r
b1111111111111111111111111111111111111111111111111111111111111111 u
b10011 v
b11000010001100011 5
b11000010001100011 k
b11000010001100011 w
b110000 1
b110000 j
b110000 x
b110000 |
b110000 !"
b110000 l"
b110000 n"
b11111 $
b11111 Y
b11111 i
b11111 t"
b11111 q
b11 (
b11 Z
b11 h
b11 s"
b11 p
b11 .
b11 [
b11 g
b11 o"
b11 o
b10011 8
b10011 J
b10011 f
b10011 l
b101100 0
b101100 V
b101100 n
b11111111111100011000000110010011 4
b11111111111100011000000110010011 W
b11111111111100011000000110010011 m
b11111111111100011000000110010011 s
b1010 +
b1010 `
b11000100100010100110011 3
b11000100100010100110011 ^
b101000 /
b101000 _
1G
#130
0G
#135
1G"
1B"
b111000 2
b111000 }
b111000 m"
b1000 #"
1:"
b111000 {
b111000 ""
0>"
1;"
b1 >
b1 I
b1 R
b1 O
19
1Q
x@
xM
0<
0P
0*
0N
b10000100111001001100001011011100110001101101000 t
b100 6
b100 X
b100 r
b100 u
b1100011 v
17"
b11 +
b11 `
b11111 !
b11111 d
b11 %
b11 b
b11111111111100011000000110010011 3
b11111111111100011000000110010011 ^
b0 =
b0 \
1;
b101100 /
b101100 _
b1111111111111111111111111111111111111111111111111111111111111111 7
b1111111111111111111111111111111111111111111111111111111111111111 ]
b0 $
b0 Y
b0 i
b0 t"
b0 q
b1000 .
b1000 [
b1000 g
b1000 o"
b1000 o
b1100011 8
b1100011 J
b1100011 f
b1100011 l
b110000 0
b110000 V
b110000 n
b11000010001100011 4
b11000010001100011 W
b11000010001100011 m
b11000010001100011 s
b11111110000000000000100011100011 5
b11111110000000000000100011100011 k
b11111110000000000000100011100011 w
b110100 1
b110100 j
b110100 x
b110100 |
b110100 !"
b110100 l"
b110100 n"
1G
#140
0G
#145
0b"
0]"
0U"
1Y"
0X"
0T"
0L"
1P"
0O"
0K"
0B"
0C"
b111100 2
b111100 }
b111100 m"
b0 #"
0:"
1G"
0F"
b111100 {
b111100 ""
1>"
0;"
1@"
07"
b1111111111111111111111111111111111111111111111111111111111111000 6
b1111111111111111111111111111111111111111111111111111111111111000 X
b1111111111111111111111111111111111111111111111111111111111111000 r
b1111111111111111111111111111111111111111111111111111111111111000 u
b100000000010110010011 5
b100000000010110010011 k
b100000000010110010011 w
b111000 1
b111000 j
b111000 x
b111000 |
b111000 !"
b111000 l"
b111000 n"
b0 (
b0 Z
b0 h
b0 s"
b0 p
b10001 .
b10001 [
b10001 g
b10001 o"
b10001 o
b110100 0
b110100 V
b110100 n
b11111110000000000000100011100011 4
b11111110000000000000100011100011 W
b11111110000000000000100011100011 m
b11111110000000000000100011100011 s
b1000 +
b1000 `
b0 !
b0 d
b11000010001100011 3
b11000010001100011 ^
b1 =
b1 \
0;
1:
0)
x?
b110000 /
b110000 _
b100 7
b100 ]
1G
#150
0G
#155
1b"
1]"
1U"
0Y"
1X"
1T"
1L"
0P"
1O"
1K"
1C"
0G"
1F"
1B"
b1000000 2
b1000000 }
b1000000 m"
b1111000 #"
1:"
b1000000 {
b1000000 ""
0>"
1;"
1*
1N
1<
1P
b0 >
b0 I
b0 R
b0 O
0@
0M
09
0Q
b100100100101101011001100110111101110010011011010110000101110100 t
b1 6
b1 X
b1 r
b1 u
b10011 v
17"
b10001 +
b10001 `
b0 %
b0 b
b11111110000000000000100011100011 3
b11111110000000000000100011100011 ^
b110100 /
b110100 _
b1111111111111111111111111111111111111111111111111111111111111000 7
b1111111111111111111111111111111111111111111111111111111111111000 ]
b1 $
b1 Y
b1 i
b1 t"
b1 q
b1011 .
b1011 [
b1011 g
b1011 o"
b1011 o
b10011 8
b10011 J
b10011 f
b10011 l
b111000 0
b111000 V
b111000 n
b100000000010110010011 4
b100000000010110010011 W
b100000000010110010011 m
b100000000010110010011 s
bx 5
bx k
bx w
b111100 1
b111100 j
b111100 x
b111100 |
b111100 !"
b111100 l"
b111100 n"
1G
#160
0G
#165
0k"
0f"
0]"
0T"
0K"
0B"
0^"
0U"
0L"
0C"
b1000100 2
b1000100 }
b1000100 m"
b0 #"
0:"
1b"
0a"
0Y"
0X"
0P"
0O"
0G"
0F"
b1000100 {
b1000100 ""
1>"
0;"
1["
0R"
0I"
0@"
07"
bx "
bx S
bx q"
bx w"
bx &
bx T
bx p"
bx v"
0<
0P
0*
0N
b0 6
b0 X
b0 r
b0 u
bx v
b1000000 1
b1000000 j
b1000000 x
b1000000 |
b1000000 !"
b1000000 l"
b1000000 n"
bx $
bx Y
bx i
bx t"
bx q
bx (
bx Z
bx h
bx s"
bx p
bx .
bx [
bx g
bx o"
bx o
bx 8
bx J
bx f
bx l
b111100 0
b111100 V
b111100 n
bx 4
bx W
bx m
bx s
b1011 +
b1011 `
b1 !
b1 d
b100000000010110010011 3
b100000000010110010011 ^
b0 =
b0 \
1;
0:
1)
0?
b111000 /
b111000 _
b1 7
b1 ]
1G
#170
0G
#175
1G"
1B"
b1001000 2
b1001000 }
b1001000 m"
b1000 #"
1:"
b1001000 {
b1001000 ""
0>"
1;"
17"
bx +
bx `
bx !
bx d
bx %
bx b
bx 3
bx ^
0;
0)
b111100 /
b111100 _
b0 7
b0 ]
bx #
bx e
bx '
bx c
b1000000 0
b1000000 V
b1000000 n
b1000100 1
b1000100 j
b1000100 x
b1000100 |
b1000100 !"
b1000100 l"
b1000100 n"
1G
#180
0G
#185
0P"
0K"
0B"
0C"
b1001100 2
b1001100 }
b1001100 m"
b0 #"
0:"
1G"
0F"
b1001100 {
b1001100 ""
1>"
0;"
1@"
07"
b1001000 1
b1001000 j
b1001000 x
b1001000 |
b1001000 !"
b1001000 l"
b1001000 n"
b1000100 0
b1000100 V
b1000100 n
b1000000 /
b1000000 _
1G
#190
0G
#195
1P"
1K"
1C"
0G"
1F"
1B"
b1010000 2
b1010000 }
b1010000 m"
b11000 #"
1:"
b1010000 {
b1010000 ""
0>"
1;"
17"
b1000100 /
b1000100 _
b1001000 0
b1001000 V
b1001000 n
b1001100 1
b1001100 j
b1001100 x
b1001100 |
b1001100 !"
b1001100 l"
b1001100 n"
1G
#200
0G
