Design and Analysis of CMOS Full Adder with proper sizing of each transistor,the delay measured is 184ps and the average power dissipated is 12μW.
