techcon 
compiler loop adl driven early architectural exploration 
compiler
loop
adl
driven
early
architectural
exploration
aviral
shrivastava
nikil
dutt
alex
nicolau
eugene
earlie
techcon
2005
semiconductor
research
corporation
abstract
processor
architects
today
critically
need
software
tools
accurately
track
architectural
changes
made
exploration
provide
fast
quantitative
feedback
design
point
indeed
design
space
exploration
dse
without
compiler
loop
cil
can
meaningless
effectively
explore
processor
memory
coprocessor
design
space
system
architect
critically
needs
compiler
can
exploit
advantages
micro
architectural
features
hide
memory
latency
effectively
use
coprocessor
paper
presents
cil
framework
processor
architecture
dse
framework
developed
around
expression
architecture
description
language
adl
captures
functionality
structure
processor
high
level
software
toolkit
comprising
optimizing
compiler
instruction
set
simulator
cycle
accurate
simulator
parameterized
adl
allowing
early
estimation
performance
power
code
size
system
designers
can
modify
adl
reflect
architectural
changes
change
applications
re
evaluated
using
architecture
sensitive
compiler
cycle
accurate
simulator
feedback
performance
well
power
provided
furthermore
adl
can
used
golden
reference
model
ensuing
phases
design
analysis
paper
demonstrates
need
usefulness
cil
dse
methodology
exploration
register
bypasses
intel
xscale
architecture
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
strategic
cad
labs
intel
corporation
hudson
massachussets
