INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_5_3_digitalclk/lab_5_3_digitalclk.srcs/sources_1/new/digitalclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalclk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_5_3_digitalclk/lab_5_3_digitalclk.srcs/sim_1/new/digitalclk_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digitalclk_tst
