<profile>

<section name = "Vitis HLS Report for 'conv1d_relu'" level="0">
<item name = "Date">Thu Dec 11 00:00:09 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">40000, 40000, 0.400 ms, 0.400 ms, 39991, 39991, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CONV1_F_CONV1_X">39998, 39998, 22, 7, 1, 5712, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 7, -, -, -</column>
<column name="Expression">-, -, 0, 784, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 33, -</column>
<column name="Memory">7, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 174, -</column>
<column name="Register">-, -, 767, 32, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_17_3_9_1_1_U1">sparsemux_17_3_9_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12s_10s_21ns_21_4_1_U3">mac_muladd_12s_10s_21ns_21_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_10s_21ns_21_4_1_U4">mac_muladd_12s_10s_21ns_21_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_10s_21ns_21_4_1_U5">mac_muladd_12s_10s_21ns_21_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_10s_21ns_21_4_1_U7">mac_muladd_12s_10s_21ns_21_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_11s_18s_21_4_1_U2">mac_muladd_12s_11s_18s_21_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_11s_21ns_21_4_1_U8">mac_muladd_12s_11s_21ns_21_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_9s_21ns_21_4_1_U6">mac_muladd_12s_9s_21ns_21_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="w_local_0_U">conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 11, 1, 88</column>
<column name="w_local_1_U">conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 10, 1, 80</column>
<column name="w_local_2_U">conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 10, 1, 80</column>
<column name="w_local_3_U">conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 10, 1, 80</column>
<column name="w_local_4_U">conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 9, 1, 72</column>
<column name="w_local_5_U">conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 10, 1, 80</column>
<column name="w_local_6_U">conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 8, 11, 1, 88</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_1_fu_339_p2">+, 0, 0, 20, 13, 1</column>
<column name="add_ln35_fu_622_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln41_10_fu_492_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_12_fu_517_p2">+, 0, 0, 18, 11, 4</column>
<column name="add_ln41_13_fu_526_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_15_fu_551_p2">+, 0, 0, 18, 11, 4</column>
<column name="add_ln41_16_fu_560_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_18_fu_585_p2">+, 0, 0, 18, 11, 4</column>
<column name="add_ln41_19_fu_594_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_2_fu_404_p2">+, 0, 0, 17, 10, 1</column>
<column name="add_ln41_3_fu_415_p2">+, 0, 0, 18, 11, 2</column>
<column name="add_ln41_4_fu_424_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_6_fu_449_p2">+, 0, 0, 18, 11, 3</column>
<column name="add_ln41_7_fu_458_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_9_fu_483_p2">+, 0, 0, 18, 11, 3</column>
<column name="add_ln41_fu_379_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001_grp12">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001_grp6">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp13">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001_grp7">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001_grp14">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001_grp8">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001_grp9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp10">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001_grp4">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001_grp11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001_grp5">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io_grp1">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_430">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln35_fu_333_p2">icmp, 0, 0, 20, 13, 13</column>
<column name="icmp_ln36_fu_353_p2">icmp, 0, 0, 17, 10, 10</column>
<column name="icmp_ln43_fu_908_p2">icmp, 0, 0, 19, 12, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln35_1_fu_628_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln35_fu_359_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln43_fu_914_p3">select, 0, 0, 11, 1, 11</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_blk_n_AR">9, 2, 1, 2</column>
<column name="INPUT_r_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">33, 8, 1, 8</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 13, 26</column>
<column name="f_fu_172">9, 2, 4, 8</column>
<column name="i_fu_168">9, 2, 10, 20</column>
<column name="indvar_flatten_fu_176">9, 2, 13, 26</column>
<column name="m_axi_INPUT_r_0_ARADDR">33, 8, 64, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="INPUT_r_addr_1_reg_1060">64, 0, 64, 0</column>
<column name="INPUT_r_addr_2_reg_1066">64, 0, 64, 0</column>
<column name="INPUT_r_addr_3_reg_1072">64, 0, 64, 0</column>
<column name="INPUT_r_addr_4_reg_1078">64, 0, 64, 0</column>
<column name="INPUT_r_addr_5_reg_1084">64, 0, 64, 0</column>
<column name="INPUT_r_addr_6_reg_1090">64, 0, 64, 0</column>
<column name="INPUT_r_addr_reg_1054">64, 0, 64, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp12_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage0_subdone_grp6_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp13_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage1_subdone_grp7_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp14_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage2_subdone_grp1_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp2_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage3_subdone_grp8_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp3_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage4_subdone_grp9_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp10_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage5_subdone_grp4_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp0_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp11_done_reg">1, 0, 1, 0</column>
<column name="ap_block_pp0_stage6_subdone_grp5_done_reg">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="f_fu_172">4, 0, 4, 0</column>
<column name="i_fu_168">10, 0, 10, 0</column>
<column name="icmp_ln35_reg_1030">1, 0, 1, 0</column>
<column name="icmp_ln35_reg_1030_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln36_reg_1034">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_176">13, 0, 13, 0</column>
<column name="lshr_ln_reg_1132">2, 0, 2, 0</column>
<column name="lshr_ln_reg_1132_pp0_iter2_reg">2, 0, 2, 0</column>
<column name="select_ln35_reg_1039">10, 0, 10, 0</column>
<column name="select_ln43_reg_1322">11, 0, 11, 0</column>
<column name="shl_ln_reg_1044">10, 0, 11, 1</column>
<column name="trunc_ln35_1_reg_1128">1, 0, 1, 0</column>
<column name="trunc_ln35_1_reg_1128_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="trunc_ln35_reg_1123">3, 0, 3, 0</column>
<column name="trunc_ln41_10_reg_1272">12, 0, 12, 0</column>
<column name="trunc_ln41_12_reg_1292">12, 0, 12, 0</column>
<column name="trunc_ln41_2_reg_1172">12, 0, 12, 0</column>
<column name="trunc_ln41_4_reg_1187">12, 0, 12, 0</column>
<column name="trunc_ln41_6_reg_1207">12, 0, 12, 0</column>
<column name="trunc_ln41_8_reg_1242">12, 0, 12, 0</column>
<column name="trunc_ln41_reg_1157">12, 0, 12, 0</column>
<column name="w_local_0_load_reg_1137">11, 0, 11, 0</column>
<column name="w_local_1_load_reg_1142">10, 0, 10, 0</column>
<column name="w_local_2_load_reg_1147">10, 0, 10, 0</column>
<column name="w_local_3_load_reg_1152">10, 0, 10, 0</column>
<column name="w_local_5_load_reg_1252">10, 0, 10, 0</column>
<column name="w_local_6_load_reg_1257">11, 0, 11, 0</column>
<column name="zext_ln35_reg_1096">4, 0, 64, 60</column>
<column name="select_ln35_reg_1039">64, 32, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1d_relu, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1d_relu, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1d_relu, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1d_relu, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1d_relu, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1d_relu, return value</column>
<column name="m_axi_INPUT_r_0_AWVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWADDR">out, 64, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWLEN">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_AWUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WDATA">out, 16, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WSTRB">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WLAST">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_WUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARADDR">out, 64, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARLEN">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_ARUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RDATA">in, 16, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RLAST">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RFIFONUM">in, 10, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_RRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_BVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_BREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_BRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_BID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_0_BUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="input_r_r">in, 64, ap_none, input_r_r, scalar</column>
<column name="output_0_address0">out, 12, ap_memory, output_0, array</column>
<column name="output_0_ce0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_we0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_d0">out, 11, ap_memory, output_0, array</column>
<column name="output_1_address0">out, 12, ap_memory, output_1, array</column>
<column name="output_1_ce0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_we0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_d0">out, 11, ap_memory, output_1, array</column>
</table>
</item>
</section>
</profile>
