// Seed: 3053974948
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output tri id_2
);
  id_4 :
  assert property (@(posedge 1) id_0)
  else $clog2(59);
  ;
endmodule
module module_1 (
    input  tri   id_0,
    output wor   id_1,
    output logic id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  tri   id_5
);
  always @(negedge id_3) id_2 = 1;
  localparam [-1  %  -1 : -1 'b0] id_7 = 1;
  logic [1 : (  {  1  ,  -1  }  )] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  assign id_8 = id_8;
  wire id_10;
  wire id_11;
  if (1)
    if (id_7[-1]) begin : LABEL_0
      assign id_1 = id_9;
      logic [1 : -1] id_12 = id_8;
    end else wire id_13;
endmodule
