
H745ZI-Q_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e88  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08006128  08006128  00016128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006180  08006180  00016180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006184  08006184  00016184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000014  20000000  08006188  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000049b8  20000014  0800619c  00020014  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200049cc  0800619c  000249cc  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002591e  00000000  00000000  00020042  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003cac  00000000  00000000  00045960  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001568  00000000  00000000  00049610  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000013f0  00000000  00000000  0004ab78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003b3c3  00000000  00000000  0004bf68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0001370b  00000000  00000000  0008732b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0018a24a  00000000  00000000  0009aa36  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007b  00000000  00000000  00224c80  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000058c8  00000000  00000000  00224cfc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000014 	.word	0x20000014
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08006110 	.word	0x08006110

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000018 	.word	0x20000018
 80002dc:	08006110 	.word	0x08006110

080002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002e4:	4b2f      	ldr	r3, [pc, #188]	; (80003a4 <SystemInit+0xc4>)
 80002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80002ea:	4a2e      	ldr	r2, [pc, #184]	; (80003a4 <SystemInit+0xc4>)
 80002ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80002f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Pos;
 80002f4:	4b2b      	ldr	r3, [pc, #172]	; (80003a4 <SystemInit+0xc4>)
 80002f6:	691b      	ldr	r3, [r3, #16]
 80002f8:	4a2a      	ldr	r2, [pc, #168]	; (80003a4 <SystemInit+0xc4>)
 80002fa:	f043 0304 	orr.w	r3, r3, #4
 80002fe:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000300:	4b29      	ldr	r3, [pc, #164]	; (80003a8 <SystemInit+0xc8>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a28      	ldr	r2, [pc, #160]	; (80003a8 <SystemInit+0xc8>)
 8000306:	f043 0301 	orr.w	r3, r3, #1
 800030a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800030c:	4b26      	ldr	r3, [pc, #152]	; (80003a8 <SystemInit+0xc8>)
 800030e:	2200      	movs	r2, #0
 8000310:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000312:	4b25      	ldr	r3, [pc, #148]	; (80003a8 <SystemInit+0xc8>)
 8000314:	681a      	ldr	r2, [r3, #0]
 8000316:	4924      	ldr	r1, [pc, #144]	; (80003a8 <SystemInit+0xc8>)
 8000318:	4b24      	ldr	r3, [pc, #144]	; (80003ac <SystemInit+0xcc>)
 800031a:	4013      	ands	r3, r2
 800031c:	600b      	str	r3, [r1, #0]

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800031e:	4b22      	ldr	r3, [pc, #136]	; (80003a8 <SystemInit+0xc8>)
 8000320:	2200      	movs	r2, #0
 8000322:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000324:	4b20      	ldr	r3, [pc, #128]	; (80003a8 <SystemInit+0xc8>)
 8000326:	2200      	movs	r2, #0
 8000328:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800032a:	4b1f      	ldr	r3, [pc, #124]	; (80003a8 <SystemInit+0xc8>)
 800032c:	2200      	movs	r2, #0
 800032e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 8000330:	4b1d      	ldr	r3, [pc, #116]	; (80003a8 <SystemInit+0xc8>)
 8000332:	2200      	movs	r2, #0
 8000334:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 8000336:	4b1c      	ldr	r3, [pc, #112]	; (80003a8 <SystemInit+0xc8>)
 8000338:	2200      	movs	r2, #0
 800033a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 800033c:	4b1a      	ldr	r3, [pc, #104]	; (80003a8 <SystemInit+0xc8>)
 800033e:	2200      	movs	r2, #0
 8000340:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000342:	4b19      	ldr	r3, [pc, #100]	; (80003a8 <SystemInit+0xc8>)
 8000344:	2200      	movs	r2, #0
 8000346:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 8000348:	4b17      	ldr	r3, [pc, #92]	; (80003a8 <SystemInit+0xc8>)
 800034a:	2200      	movs	r2, #0
 800034c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800034e:	4b16      	ldr	r3, [pc, #88]	; (80003a8 <SystemInit+0xc8>)
 8000350:	2200      	movs	r2, #0
 8000352:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8000354:	4b14      	ldr	r3, [pc, #80]	; (80003a8 <SystemInit+0xc8>)
 8000356:	2200      	movs	r2, #0
 8000358:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800035a:	4b13      	ldr	r3, [pc, #76]	; (80003a8 <SystemInit+0xc8>)
 800035c:	2200      	movs	r2, #0
 800035e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000360:	4b11      	ldr	r3, [pc, #68]	; (80003a8 <SystemInit+0xc8>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4a10      	ldr	r2, [pc, #64]	; (80003a8 <SystemInit+0xc8>)
 8000366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800036a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800036c:	4b0e      	ldr	r3, [pc, #56]	; (80003a8 <SystemInit+0xc8>)
 800036e:	2200      	movs	r2, #0
 8000370:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000372:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <SystemInit+0xd0>)
 8000374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000376:	4a0e      	ldr	r2, [pc, #56]	; (80003b0 <SystemInit+0xd0>)
 8000378:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800037c:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800037e:	4b0d      	ldr	r3, [pc, #52]	; (80003b4 <SystemInit+0xd4>)
 8000380:	681a      	ldr	r2, [r3, #0]
 8000382:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <SystemInit+0xd8>)
 8000384:	4013      	ands	r3, r2
 8000386:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800038a:	d202      	bcs.n	8000392 <SystemInit+0xb2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800038c:	4b0b      	ldr	r3, [pc, #44]	; (80003bc <SystemInit+0xdc>)
 800038e:	2201      	movs	r2, #1
 8000390:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 8000392:	4b04      	ldr	r3, [pc, #16]	; (80003a4 <SystemInit+0xc4>)
 8000394:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000398:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 800039a:	bf00      	nop
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr
 80003a4:	e000ed00 	.word	0xe000ed00
 80003a8:	58024400 	.word	0x58024400
 80003ac:	eaf6ed7f 	.word	0xeaf6ed7f
 80003b0:	580000c0 	.word	0x580000c0
 80003b4:	5c001000 	.word	0x5c001000
 80003b8:	ffff0000 	.word	0xffff0000
 80003bc:	51008108 	.word	0x51008108

080003c0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003c4:	4a04      	ldr	r2, [pc, #16]	; (80003d8 <MX_FREERTOS_Init+0x18>)
 80003c6:	2100      	movs	r1, #0
 80003c8:	4804      	ldr	r0, [pc, #16]	; (80003dc <MX_FREERTOS_Init+0x1c>)
 80003ca:	f003 f999 	bl	8003700 <osThreadNew>
 80003ce:	4602      	mov	r2, r0
 80003d0:	4b03      	ldr	r3, [pc, #12]	; (80003e0 <MX_FREERTOS_Init+0x20>)
 80003d2:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	0800615c 	.word	0x0800615c
 80003dc:	080003e5 	.word	0x080003e5
 80003e0:	20004938 	.word	0x20004938

080003e4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80003ec:	2001      	movs	r0, #1
 80003ee:	f003 fa2d 	bl	800384c <osDelay>
 80003f2:	e7fb      	b.n	80003ec <StartDefaultTask+0x8>

080003f4 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b088      	sub	sp, #32
 80003f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003fa:	f107 030c 	add.w	r3, r7, #12
 80003fe:	2200      	movs	r2, #0
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	605a      	str	r2, [r3, #4]
 8000404:	609a      	str	r2, [r3, #8]
 8000406:	60da      	str	r2, [r3, #12]
 8000408:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800040a:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_GPIO_Init+0x84>)
 800040c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000410:	4a19      	ldr	r2, [pc, #100]	; (8000478 <MX_GPIO_Init+0x84>)
 8000412:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000416:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800041a:	4b17      	ldr	r3, [pc, #92]	; (8000478 <MX_GPIO_Init+0x84>)
 800041c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000420:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000424:	60bb      	str	r3, [r7, #8]
 8000426:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000428:	4b13      	ldr	r3, [pc, #76]	; (8000478 <MX_GPIO_Init+0x84>)
 800042a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800042e:	4a12      	ldr	r2, [pc, #72]	; (8000478 <MX_GPIO_Init+0x84>)
 8000430:	f043 0302 	orr.w	r3, r3, #2
 8000434:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_GPIO_Init+0x84>)
 800043a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800043e:	f003 0302 	and.w	r3, r3, #2
 8000442:	607b      	str	r3, [r7, #4]
 8000444:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000446:	2200      	movs	r2, #0
 8000448:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800044c:	480b      	ldr	r0, [pc, #44]	; (800047c <MX_GPIO_Init+0x88>)
 800044e:	f000 fd75 	bl	8000f3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8000452:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000456:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	2301      	movs	r3, #1
 800045a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	2300      	movs	r3, #0
 800045e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000460:	2300      	movs	r3, #0
 8000462:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8000464:	f107 030c 	add.w	r3, r7, #12
 8000468:	4619      	mov	r1, r3
 800046a:	4804      	ldr	r0, [pc, #16]	; (800047c <MX_GPIO_Init+0x88>)
 800046c:	f000 fbb6 	bl	8000bdc <HAL_GPIO_Init>

}
 8000470:	bf00      	nop
 8000472:	3720      	adds	r7, #32
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	58024400 	.word	0x58024400
 800047c:	58020400 	.word	0x58020400

08000480 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000484:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000488:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800048c:	4b0b      	ldr	r3, [pc, #44]	; (80004bc <SCB_EnableICache+0x3c>)
 800048e:	2200      	movs	r2, #0
 8000490:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000494:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000498:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800049c:	4b07      	ldr	r3, [pc, #28]	; (80004bc <SCB_EnableICache+0x3c>)
 800049e:	695b      	ldr	r3, [r3, #20]
 80004a0:	4a06      	ldr	r2, [pc, #24]	; (80004bc <SCB_EnableICache+0x3c>)
 80004a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80004a6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004a8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80004ac:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 80004b0:	bf00      	nop
 80004b2:	46bd      	mov	sp, r7
 80004b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b8:	4770      	bx	lr
 80004ba:	bf00      	nop
 80004bc:	e000ed00 	.word	0xe000ed00

080004c0 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80004c0:	b480      	push	{r7}
 80004c2:	b085      	sub	sp, #20
 80004c4:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80004c6:	4b1d      	ldr	r3, [pc, #116]	; (800053c <SCB_EnableDCache+0x7c>)
 80004c8:	2200      	movs	r2, #0
 80004ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80004ce:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 80004d2:	4b1a      	ldr	r3, [pc, #104]	; (800053c <SCB_EnableDCache+0x7c>)
 80004d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80004d8:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	0b5b      	lsrs	r3, r3, #13
 80004de:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80004e2:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	08db      	lsrs	r3, r3, #3
 80004e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80004ec:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	015a      	lsls	r2, r3, #5
 80004f2:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80004f6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80004f8:	68ba      	ldr	r2, [r7, #8]
 80004fa:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80004fc:	490f      	ldr	r1, [pc, #60]	; (800053c <SCB_EnableDCache+0x7c>)
 80004fe:	4313      	orrs	r3, r2
 8000500:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000504:	68bb      	ldr	r3, [r7, #8]
 8000506:	1e5a      	subs	r2, r3, #1
 8000508:	60ba      	str	r2, [r7, #8]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d1ef      	bne.n	80004ee <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	1e5a      	subs	r2, r3, #1
 8000512:	60fa      	str	r2, [r7, #12]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d1e5      	bne.n	80004e4 <SCB_EnableDCache+0x24>
 8000518:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800051c:	4b07      	ldr	r3, [pc, #28]	; (800053c <SCB_EnableDCache+0x7c>)
 800051e:	695b      	ldr	r3, [r3, #20]
 8000520:	4a06      	ldr	r2, [pc, #24]	; (800053c <SCB_EnableDCache+0x7c>)
 8000522:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000526:	6153      	str	r3, [r2, #20]
 8000528:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800052c:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 8000530:	bf00      	nop
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	e000ed00 	.word	0xe000ed00

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
    int32_t timeout; 
/* USER CODE END Boot_Mode_Sequence_0 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000546:	f7ff ff9b 	bl	8000480 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800054a:	f7ff ffb9 	bl	80004c0 <SCB_EnableDCache>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800054e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000552:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000554:	bf00      	nop
 8000556:	4b23      	ldr	r3, [pc, #140]	; (80005e4 <main+0xa4>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800055e:	2b00      	cmp	r3, #0
 8000560:	d004      	beq.n	800056c <main+0x2c>
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	1e5a      	subs	r2, r3, #1
 8000566:	607a      	str	r2, [r7, #4]
 8000568:	2b00      	cmp	r3, #0
 800056a:	dcf4      	bgt.n	8000556 <main+0x16>
  if ( timeout < 0 )
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	2b00      	cmp	r3, #0
 8000570:	da01      	bge.n	8000576 <main+0x36>
  {
  Error_Handler();
 8000572:	f000 f8fb 	bl	800076c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000576:	f000 f9e9 	bl	800094c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800057a:	f000 f835 	bl	80005e8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800057e:	4b19      	ldr	r3, [pc, #100]	; (80005e4 <main+0xa4>)
 8000580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000584:	4a17      	ldr	r2, [pc, #92]	; (80005e4 <main+0xa4>)
 8000586:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800058a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800058e:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <main+0xa4>)
 8000590:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000598:	603b      	str	r3, [r7, #0]
 800059a:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800059c:	2000      	movs	r0, #0
 800059e:	f000 fce7 	bl	8000f70 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80005a2:	2100      	movs	r1, #0
 80005a4:	2000      	movs	r0, #0
 80005a6:	f000 fcfd 	bl	8000fa4 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80005aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005ae:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80005b0:	bf00      	nop
 80005b2:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <main+0xa4>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d104      	bne.n	80005c8 <main+0x88>
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	1e5a      	subs	r2, r3, #1
 80005c2:	607a      	str	r2, [r7, #4]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dcf4      	bgt.n	80005b2 <main+0x72>
if ( timeout < 0 )
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	da01      	bge.n	80005d2 <main+0x92>
{
Error_Handler();
 80005ce:	f000 f8cd 	bl	800076c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d2:	f7ff ff0f 	bl	80003f4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80005d6:	f003 f829 	bl	800362c <osKernelInitialize>
  MX_FREERTOS_Init();
 80005da:	f7ff fef1 	bl	80003c0 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80005de:	f003 f859 	bl	8003694 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005e2:	e7fe      	b.n	80005e2 <main+0xa2>
 80005e4:	58024400 	.word	0x58024400

080005e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b0cc      	sub	sp, #304	; 0x130
 80005ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80005f2:	224c      	movs	r2, #76	; 0x4c
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f005 fd81 	bl	80060fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f005 fd7a 	bl	80060fe <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800060a:	f107 0308 	add.w	r3, r7, #8
 800060e:	4618      	mov	r0, r3
 8000610:	23bc      	movs	r3, #188	; 0xbc
 8000612:	461a      	mov	r2, r3
 8000614:	2100      	movs	r1, #0
 8000616:	f005 fd72 	bl	80060fe <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800061a:	2004      	movs	r0, #4
 800061c:	f000 fcfa 	bl	8001014 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000620:	1d3b      	adds	r3, r7, #4
 8000622:	2200      	movs	r2, #0
 8000624:	601a      	str	r2, [r3, #0]
 8000626:	4b46      	ldr	r3, [pc, #280]	; (8000740 <SystemClock_Config+0x158>)
 8000628:	699b      	ldr	r3, [r3, #24]
 800062a:	4a45      	ldr	r2, [pc, #276]	; (8000740 <SystemClock_Config+0x158>)
 800062c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000630:	6193      	str	r3, [r2, #24]
 8000632:	4b43      	ldr	r3, [pc, #268]	; (8000740 <SystemClock_Config+0x158>)
 8000634:	699b      	ldr	r3, [r3, #24]
 8000636:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 800063a:	1d3b      	adds	r3, r7, #4
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	4b41      	ldr	r3, [pc, #260]	; (8000744 <SystemClock_Config+0x15c>)
 8000640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000642:	4a40      	ldr	r2, [pc, #256]	; (8000744 <SystemClock_Config+0x15c>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	62d3      	str	r3, [r2, #44]	; 0x2c
 800064a:	4b3e      	ldr	r3, [pc, #248]	; (8000744 <SystemClock_Config+0x15c>)
 800064c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064e:	f003 0201 	and.w	r2, r3, #1
 8000652:	1d3b      	adds	r3, r7, #4
 8000654:	601a      	str	r2, [r3, #0]
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800065a:	bf00      	nop
 800065c:	4b38      	ldr	r3, [pc, #224]	; (8000740 <SystemClock_Config+0x158>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000664:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000668:	d1f8      	bne.n	800065c <SystemClock_Config+0x74>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800066a:	2301      	movs	r3, #1
 800066c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000670:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000674:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000678:	2302      	movs	r3, #2
 800067a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067e:	2302      	movs	r3, #2
 8000680:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000684:	2301      	movs	r3, #1
 8000686:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  RCC_OscInitStruct.PLL.PLLN = 120;
 800068a:	2378      	movs	r3, #120	; 0x78
 800068c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000690:	2302      	movs	r3, #2
 8000692:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000696:	2302      	movs	r3, #2
 8000698:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800069c:	2302      	movs	r3, #2
 800069e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006a2:	230c      	movs	r3, #12
 80006a4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006a8:	2300      	movs	r3, #0
 80006aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 fd05 	bl	80010c8 <HAL_RCC_OscConfig>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <SystemClock_Config+0xe0>
  {
    Error_Handler();
 80006c4:	f000 f852 	bl	800076c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c8:	233f      	movs	r3, #63	; 0x3f
 80006ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2303      	movs	r3, #3
 80006d0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006d4:	2300      	movs	r3, #0
 80006d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80006da:	2308      	movs	r3, #8
 80006dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80006e0:	2340      	movs	r3, #64	; 0x40
 80006e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80006e6:	2340      	movs	r3, #64	; 0x40
 80006e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80006ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006f0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80006f4:	2340      	movs	r3, #64	; 0x40
 80006f6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006fa:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80006fe:	2104      	movs	r1, #4
 8000700:	4618      	mov	r0, r3
 8000702:	f001 f8f1 	bl	80018e8 <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x128>
  {
    Error_Handler();
 800070c:	f000 f82e 	bl	800076c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	2202      	movs	r2, #2
 8000716:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	2200      	movs	r2, #0
 800071e:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	4618      	mov	r0, r3
 8000726:	f001 fc8f 	bl	8002048 <HAL_RCCEx_PeriphCLKConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0x14c>
  {
    Error_Handler();
 8000730:	f000 f81c 	bl	800076c <Error_Handler>
  }
}
 8000734:	bf00      	nop
 8000736:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	58024800 	.word	0x58024800
 8000744:	58000400 	.word	0x58000400

08000748 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a04      	ldr	r2, [pc, #16]	; (8000768 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d101      	bne.n	800075e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800075a:	f000 f933 	bl	80009c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800075e:	bf00      	nop
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	40001000 	.word	0x40001000

0800076c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000770:	bf00      	nop
 8000772:	46bd      	mov	sp, r7
 8000774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000778:	4770      	bx	lr
	...

0800077c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000782:	4b14      	ldr	r3, [pc, #80]	; (80007d4 <HAL_MspInit+0x58>)
 8000784:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000788:	4a12      	ldr	r2, [pc, #72]	; (80007d4 <HAL_MspInit+0x58>)
 800078a:	f043 0302 	orr.w	r3, r3, #2
 800078e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <HAL_MspInit+0x58>)
 8000794:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000798:	f003 0302 	and.w	r3, r3, #2
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007a0:	2200      	movs	r2, #0
 80007a2:	210f      	movs	r1, #15
 80007a4:	f06f 0001 	mvn.w	r0, #1
 80007a8:	f000 f9f0 	bl	8000b8c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* CM4_SEV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(CM4_SEV_IRQn, 0, 0);
 80007ac:	2200      	movs	r2, #0
 80007ae:	2100      	movs	r1, #0
 80007b0:	2041      	movs	r0, #65	; 0x41
 80007b2:	f000 f9eb 	bl	8000b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CM4_SEV_IRQn);
 80007b6:	2041      	movs	r0, #65	; 0x41
 80007b8:	f000 fa02 	bl	8000bc0 <HAL_NVIC_EnableIRQ>
  /* HSEM1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 0, 0);
 80007bc:	2200      	movs	r2, #0
 80007be:	2100      	movs	r1, #0
 80007c0:	207d      	movs	r0, #125	; 0x7d
 80007c2:	f000 f9e3 	bl	8000b8c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 80007c6:	207d      	movs	r0, #125	; 0x7d
 80007c8:	f000 f9fa 	bl	8000bc0 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007cc:	bf00      	nop
 80007ce:	3708      	adds	r7, #8
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}
 80007d4:	58024400 	.word	0x58024400

080007d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08e      	sub	sp, #56	; 0x38
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80007e0:	2300      	movs	r3, #0
 80007e2:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t              uwPrescalerValue = 0;
 80007e4:	2300      	movs	r3, #0
 80007e6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80007e8:	2200      	movs	r2, #0
 80007ea:	6879      	ldr	r1, [r7, #4]
 80007ec:	2036      	movs	r0, #54	; 0x36
 80007ee:	f000 f9cd 	bl	8000b8c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80007f2:	2036      	movs	r0, #54	; 0x36
 80007f4:	f000 f9e4 	bl	8000bc0 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80007f8:	4b21      	ldr	r3, [pc, #132]	; (8000880 <HAL_InitTick+0xa8>)
 80007fa:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80007fe:	4a20      	ldr	r2, [pc, #128]	; (8000880 <HAL_InitTick+0xa8>)
 8000800:	f043 0310 	orr.w	r3, r3, #16
 8000804:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000808:	4b1d      	ldr	r3, [pc, #116]	; (8000880 <HAL_InitTick+0xa8>)
 800080a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800080e:	f003 0310 	and.w	r3, r3, #16
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000816:	f107 020c 	add.w	r2, r7, #12
 800081a:	f107 0310 	add.w	r3, r7, #16
 800081e:	4611      	mov	r1, r2
 8000820:	4618      	mov	r0, r3
 8000822:	f001 fbcf 	bl	8001fc4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000826:	f001 fbb7 	bl	8001f98 <HAL_RCC_GetPCLK1Freq>
 800082a:	4603      	mov	r3, r0
 800082c:	005b      	lsls	r3, r3, #1
 800082e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000832:	4a14      	ldr	r2, [pc, #80]	; (8000884 <HAL_InitTick+0xac>)
 8000834:	fba2 2303 	umull	r2, r3, r2, r3
 8000838:	0c9b      	lsrs	r3, r3, #18
 800083a:	3b01      	subs	r3, #1
 800083c:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800083e:	4b12      	ldr	r3, [pc, #72]	; (8000888 <HAL_InitTick+0xb0>)
 8000840:	4a12      	ldr	r2, [pc, #72]	; (800088c <HAL_InitTick+0xb4>)
 8000842:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000844:	4b10      	ldr	r3, [pc, #64]	; (8000888 <HAL_InitTick+0xb0>)
 8000846:	f240 32e7 	movw	r2, #999	; 0x3e7
 800084a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800084c:	4a0e      	ldr	r2, [pc, #56]	; (8000888 <HAL_InitTick+0xb0>)
 800084e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000850:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <HAL_InitTick+0xb0>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000858:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <HAL_InitTick+0xb0>)
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800085e:	480a      	ldr	r0, [pc, #40]	; (8000888 <HAL_InitTick+0xb0>)
 8000860:	f002 fc44 	bl	80030ec <HAL_TIM_Base_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d104      	bne.n	8000874 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800086a:	4807      	ldr	r0, [pc, #28]	; (8000888 <HAL_InitTick+0xb0>)
 800086c:	f002 fca0 	bl	80031b0 <HAL_TIM_Base_Start_IT>
 8000870:	4603      	mov	r3, r0
 8000872:	e000      	b.n	8000876 <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8000874:	2301      	movs	r3, #1
}
 8000876:	4618      	mov	r0, r3
 8000878:	3738      	adds	r7, #56	; 0x38
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	58024400 	.word	0x58024400
 8000884:	431bde83 	.word	0x431bde83
 8000888:	2000493c 	.word	0x2000493c
 800088c:	40001000 	.word	0x40001000

08000890 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000894:	bf00      	nop
 8000896:	46bd      	mov	sp, r7
 8000898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089c:	4770      	bx	lr

0800089e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a2:	e7fe      	b.n	80008a2 <HardFault_Handler+0x4>

080008a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <MemManage_Handler+0x4>

080008aa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ae:	e7fe      	b.n	80008ae <BusFault_Handler+0x4>

080008b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <UsageFault_Handler+0x4>

080008b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ba:	bf00      	nop
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr

080008c4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
     HAL_TIM_IRQHandler(&htim6);
 80008c8:	4803      	ldr	r0, [pc, #12]	; (80008d8 <TIM6_DAC_IRQHandler+0x14>)
 80008ca:	f002 fca7 	bl	800321c <HAL_TIM_IRQHandler>
  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80008ce:	4802      	ldr	r0, [pc, #8]	; (80008d8 <TIM6_DAC_IRQHandler+0x14>)
 80008d0:	f002 fca4 	bl	800321c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	2000493c 	.word	0x2000493c

080008dc <CM4_SEV_IRQHandler>:

/**
  * @brief This function handles CM4 send event interrupt for CM7.
  */
void CM4_SEV_IRQHandler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0

  /* USER CODE END CM4_SEV_IRQn 0 */
  /* USER CODE BEGIN CM4_SEV_IRQn 1 */

  /* USER CODE END CM4_SEV_IRQn 1 */
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e8:	4770      	bx	lr

080008ea <HSEM1_IRQHandler>:

/**
  * @brief This function handles HSEM1 global interrupt.
  */
void HSEM1_IRQHandler(void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM1_IRQn 0 */

  /* USER CODE END HSEM1_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80008ee:	f000 fb6d 	bl	8000fcc <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM1_IRQn 1 */

  /* USER CODE END HSEM1_IRQn 1 */
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
	...

080008f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80008f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000930 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80008fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80008fe:	e003      	b.n	8000908 <LoopCopyDataInit>

08000900 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000900:	4b0c      	ldr	r3, [pc, #48]	; (8000934 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000902:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000904:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000906:	3104      	adds	r1, #4

08000908 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000908:	480b      	ldr	r0, [pc, #44]	; (8000938 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800090a:	4b0c      	ldr	r3, [pc, #48]	; (800093c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800090c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800090e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000910:	d3f6      	bcc.n	8000900 <CopyDataInit>
  ldr  r2, =_sbss
 8000912:	4a0b      	ldr	r2, [pc, #44]	; (8000940 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000914:	e002      	b.n	800091c <LoopFillZerobss>

08000916 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000916:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000918:	f842 3b04 	str.w	r3, [r2], #4

0800091c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800091c:	4b09      	ldr	r3, [pc, #36]	; (8000944 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800091e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000920:	d3f9      	bcc.n	8000916 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000922:	f7ff fcdd 	bl	80002e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000926:	f005 fbbb 	bl	80060a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800092a:	f7ff fe09 	bl	8000540 <main>
  bx  lr    
 800092e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000930:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000934:	08006188 	.word	0x08006188
  ldr  r0, =_sdata
 8000938:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800093c:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8000940:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8000944:	200049cc 	.word	0x200049cc

08000948 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000948:	e7fe      	b.n	8000948 <ADC3_IRQHandler>
	...

0800094c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000952:	2003      	movs	r0, #3
 8000954:	f000 f90f 	bl	8000b76 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000958:	f001 f97c 	bl	8001c54 <HAL_RCC_GetSysClockFreq>
 800095c:	4601      	mov	r1, r0
 800095e:	4b15      	ldr	r3, [pc, #84]	; (80009b4 <HAL_Init+0x68>)
 8000960:	699b      	ldr	r3, [r3, #24]
 8000962:	0a1b      	lsrs	r3, r3, #8
 8000964:	f003 030f 	and.w	r3, r3, #15
 8000968:	4a13      	ldr	r2, [pc, #76]	; (80009b8 <HAL_Init+0x6c>)
 800096a:	5cd3      	ldrb	r3, [r2, r3]
 800096c:	f003 031f 	and.w	r3, r3, #31
 8000970:	fa21 f303 	lsr.w	r3, r1, r3
 8000974:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000976:	4b0f      	ldr	r3, [pc, #60]	; (80009b4 <HAL_Init+0x68>)
 8000978:	699b      	ldr	r3, [r3, #24]
 800097a:	f003 030f 	and.w	r3, r3, #15
 800097e:	4a0e      	ldr	r2, [pc, #56]	; (80009b8 <HAL_Init+0x6c>)
 8000980:	5cd3      	ldrb	r3, [r2, r3]
 8000982:	f003 031f 	and.w	r3, r3, #31
 8000986:	687a      	ldr	r2, [r7, #4]
 8000988:	fa22 f303 	lsr.w	r3, r2, r3
 800098c:	4a0b      	ldr	r2, [pc, #44]	; (80009bc <HAL_Init+0x70>)
 800098e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000990:	4a0b      	ldr	r2, [pc, #44]	; (80009c0 <HAL_Init+0x74>)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000996:	2000      	movs	r0, #0
 8000998:	f7ff ff1e 	bl	80007d8 <HAL_InitTick>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80009a2:	2301      	movs	r3, #1
 80009a4:	e002      	b.n	80009ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80009a6:	f7ff fee9 	bl	800077c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009aa:	2300      	movs	r3, #0
}
 80009ac:	4618      	mov	r0, r3
 80009ae:	3708      	adds	r7, #8
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	58024400 	.word	0x58024400
 80009b8:	0800614c 	.word	0x0800614c
 80009bc:	20000004 	.word	0x20000004
 80009c0:	20000000 	.word	0x20000000

080009c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <HAL_IncTick+0x20>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	461a      	mov	r2, r3
 80009ce:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <HAL_IncTick+0x24>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	4413      	add	r3, r2
 80009d4:	4a04      	ldr	r2, [pc, #16]	; (80009e8 <HAL_IncTick+0x24>)
 80009d6:	6013      	str	r3, [r2, #0]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	2000000c 	.word	0x2000000c
 80009e8:	20004988 	.word	0x20004988

080009ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  return uwTick;
 80009f0:	4b03      	ldr	r3, [pc, #12]	; (8000a00 <HAL_GetTick+0x14>)
 80009f2:	681b      	ldr	r3, [r3, #0]
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop
 8000a00:	20004988 	.word	0x20004988

08000a04 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000a08:	4b03      	ldr	r3, [pc, #12]	; (8000a18 <HAL_GetREVID+0x14>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	0c1b      	lsrs	r3, r3, #16
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	5c001000 	.word	0x5c001000

08000a1c <__NVIC_SetPriorityGrouping>:
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b085      	sub	sp, #20
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	f003 0307 	and.w	r3, r3, #7
 8000a2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a2c:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <__NVIC_SetPriorityGrouping+0x40>)
 8000a2e:	68db      	ldr	r3, [r3, #12]
 8000a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a38:	4013      	ands	r3, r2
 8000a3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a3c:	68fb      	ldr	r3, [r7, #12]
 8000a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000a44:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <__NVIC_SetPriorityGrouping+0x44>)
 8000a46:	4313      	orrs	r3, r2
 8000a48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a4a:	4a04      	ldr	r2, [pc, #16]	; (8000a5c <__NVIC_SetPriorityGrouping+0x40>)
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	60d3      	str	r3, [r2, #12]
}
 8000a50:	bf00      	nop
 8000a52:	3714      	adds	r7, #20
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	e000ed00 	.word	0xe000ed00
 8000a60:	05fa0000 	.word	0x05fa0000

08000a64 <__NVIC_GetPriorityGrouping>:
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a68:	4b04      	ldr	r3, [pc, #16]	; (8000a7c <__NVIC_GetPriorityGrouping+0x18>)
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	0a1b      	lsrs	r3, r3, #8
 8000a6e:	f003 0307 	and.w	r3, r3, #7
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	e000ed00 	.word	0xe000ed00

08000a80 <__NVIC_EnableIRQ>:
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000a8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	db0b      	blt.n	8000aaa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a92:	88fb      	ldrh	r3, [r7, #6]
 8000a94:	f003 021f 	and.w	r2, r3, #31
 8000a98:	4907      	ldr	r1, [pc, #28]	; (8000ab8 <__NVIC_EnableIRQ+0x38>)
 8000a9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000a9e:	095b      	lsrs	r3, r3, #5
 8000aa0:	2001      	movs	r0, #1
 8000aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8000aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000aaa:	bf00      	nop
 8000aac:	370c      	adds	r7, #12
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	e000e100 	.word	0xe000e100

08000abc <__NVIC_SetPriority>:
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	6039      	str	r1, [r7, #0]
 8000ac6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ac8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	db0a      	blt.n	8000ae6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	490c      	ldr	r1, [pc, #48]	; (8000b08 <__NVIC_SetPriority+0x4c>)
 8000ad6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ada:	0112      	lsls	r2, r2, #4
 8000adc:	b2d2      	uxtb	r2, r2
 8000ade:	440b      	add	r3, r1
 8000ae0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ae4:	e00a      	b.n	8000afc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	b2da      	uxtb	r2, r3
 8000aea:	4908      	ldr	r1, [pc, #32]	; (8000b0c <__NVIC_SetPriority+0x50>)
 8000aec:	88fb      	ldrh	r3, [r7, #6]
 8000aee:	f003 030f 	and.w	r3, r3, #15
 8000af2:	3b04      	subs	r3, #4
 8000af4:	0112      	lsls	r2, r2, #4
 8000af6:	b2d2      	uxtb	r2, r2
 8000af8:	440b      	add	r3, r1
 8000afa:	761a      	strb	r2, [r3, #24]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr
 8000b08:	e000e100 	.word	0xe000e100
 8000b0c:	e000ed00 	.word	0xe000ed00

08000b10 <NVIC_EncodePriority>:
{
 8000b10:	b480      	push	{r7}
 8000b12:	b089      	sub	sp, #36	; 0x24
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	60f8      	str	r0, [r7, #12]
 8000b18:	60b9      	str	r1, [r7, #8]
 8000b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	f003 0307 	and.w	r3, r3, #7
 8000b22:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	f1c3 0307 	rsb	r3, r3, #7
 8000b2a:	2b04      	cmp	r3, #4
 8000b2c:	bf28      	it	cs
 8000b2e:	2304      	movcs	r3, #4
 8000b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b32:	69fb      	ldr	r3, [r7, #28]
 8000b34:	3304      	adds	r3, #4
 8000b36:	2b06      	cmp	r3, #6
 8000b38:	d902      	bls.n	8000b40 <NVIC_EncodePriority+0x30>
 8000b3a:	69fb      	ldr	r3, [r7, #28]
 8000b3c:	3b03      	subs	r3, #3
 8000b3e:	e000      	b.n	8000b42 <NVIC_EncodePriority+0x32>
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b44:	f04f 32ff 	mov.w	r2, #4294967295
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4e:	43da      	mvns	r2, r3
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	401a      	ands	r2, r3
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b58:	f04f 31ff 	mov.w	r1, #4294967295
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b62:	43d9      	mvns	r1, r3
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b68:	4313      	orrs	r3, r2
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3724      	adds	r7, #36	; 0x24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b76:	b580      	push	{r7, lr}
 8000b78:	b082      	sub	sp, #8
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b7e:	6878      	ldr	r0, [r7, #4]
 8000b80:	f7ff ff4c 	bl	8000a1c <__NVIC_SetPriorityGrouping>
}
 8000b84:	bf00      	nop
 8000b86:	3708      	adds	r7, #8
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	4603      	mov	r3, r0
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
 8000b98:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b9a:	f7ff ff63 	bl	8000a64 <__NVIC_GetPriorityGrouping>
 8000b9e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	68b9      	ldr	r1, [r7, #8]
 8000ba4:	6978      	ldr	r0, [r7, #20]
 8000ba6:	f7ff ffb3 	bl	8000b10 <NVIC_EncodePriority>
 8000baa:	4602      	mov	r2, r0
 8000bac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000bb0:	4611      	mov	r1, r2
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f7ff ff82 	bl	8000abc <__NVIC_SetPriority>
}
 8000bb8:	bf00      	nop
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ff56 	bl	8000a80 <__NVIC_EnableIRQ>
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b089      	sub	sp, #36	; 0x24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000bea:	4b89      	ldr	r3, [pc, #548]	; (8000e10 <HAL_GPIO_Init+0x234>)
 8000bec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000bee:	e194      	b.n	8000f1a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	681a      	ldr	r2, [r3, #0]
 8000bf4:	2101      	movs	r1, #1
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfc:	4013      	ands	r3, r2
 8000bfe:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	f000 8186 	beq.w	8000f14 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d00b      	beq.n	8000c28 <HAL_GPIO_Init+0x4c>
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	685b      	ldr	r3, [r3, #4]
 8000c14:	2b02      	cmp	r3, #2
 8000c16:	d007      	beq.n	8000c28 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c1c:	2b11      	cmp	r3, #17
 8000c1e:	d003      	beq.n	8000c28 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c20:	683b      	ldr	r3, [r7, #0]
 8000c22:	685b      	ldr	r3, [r3, #4]
 8000c24:	2b12      	cmp	r3, #18
 8000c26:	d130      	bne.n	8000c8a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	689b      	ldr	r3, [r3, #8]
 8000c2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c2e:	69fb      	ldr	r3, [r7, #28]
 8000c30:	005b      	lsls	r3, r3, #1
 8000c32:	2203      	movs	r2, #3
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	43db      	mvns	r3, r3
 8000c3a:	69ba      	ldr	r2, [r7, #24]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	68da      	ldr	r2, [r3, #12]
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	005b      	lsls	r3, r3, #1
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	69ba      	ldr	r2, [r7, #24]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	69ba      	ldr	r2, [r7, #24]
 8000c56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c5e:	2201      	movs	r2, #1
 8000c60:	69fb      	ldr	r3, [r7, #28]
 8000c62:	fa02 f303 	lsl.w	r3, r2, r3
 8000c66:	43db      	mvns	r3, r3
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	4013      	ands	r3, r2
 8000c6c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c6e:	683b      	ldr	r3, [r7, #0]
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	091b      	lsrs	r3, r3, #4
 8000c74:	f003 0201 	and.w	r2, r3, #1
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	69ba      	ldr	r2, [r7, #24]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	69ba      	ldr	r2, [r7, #24]
 8000c88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c90:	69fb      	ldr	r3, [r7, #28]
 8000c92:	005b      	lsls	r3, r3, #1
 8000c94:	2203      	movs	r2, #3
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	69fb      	ldr	r3, [r7, #28]
 8000ca8:	005b      	lsls	r3, r3, #1
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	69ba      	ldr	r2, [r7, #24]
 8000cb0:	4313      	orrs	r3, r2
 8000cb2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	69ba      	ldr	r2, [r7, #24]
 8000cb8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d003      	beq.n	8000cca <HAL_GPIO_Init+0xee>
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	2b12      	cmp	r3, #18
 8000cc8:	d123      	bne.n	8000d12 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	08da      	lsrs	r2, r3, #3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	3208      	adds	r2, #8
 8000cd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cd8:	69fb      	ldr	r3, [r7, #28]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	220f      	movs	r2, #15
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	43db      	mvns	r3, r3
 8000ce8:	69ba      	ldr	r2, [r7, #24]
 8000cea:	4013      	ands	r3, r2
 8000cec:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	691a      	ldr	r2, [r3, #16]
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	f003 0307 	and.w	r3, r3, #7
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	69ba      	ldr	r2, [r7, #24]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	08da      	lsrs	r2, r3, #3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	3208      	adds	r2, #8
 8000d0c:	69b9      	ldr	r1, [r7, #24]
 8000d0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	005b      	lsls	r3, r3, #1
 8000d1c:	2203      	movs	r2, #3
 8000d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d22:	43db      	mvns	r3, r3
 8000d24:	69ba      	ldr	r2, [r7, #24]
 8000d26:	4013      	ands	r3, r2
 8000d28:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f003 0203 	and.w	r2, r3, #3
 8000d32:	69fb      	ldr	r3, [r7, #28]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	69ba      	ldr	r2, [r7, #24]
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	69ba      	ldr	r2, [r7, #24]
 8000d44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	f000 80e0 	beq.w	8000f14 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d54:	4b2f      	ldr	r3, [pc, #188]	; (8000e14 <HAL_GPIO_Init+0x238>)
 8000d56:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d5a:	4a2e      	ldr	r2, [pc, #184]	; (8000e14 <HAL_GPIO_Init+0x238>)
 8000d5c:	f043 0302 	orr.w	r3, r3, #2
 8000d60:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000d64:	4b2b      	ldr	r3, [pc, #172]	; (8000e14 <HAL_GPIO_Init+0x238>)
 8000d66:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d72:	4a29      	ldr	r2, [pc, #164]	; (8000e18 <HAL_GPIO_Init+0x23c>)
 8000d74:	69fb      	ldr	r3, [r7, #28]
 8000d76:	089b      	lsrs	r3, r3, #2
 8000d78:	3302      	adds	r3, #2
 8000d7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d80:	69fb      	ldr	r3, [r7, #28]
 8000d82:	f003 0303 	and.w	r3, r3, #3
 8000d86:	009b      	lsls	r3, r3, #2
 8000d88:	220f      	movs	r2, #15
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	43db      	mvns	r3, r3
 8000d90:	69ba      	ldr	r2, [r7, #24]
 8000d92:	4013      	ands	r3, r2
 8000d94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	4a20      	ldr	r2, [pc, #128]	; (8000e1c <HAL_GPIO_Init+0x240>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d052      	beq.n	8000e44 <HAL_GPIO_Init+0x268>
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	4a1f      	ldr	r2, [pc, #124]	; (8000e20 <HAL_GPIO_Init+0x244>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d031      	beq.n	8000e0a <HAL_GPIO_Init+0x22e>
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	4a1e      	ldr	r2, [pc, #120]	; (8000e24 <HAL_GPIO_Init+0x248>)
 8000daa:	4293      	cmp	r3, r2
 8000dac:	d02b      	beq.n	8000e06 <HAL_GPIO_Init+0x22a>
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4a1d      	ldr	r2, [pc, #116]	; (8000e28 <HAL_GPIO_Init+0x24c>)
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d025      	beq.n	8000e02 <HAL_GPIO_Init+0x226>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	4a1c      	ldr	r2, [pc, #112]	; (8000e2c <HAL_GPIO_Init+0x250>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d01f      	beq.n	8000dfe <HAL_GPIO_Init+0x222>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	4a1b      	ldr	r2, [pc, #108]	; (8000e30 <HAL_GPIO_Init+0x254>)
 8000dc2:	4293      	cmp	r3, r2
 8000dc4:	d019      	beq.n	8000dfa <HAL_GPIO_Init+0x21e>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	4a1a      	ldr	r2, [pc, #104]	; (8000e34 <HAL_GPIO_Init+0x258>)
 8000dca:	4293      	cmp	r3, r2
 8000dcc:	d013      	beq.n	8000df6 <HAL_GPIO_Init+0x21a>
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	4a19      	ldr	r2, [pc, #100]	; (8000e38 <HAL_GPIO_Init+0x25c>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d00d      	beq.n	8000df2 <HAL_GPIO_Init+0x216>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <HAL_GPIO_Init+0x260>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d007      	beq.n	8000dee <HAL_GPIO_Init+0x212>
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a17      	ldr	r2, [pc, #92]	; (8000e40 <HAL_GPIO_Init+0x264>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d101      	bne.n	8000dea <HAL_GPIO_Init+0x20e>
 8000de6:	2309      	movs	r3, #9
 8000de8:	e02d      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000dea:	230a      	movs	r3, #10
 8000dec:	e02b      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000dee:	2308      	movs	r3, #8
 8000df0:	e029      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000df2:	2307      	movs	r3, #7
 8000df4:	e027      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000df6:	2306      	movs	r3, #6
 8000df8:	e025      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000dfa:	2305      	movs	r3, #5
 8000dfc:	e023      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000dfe:	2304      	movs	r3, #4
 8000e00:	e021      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000e02:	2303      	movs	r3, #3
 8000e04:	e01f      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000e06:	2302      	movs	r3, #2
 8000e08:	e01d      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e01b      	b.n	8000e46 <HAL_GPIO_Init+0x26a>
 8000e0e:	bf00      	nop
 8000e10:	58000080 	.word	0x58000080
 8000e14:	58024400 	.word	0x58024400
 8000e18:	58000400 	.word	0x58000400
 8000e1c:	58020000 	.word	0x58020000
 8000e20:	58020400 	.word	0x58020400
 8000e24:	58020800 	.word	0x58020800
 8000e28:	58020c00 	.word	0x58020c00
 8000e2c:	58021000 	.word	0x58021000
 8000e30:	58021400 	.word	0x58021400
 8000e34:	58021800 	.word	0x58021800
 8000e38:	58021c00 	.word	0x58021c00
 8000e3c:	58022000 	.word	0x58022000
 8000e40:	58022400 	.word	0x58022400
 8000e44:	2300      	movs	r3, #0
 8000e46:	69fa      	ldr	r2, [r7, #28]
 8000e48:	f002 0203 	and.w	r2, r2, #3
 8000e4c:	0092      	lsls	r2, r2, #2
 8000e4e:	4093      	lsls	r3, r2
 8000e50:	69ba      	ldr	r2, [r7, #24]
 8000e52:	4313      	orrs	r3, r2
 8000e54:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e56:	4938      	ldr	r1, [pc, #224]	; (8000f38 <HAL_GPIO_Init+0x35c>)
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	089b      	lsrs	r3, r3, #2
 8000e5c:	3302      	adds	r3, #2
 8000e5e:	69ba      	ldr	r2, [r7, #24]
 8000e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e6a:	693b      	ldr	r3, [r7, #16]
 8000e6c:	43db      	mvns	r3, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4013      	ands	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d003      	beq.n	8000e88 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000e80:	69ba      	ldr	r2, [r7, #24]
 8000e82:	693b      	ldr	r3, [r7, #16]
 8000e84:	4313      	orrs	r3, r2
 8000e86:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	685b      	ldr	r3, [r3, #4]
 8000e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	43db      	mvns	r3, r3
 8000e98:	69ba      	ldr	r2, [r7, #24]
 8000e9a:	4013      	ands	r3, r2
 8000e9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d003      	beq.n	8000eb2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8000eaa:	69ba      	ldr	r2, [r7, #24]
 8000eac:	693b      	ldr	r3, [r7, #16]
 8000eae:	4313      	orrs	r3, r2
 8000eb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000eb2:	697b      	ldr	r3, [r7, #20]
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	43db      	mvns	r3, r3
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d003      	beq.n	8000ede <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4313      	orrs	r3, r2
 8000edc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000ede:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000ee2:	69bb      	ldr	r3, [r7, #24]
 8000ee4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	43db      	mvns	r3, r3
 8000ef2:	69ba      	ldr	r2, [r7, #24]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d003      	beq.n	8000f0c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8000f04:	69ba      	ldr	r2, [r7, #24]
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000f0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f10:	69bb      	ldr	r3, [r7, #24]
 8000f12:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	3301      	adds	r3, #1
 8000f18:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa22 f303 	lsr.w	r3, r2, r3
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	f47f ae63 	bne.w	8000bf0 <HAL_GPIO_Init+0x14>
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	3724      	adds	r7, #36	; 0x24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	58000400 	.word	0x58000400

08000f3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	460b      	mov	r3, r1
 8000f46:	807b      	strh	r3, [r7, #2]
 8000f48:	4613      	mov	r3, r2
 8000f4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f4c:	787b      	ldrb	r3, [r7, #1]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d003      	beq.n	8000f5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f52:	887a      	ldrh	r2, [r7, #2]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000f58:	e003      	b.n	8000f62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f5a:	887b      	ldrh	r3, [r7, #2]
 8000f5c:	041a      	lsls	r2, r3, #16
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	619a      	str	r2, [r3, #24]
}
 8000f62:	bf00      	nop
 8000f64:	370c      	adds	r7, #12
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
	...

08000f70 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8000f78:	4a08      	ldr	r2, [pc, #32]	; (8000f9c <HAL_HSEM_FastTake+0x2c>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	3320      	adds	r3, #32
 8000f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f82:	4a07      	ldr	r2, [pc, #28]	; (8000fa0 <HAL_HSEM_FastTake+0x30>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d101      	bne.n	8000f8c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	e000      	b.n	8000f8e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8000f8c:	2301      	movs	r3, #1
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop
 8000f9c:	58026400 	.word	0x58026400
 8000fa0:	80000300 	.word	0x80000300

08000fa4 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b083      	sub	sp, #12
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8000fae:	4906      	ldr	r1, [pc, #24]	; (8000fc8 <HAL_HSEM_Release+0x24>)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	58026400 	.word	0x58026400

08000fcc <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
    /*Clear Flags*/
    HSEM->C2ICR = ((uint32_t)statusreg);
  }
#else
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <HAL_HSEM_IRQHandler+0x30>)
 8000fd4:	68db      	ldr	r3, [r3, #12]
 8000fd6:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8000fd8:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <HAL_HSEM_IRQHandler+0x30>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	43db      	mvns	r3, r3
 8000fe0:	4906      	ldr	r1, [pc, #24]	; (8000ffc <HAL_HSEM_IRQHandler+0x30>)
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8000fe6:	4a05      	ldr	r2, [pc, #20]	; (8000ffc <HAL_HSEM_IRQHandler+0x30>)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6053      	str	r3, [r2, #4]

#endif
  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8000fec:	6878      	ldr	r0, [r7, #4]
 8000fee:	f000 f807 	bl	8001000 <HAL_HSEM_FreeCallback>
}
 8000ff2:	bf00      	nop
 8000ff4:	3708      	adds	r7, #8
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	58026500 	.word	0x58026500

08001000 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800101c:	4b29      	ldr	r3, [pc, #164]	; (80010c4 <HAL_PWREx_ConfigSupply+0xb0>)
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	f003 0307 	and.w	r3, r3, #7
 8001024:	2b06      	cmp	r3, #6
 8001026:	d00a      	beq.n	800103e <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001028:	4b26      	ldr	r3, [pc, #152]	; (80010c4 <HAL_PWREx_ConfigSupply+0xb0>)
 800102a:	68db      	ldr	r3, [r3, #12]
 800102c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001030:	687a      	ldr	r2, [r7, #4]
 8001032:	429a      	cmp	r2, r3
 8001034:	d001      	beq.n	800103a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
 8001038:	e040      	b.n	80010bc <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800103a:	2300      	movs	r3, #0
 800103c:	e03e      	b.n	80010bc <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800103e:	4b21      	ldr	r3, [pc, #132]	; (80010c4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001040:	68db      	ldr	r3, [r3, #12]
 8001042:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8001046:	491f      	ldr	r1, [pc, #124]	; (80010c4 <HAL_PWREx_ConfigSupply+0xb0>)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4313      	orrs	r3, r2
 800104c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800104e:	f7ff fccd 	bl	80009ec <HAL_GetTick>
 8001052:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001054:	e009      	b.n	800106a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001056:	f7ff fcc9 	bl	80009ec <HAL_GetTick>
 800105a:	4602      	mov	r2, r0
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001064:	d901      	bls.n	800106a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001066:	2301      	movs	r3, #1
 8001068:	e028      	b.n	80010bc <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800106a:	4b16      	ldr	r3, [pc, #88]	; (80010c4 <HAL_PWREx_ConfigSupply+0xb0>)
 800106c:	685b      	ldr	r3, [r3, #4]
 800106e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001076:	d1ee      	bne.n	8001056 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b1e      	cmp	r3, #30
 800107c:	d008      	beq.n	8001090 <HAL_PWREx_ConfigSupply+0x7c>
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b2e      	cmp	r3, #46	; 0x2e
 8001082:	d005      	beq.n	8001090 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2b1d      	cmp	r3, #29
 8001088:	d002      	beq.n	8001090 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2b2d      	cmp	r3, #45	; 0x2d
 800108e:	d114      	bne.n	80010ba <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8001090:	f7ff fcac 	bl	80009ec <HAL_GetTick>
 8001094:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001096:	e009      	b.n	80010ac <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001098:	f7ff fca8 	bl	80009ec <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010a6:	d901      	bls.n	80010ac <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80010a8:	2301      	movs	r3, #1
 80010aa:	e007      	b.n	80010bc <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80010ac:	4b05      	ldr	r3, [pc, #20]	; (80010c4 <HAL_PWREx_ConfigSupply+0xb0>)
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010b8:	d1ee      	bne.n	8001098 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	58024800 	.word	0x58024800

080010c8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b08c      	sub	sp, #48	; 0x30
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d101      	bne.n	80010da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e3ff      	b.n	80018da <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f000 8087 	beq.w	80011f6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80010e8:	4b99      	ldr	r3, [pc, #612]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80010ea:	691b      	ldr	r3, [r3, #16]
 80010ec:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80010f2:	4b97      	ldr	r3, [pc, #604]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80010f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010f6:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80010f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010fa:	2b10      	cmp	r3, #16
 80010fc:	d007      	beq.n	800110e <HAL_RCC_OscConfig+0x46>
 80010fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001100:	2b18      	cmp	r3, #24
 8001102:	d110      	bne.n	8001126 <HAL_RCC_OscConfig+0x5e>
 8001104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001106:	f003 0303 	and.w	r3, r3, #3
 800110a:	2b02      	cmp	r3, #2
 800110c:	d10b      	bne.n	8001126 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110e:	4b90      	ldr	r3, [pc, #576]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001116:	2b00      	cmp	r3, #0
 8001118:	d06c      	beq.n	80011f4 <HAL_RCC_OscConfig+0x12c>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d168      	bne.n	80011f4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e3d9      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800112e:	d106      	bne.n	800113e <HAL_RCC_OscConfig+0x76>
 8001130:	4b87      	ldr	r3, [pc, #540]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a86      	ldr	r2, [pc, #536]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001136:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800113a:	6013      	str	r3, [r2, #0]
 800113c:	e02e      	b.n	800119c <HAL_RCC_OscConfig+0xd4>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10c      	bne.n	8001160 <HAL_RCC_OscConfig+0x98>
 8001146:	4b82      	ldr	r3, [pc, #520]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4a81      	ldr	r2, [pc, #516]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800114c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001150:	6013      	str	r3, [r2, #0]
 8001152:	4b7f      	ldr	r3, [pc, #508]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a7e      	ldr	r2, [pc, #504]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001158:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	e01d      	b.n	800119c <HAL_RCC_OscConfig+0xd4>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001168:	d10c      	bne.n	8001184 <HAL_RCC_OscConfig+0xbc>
 800116a:	4b79      	ldr	r3, [pc, #484]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a78      	ldr	r2, [pc, #480]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	4b76      	ldr	r3, [pc, #472]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a75      	ldr	r2, [pc, #468]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800117c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001180:	6013      	str	r3, [r2, #0]
 8001182:	e00b      	b.n	800119c <HAL_RCC_OscConfig+0xd4>
 8001184:	4b72      	ldr	r3, [pc, #456]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a71      	ldr	r2, [pc, #452]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800118a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	4b6f      	ldr	r3, [pc, #444]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a6e      	ldr	r2, [pc, #440]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800119a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d013      	beq.n	80011cc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011a4:	f7ff fc22 	bl	80009ec <HAL_GetTick>
 80011a8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ac:	f7ff fc1e 	bl	80009ec <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b64      	cmp	r3, #100	; 0x64
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e38d      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80011be:	4b64      	ldr	r3, [pc, #400]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d0f0      	beq.n	80011ac <HAL_RCC_OscConfig+0xe4>
 80011ca:	e014      	b.n	80011f6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011cc:	f7ff fc0e 	bl	80009ec <HAL_GetTick>
 80011d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011d4:	f7ff fc0a 	bl	80009ec <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e379      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80011e6:	4b5a      	ldr	r3, [pc, #360]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0x10c>
 80011f2:	e000      	b.n	80011f6 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	f000 80ae 	beq.w	8001360 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001204:	4b52      	ldr	r3, [pc, #328]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001206:	691b      	ldr	r3, [r3, #16]
 8001208:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800120c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800120e:	4b50      	ldr	r3, [pc, #320]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001212:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001214:	6a3b      	ldr	r3, [r7, #32]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d007      	beq.n	800122a <HAL_RCC_OscConfig+0x162>
 800121a:	6a3b      	ldr	r3, [r7, #32]
 800121c:	2b18      	cmp	r3, #24
 800121e:	d13a      	bne.n	8001296 <HAL_RCC_OscConfig+0x1ce>
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	f003 0303 	and.w	r3, r3, #3
 8001226:	2b00      	cmp	r3, #0
 8001228:	d135      	bne.n	8001296 <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800122a:	4b49      	ldr	r3, [pc, #292]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	f003 0304 	and.w	r3, r3, #4
 8001232:	2b00      	cmp	r3, #0
 8001234:	d005      	beq.n	8001242 <HAL_RCC_OscConfig+0x17a>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	68db      	ldr	r3, [r3, #12]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e34b      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001242:	f7ff fbdf 	bl	8000a04 <HAL_GetREVID>
 8001246:	4602      	mov	r2, r0
 8001248:	f241 0303 	movw	r3, #4099	; 0x1003
 800124c:	429a      	cmp	r2, r3
 800124e:	d817      	bhi.n	8001280 <HAL_RCC_OscConfig+0x1b8>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	2b40      	cmp	r3, #64	; 0x40
 8001256:	d108      	bne.n	800126a <HAL_RCC_OscConfig+0x1a2>
 8001258:	4b3d      	ldr	r3, [pc, #244]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001260:	4a3b      	ldr	r2, [pc, #236]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001262:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001266:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001268:	e07a      	b.n	8001360 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126a:	4b39      	ldr	r3, [pc, #228]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	691b      	ldr	r3, [r3, #16]
 8001276:	031b      	lsls	r3, r3, #12
 8001278:	4935      	ldr	r1, [pc, #212]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800127a:	4313      	orrs	r3, r2
 800127c:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800127e:	e06f      	b.n	8001360 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001280:	4b33      	ldr	r3, [pc, #204]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	691b      	ldr	r3, [r3, #16]
 800128c:	061b      	lsls	r3, r3, #24
 800128e:	4930      	ldr	r1, [pc, #192]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001290:	4313      	orrs	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001294:	e064      	b.n	8001360 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d045      	beq.n	800132a <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800129e:	4b2c      	ldr	r3, [pc, #176]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f023 0219 	bic.w	r2, r3, #25
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	4929      	ldr	r1, [pc, #164]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012ac:	4313      	orrs	r3, r2
 80012ae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012b0:	f7ff fb9c 	bl	80009ec <HAL_GetTick>
 80012b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012b8:	f7ff fb98 	bl	80009ec <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e307      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012ca:	4b21      	ldr	r3, [pc, #132]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0304 	and.w	r3, r3, #4
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f0      	beq.n	80012b8 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012d6:	f7ff fb95 	bl	8000a04 <HAL_GetREVID>
 80012da:	4602      	mov	r2, r0
 80012dc:	f241 0303 	movw	r3, #4099	; 0x1003
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d817      	bhi.n	8001314 <HAL_RCC_OscConfig+0x24c>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	2b40      	cmp	r3, #64	; 0x40
 80012ea:	d108      	bne.n	80012fe <HAL_RCC_OscConfig+0x236>
 80012ec:	4b18      	ldr	r3, [pc, #96]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80012f4:	4a16      	ldr	r2, [pc, #88]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 80012f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80012fa:	6053      	str	r3, [r2, #4]
 80012fc:	e030      	b.n	8001360 <HAL_RCC_OscConfig+0x298>
 80012fe:	4b14      	ldr	r3, [pc, #80]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	691b      	ldr	r3, [r3, #16]
 800130a:	031b      	lsls	r3, r3, #12
 800130c:	4910      	ldr	r1, [pc, #64]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800130e:	4313      	orrs	r3, r2
 8001310:	604b      	str	r3, [r1, #4]
 8001312:	e025      	b.n	8001360 <HAL_RCC_OscConfig+0x298>
 8001314:	4b0e      	ldr	r3, [pc, #56]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001316:	685b      	ldr	r3, [r3, #4]
 8001318:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	691b      	ldr	r3, [r3, #16]
 8001320:	061b      	lsls	r3, r3, #24
 8001322:	490b      	ldr	r1, [pc, #44]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001324:	4313      	orrs	r3, r2
 8001326:	604b      	str	r3, [r1, #4]
 8001328:	e01a      	b.n	8001360 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800132a:	4b09      	ldr	r3, [pc, #36]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4a08      	ldr	r2, [pc, #32]	; (8001350 <HAL_RCC_OscConfig+0x288>)
 8001330:	f023 0301 	bic.w	r3, r3, #1
 8001334:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001336:	f7ff fb59 	bl	80009ec <HAL_GetTick>
 800133a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800133c:	e00a      	b.n	8001354 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800133e:	f7ff fb55 	bl	80009ec <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b02      	cmp	r3, #2
 800134a:	d903      	bls.n	8001354 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800134c:	2303      	movs	r3, #3
 800134e:	e2c4      	b.n	80018da <HAL_RCC_OscConfig+0x812>
 8001350:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001354:	4ba4      	ldr	r3, [pc, #656]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 0304 	and.w	r3, r3, #4
 800135c:	2b00      	cmp	r3, #0
 800135e:	d1ee      	bne.n	800133e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0310 	and.w	r3, r3, #16
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 80a9 	beq.w	80014c0 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800136e:	4b9e      	ldr	r3, [pc, #632]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001370:	691b      	ldr	r3, [r3, #16]
 8001372:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001376:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001378:	4b9b      	ldr	r3, [pc, #620]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800137a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800137c:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800137e:	69bb      	ldr	r3, [r7, #24]
 8001380:	2b08      	cmp	r3, #8
 8001382:	d007      	beq.n	8001394 <HAL_RCC_OscConfig+0x2cc>
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	2b18      	cmp	r3, #24
 8001388:	d13a      	bne.n	8001400 <HAL_RCC_OscConfig+0x338>
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	f003 0303 	and.w	r3, r3, #3
 8001390:	2b01      	cmp	r3, #1
 8001392:	d135      	bne.n	8001400 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001394:	4b94      	ldr	r3, [pc, #592]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800139c:	2b00      	cmp	r3, #0
 800139e:	d005      	beq.n	80013ac <HAL_RCC_OscConfig+0x2e4>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	69db      	ldr	r3, [r3, #28]
 80013a4:	2b80      	cmp	r3, #128	; 0x80
 80013a6:	d001      	beq.n	80013ac <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e296      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013ac:	f7ff fb2a 	bl	8000a04 <HAL_GetREVID>
 80013b0:	4602      	mov	r2, r0
 80013b2:	f241 0303 	movw	r3, #4099	; 0x1003
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d817      	bhi.n	80013ea <HAL_RCC_OscConfig+0x322>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	2b20      	cmp	r3, #32
 80013c0:	d108      	bne.n	80013d4 <HAL_RCC_OscConfig+0x30c>
 80013c2:	4b89      	ldr	r3, [pc, #548]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80013ca:	4a87      	ldr	r2, [pc, #540]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80013cc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80013d0:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013d2:	e075      	b.n	80014c0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013d4:	4b84      	ldr	r3, [pc, #528]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6a1b      	ldr	r3, [r3, #32]
 80013e0:	069b      	lsls	r3, r3, #26
 80013e2:	4981      	ldr	r1, [pc, #516]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80013e4:	4313      	orrs	r3, r2
 80013e6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013e8:	e06a      	b.n	80014c0 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013ea:	4b7f      	ldr	r3, [pc, #508]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a1b      	ldr	r3, [r3, #32]
 80013f6:	061b      	lsls	r3, r3, #24
 80013f8:	497b      	ldr	r1, [pc, #492]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80013fa:	4313      	orrs	r3, r2
 80013fc:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013fe:	e05f      	b.n	80014c0 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	69db      	ldr	r3, [r3, #28]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d042      	beq.n	800148e <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001408:	4b77      	ldr	r3, [pc, #476]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a76      	ldr	r2, [pc, #472]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800140e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001412:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001414:	f7ff faea 	bl	80009ec <HAL_GetTick>
 8001418:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800141c:	f7ff fae6 	bl	80009ec <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e255      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800142e:	4b6e      	ldr	r3, [pc, #440]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800143a:	f7ff fae3 	bl	8000a04 <HAL_GetREVID>
 800143e:	4602      	mov	r2, r0
 8001440:	f241 0303 	movw	r3, #4099	; 0x1003
 8001444:	429a      	cmp	r2, r3
 8001446:	d817      	bhi.n	8001478 <HAL_RCC_OscConfig+0x3b0>
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	6a1b      	ldr	r3, [r3, #32]
 800144c:	2b20      	cmp	r3, #32
 800144e:	d108      	bne.n	8001462 <HAL_RCC_OscConfig+0x39a>
 8001450:	4b65      	ldr	r3, [pc, #404]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001458:	4a63      	ldr	r2, [pc, #396]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800145a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800145e:	6053      	str	r3, [r2, #4]
 8001460:	e02e      	b.n	80014c0 <HAL_RCC_OscConfig+0x3f8>
 8001462:	4b61      	ldr	r3, [pc, #388]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	6a1b      	ldr	r3, [r3, #32]
 800146e:	069b      	lsls	r3, r3, #26
 8001470:	495d      	ldr	r1, [pc, #372]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001472:	4313      	orrs	r3, r2
 8001474:	604b      	str	r3, [r1, #4]
 8001476:	e023      	b.n	80014c0 <HAL_RCC_OscConfig+0x3f8>
 8001478:	4b5b      	ldr	r3, [pc, #364]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800147a:	68db      	ldr	r3, [r3, #12]
 800147c:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6a1b      	ldr	r3, [r3, #32]
 8001484:	061b      	lsls	r3, r3, #24
 8001486:	4958      	ldr	r1, [pc, #352]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001488:	4313      	orrs	r3, r2
 800148a:	60cb      	str	r3, [r1, #12]
 800148c:	e018      	b.n	80014c0 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800148e:	4b56      	ldr	r3, [pc, #344]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a55      	ldr	r2, [pc, #340]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001494:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001498:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800149a:	f7ff faa7 	bl	80009ec <HAL_GetTick>
 800149e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014a0:	e008      	b.n	80014b4 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80014a2:	f7ff faa3 	bl	80009ec <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	2b02      	cmp	r3, #2
 80014ae:	d901      	bls.n	80014b4 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80014b0:	2303      	movs	r3, #3
 80014b2:	e212      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80014b4:	4b4c      	ldr	r3, [pc, #304]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d1f0      	bne.n	80014a2 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f003 0308 	and.w	r3, r3, #8
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d036      	beq.n	800153a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d019      	beq.n	8001508 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014d4:	4b44      	ldr	r3, [pc, #272]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80014d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014d8:	4a43      	ldr	r2, [pc, #268]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80014da:	f043 0301 	orr.w	r3, r3, #1
 80014de:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014e0:	f7ff fa84 	bl	80009ec <HAL_GetTick>
 80014e4:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014e6:	e008      	b.n	80014fa <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014e8:	f7ff fa80 	bl	80009ec <HAL_GetTick>
 80014ec:	4602      	mov	r2, r0
 80014ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e1ef      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014fa:	4b3b      	ldr	r3, [pc, #236]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80014fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0f0      	beq.n	80014e8 <HAL_RCC_OscConfig+0x420>
 8001506:	e018      	b.n	800153a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001508:	4b37      	ldr	r3, [pc, #220]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800150a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800150c:	4a36      	ldr	r2, [pc, #216]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 800150e:	f023 0301 	bic.w	r3, r3, #1
 8001512:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001514:	f7ff fa6a 	bl	80009ec <HAL_GetTick>
 8001518:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800151a:	e008      	b.n	800152e <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800151c:	f7ff fa66 	bl	80009ec <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001524:	1ad3      	subs	r3, r2, r3
 8001526:	2b02      	cmp	r3, #2
 8001528:	d901      	bls.n	800152e <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e1d5      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800152e:	4b2e      	ldr	r3, [pc, #184]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001532:	f003 0302 	and.w	r3, r3, #2
 8001536:	2b00      	cmp	r3, #0
 8001538:	d1f0      	bne.n	800151c <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0320 	and.w	r3, r3, #32
 8001542:	2b00      	cmp	r3, #0
 8001544:	d036      	beq.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d019      	beq.n	8001582 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800154e:	4b26      	ldr	r3, [pc, #152]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4a25      	ldr	r2, [pc, #148]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001554:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001558:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800155a:	f7ff fa47 	bl	80009ec <HAL_GetTick>
 800155e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001560:	e008      	b.n	8001574 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001562:	f7ff fa43 	bl	80009ec <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b02      	cmp	r3, #2
 800156e:	d901      	bls.n	8001574 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e1b2      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001574:	4b1c      	ldr	r3, [pc, #112]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d0f0      	beq.n	8001562 <HAL_RCC_OscConfig+0x49a>
 8001580:	e018      	b.n	80015b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001582:	4b19      	ldr	r3, [pc, #100]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a18      	ldr	r2, [pc, #96]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 8001588:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800158c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800158e:	f7ff fa2d 	bl	80009ec <HAL_GetTick>
 8001592:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8001596:	f7ff fa29 	bl	80009ec <HAL_GetTick>
 800159a:	4602      	mov	r2, r0
 800159c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b02      	cmp	r3, #2
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e198      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <HAL_RCC_OscConfig+0x520>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	2b00      	cmp	r3, #0
 80015be:	f000 8085 	beq.w	80016cc <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_RCC_OscConfig+0x524>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a09      	ldr	r2, [pc, #36]	; (80015ec <HAL_RCC_OscConfig+0x524>)
 80015c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015ce:	f7ff fa0d 	bl	80009ec <HAL_GetTick>
 80015d2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015d4:	e00c      	b.n	80015f0 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80015d6:	f7ff fa09 	bl	80009ec <HAL_GetTick>
 80015da:	4602      	mov	r2, r0
 80015dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2b64      	cmp	r3, #100	; 0x64
 80015e2:	d905      	bls.n	80015f0 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80015e4:	2303      	movs	r3, #3
 80015e6:	e178      	b.n	80018da <HAL_RCC_OscConfig+0x812>
 80015e8:	58024400 	.word	0x58024400
 80015ec:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015f0:	4b96      	ldr	r3, [pc, #600]	; (800184c <HAL_RCC_OscConfig+0x784>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d0ec      	beq.n	80015d6 <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d106      	bne.n	8001612 <HAL_RCC_OscConfig+0x54a>
 8001604:	4b92      	ldr	r3, [pc, #584]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001608:	4a91      	ldr	r2, [pc, #580]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800160a:	f043 0301 	orr.w	r3, r3, #1
 800160e:	6713      	str	r3, [r2, #112]	; 0x70
 8001610:	e02d      	b.n	800166e <HAL_RCC_OscConfig+0x5a6>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10c      	bne.n	8001634 <HAL_RCC_OscConfig+0x56c>
 800161a:	4b8d      	ldr	r3, [pc, #564]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800161c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800161e:	4a8c      	ldr	r2, [pc, #560]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001620:	f023 0301 	bic.w	r3, r3, #1
 8001624:	6713      	str	r3, [r2, #112]	; 0x70
 8001626:	4b8a      	ldr	r3, [pc, #552]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001628:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800162a:	4a89      	ldr	r2, [pc, #548]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800162c:	f023 0304 	bic.w	r3, r3, #4
 8001630:	6713      	str	r3, [r2, #112]	; 0x70
 8001632:	e01c      	b.n	800166e <HAL_RCC_OscConfig+0x5a6>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b05      	cmp	r3, #5
 800163a:	d10c      	bne.n	8001656 <HAL_RCC_OscConfig+0x58e>
 800163c:	4b84      	ldr	r3, [pc, #528]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001640:	4a83      	ldr	r2, [pc, #524]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	6713      	str	r3, [r2, #112]	; 0x70
 8001648:	4b81      	ldr	r3, [pc, #516]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800164a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800164c:	4a80      	ldr	r2, [pc, #512]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800164e:	f043 0301 	orr.w	r3, r3, #1
 8001652:	6713      	str	r3, [r2, #112]	; 0x70
 8001654:	e00b      	b.n	800166e <HAL_RCC_OscConfig+0x5a6>
 8001656:	4b7e      	ldr	r3, [pc, #504]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800165a:	4a7d      	ldr	r2, [pc, #500]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800165c:	f023 0301 	bic.w	r3, r3, #1
 8001660:	6713      	str	r3, [r2, #112]	; 0x70
 8001662:	4b7b      	ldr	r3, [pc, #492]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001664:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001666:	4a7a      	ldr	r2, [pc, #488]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001668:	f023 0304 	bic.w	r3, r3, #4
 800166c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d015      	beq.n	80016a2 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001676:	f7ff f9b9 	bl	80009ec <HAL_GetTick>
 800167a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800167c:	e00a      	b.n	8001694 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800167e:	f7ff f9b5 	bl	80009ec <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001686:	1ad3      	subs	r3, r2, r3
 8001688:	f241 3288 	movw	r2, #5000	; 0x1388
 800168c:	4293      	cmp	r3, r2
 800168e:	d901      	bls.n	8001694 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8001690:	2303      	movs	r3, #3
 8001692:	e122      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001694:	4b6e      	ldr	r3, [pc, #440]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001696:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001698:	f003 0302 	and.w	r3, r3, #2
 800169c:	2b00      	cmp	r3, #0
 800169e:	d0ee      	beq.n	800167e <HAL_RCC_OscConfig+0x5b6>
 80016a0:	e014      	b.n	80016cc <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016a2:	f7ff f9a3 	bl	80009ec <HAL_GetTick>
 80016a6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016a8:	e00a      	b.n	80016c0 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016aa:	f7ff f99f 	bl	80009ec <HAL_GetTick>
 80016ae:	4602      	mov	r2, r0
 80016b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d901      	bls.n	80016c0 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80016bc:	2303      	movs	r3, #3
 80016be:	e10c      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016c0:	4b63      	ldr	r3, [pc, #396]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80016c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c4:	f003 0302 	and.w	r3, r3, #2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d1ee      	bne.n	80016aa <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	f000 8101 	beq.w	80018d8 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80016d6:	4b5e      	ldr	r3, [pc, #376]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80016d8:	691b      	ldr	r3, [r3, #16]
 80016da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80016de:	2b18      	cmp	r3, #24
 80016e0:	f000 80bc 	beq.w	800185c <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	f040 8095 	bne.w	8001818 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016ee:	4b58      	ldr	r3, [pc, #352]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a57      	ldr	r2, [pc, #348]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80016f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80016f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fa:	f7ff f977 	bl	80009ec <HAL_GetTick>
 80016fe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001702:	f7ff f973 	bl	80009ec <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e0e2      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001714:	4b4e      	ldr	r3, [pc, #312]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1f0      	bne.n	8001702 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001720:	4b4b      	ldr	r3, [pc, #300]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001722:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001724:	4b4b      	ldr	r3, [pc, #300]	; (8001854 <HAL_RCC_OscConfig+0x78c>)
 8001726:	4013      	ands	r3, r2
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001730:	0112      	lsls	r2, r2, #4
 8001732:	430a      	orrs	r2, r1
 8001734:	4946      	ldr	r1, [pc, #280]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001736:	4313      	orrs	r3, r2
 8001738:	628b      	str	r3, [r1, #40]	; 0x28
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173e:	3b01      	subs	r3, #1
 8001740:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001748:	3b01      	subs	r3, #1
 800174a:	025b      	lsls	r3, r3, #9
 800174c:	b29b      	uxth	r3, r3
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001754:	3b01      	subs	r3, #1
 8001756:	041b      	lsls	r3, r3, #16
 8001758:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800175c:	431a      	orrs	r2, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001762:	3b01      	subs	r3, #1
 8001764:	061b      	lsls	r3, r3, #24
 8001766:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800176a:	4939      	ldr	r1, [pc, #228]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800176c:	4313      	orrs	r3, r2
 800176e:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8001770:	4b37      	ldr	r3, [pc, #220]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001774:	4a36      	ldr	r2, [pc, #216]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001776:	f023 0301 	bic.w	r3, r3, #1
 800177a:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800177c:	4b34      	ldr	r3, [pc, #208]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800177e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001780:	4b35      	ldr	r3, [pc, #212]	; (8001858 <HAL_RCC_OscConfig+0x790>)
 8001782:	4013      	ands	r3, r2
 8001784:	687a      	ldr	r2, [r7, #4]
 8001786:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001788:	00d2      	lsls	r2, r2, #3
 800178a:	4931      	ldr	r1, [pc, #196]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800178c:	4313      	orrs	r3, r2
 800178e:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001790:	4b2f      	ldr	r3, [pc, #188]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001794:	f023 020c 	bic.w	r2, r3, #12
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179c:	492c      	ldr	r1, [pc, #176]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80017a2:	4b2b      	ldr	r3, [pc, #172]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a6:	f023 0202 	bic.w	r2, r3, #2
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ae:	4928      	ldr	r1, [pc, #160]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017b0:	4313      	orrs	r3, r2
 80017b2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80017b4:	4b26      	ldr	r3, [pc, #152]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b8:	4a25      	ldr	r2, [pc, #148]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017be:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017c0:	4b23      	ldr	r3, [pc, #140]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c4:	4a22      	ldr	r2, [pc, #136]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80017ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017cc:	4b20      	ldr	r3, [pc, #128]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d0:	4a1f      	ldr	r2, [pc, #124]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80017d8:	4b1d      	ldr	r3, [pc, #116]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017dc:	4a1c      	ldr	r2, [pc, #112]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017de:	f043 0301 	orr.w	r3, r3, #1
 80017e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017e4:	4b1a      	ldr	r3, [pc, #104]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a19      	ldr	r2, [pc, #100]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 80017ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f0:	f7ff f8fc 	bl	80009ec <HAL_GetTick>
 80017f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f8:	f7ff f8f8 	bl	80009ec <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b02      	cmp	r3, #2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e067      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800180a:	4b11      	ldr	r3, [pc, #68]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0x730>
 8001816:	e05f      	b.n	80018d8 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001818:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0c      	ldr	r2, [pc, #48]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 800181e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001822:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001824:	f7ff f8e2 	bl	80009ec <HAL_GetTick>
 8001828:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800182a:	e008      	b.n	800183e <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800182c:	f7ff f8de 	bl	80009ec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	2b02      	cmp	r3, #2
 8001838:	d901      	bls.n	800183e <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800183a:	2303      	movs	r3, #3
 800183c:	e04d      	b.n	80018da <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800183e:	4b04      	ldr	r3, [pc, #16]	; (8001850 <HAL_RCC_OscConfig+0x788>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001846:	2b00      	cmp	r3, #0
 8001848:	d1f0      	bne.n	800182c <HAL_RCC_OscConfig+0x764>
 800184a:	e045      	b.n	80018d8 <HAL_RCC_OscConfig+0x810>
 800184c:	58024800 	.word	0x58024800
 8001850:	58024400 	.word	0x58024400
 8001854:	fffffc0c 	.word	0xfffffc0c
 8001858:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800185c:	4b21      	ldr	r3, [pc, #132]	; (80018e4 <HAL_RCC_OscConfig+0x81c>)
 800185e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001860:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001862:	4b20      	ldr	r3, [pc, #128]	; (80018e4 <HAL_RCC_OscConfig+0x81c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001866:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	2b01      	cmp	r3, #1
 800186e:	d031      	beq.n	80018d4 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	f003 0203 	and.w	r2, r3, #3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800187a:	429a      	cmp	r2, r3
 800187c:	d12a      	bne.n	80018d4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	091b      	lsrs	r3, r3, #4
 8001882:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800188a:	429a      	cmp	r2, r3
 800188c:	d122      	bne.n	80018d4 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001898:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800189a:	429a      	cmp	r2, r3
 800189c:	d11a      	bne.n	80018d4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	0a5b      	lsrs	r3, r3, #9
 80018a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018aa:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d111      	bne.n	80018d4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	0c1b      	lsrs	r3, r3, #16
 80018b4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018bc:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018be:	429a      	cmp	r2, r3
 80018c0:	d108      	bne.n	80018d4 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	0e1b      	lsrs	r3, r3, #24
 80018c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018ce:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d001      	beq.n	80018d8 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e000      	b.n	80018da <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3730      	adds	r7, #48	; 0x30
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	58024400 	.word	0x58024400

080018e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d101      	bne.n	80018fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018f8:	2301      	movs	r3, #1
 80018fa:	e19c      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018fc:	4b8a      	ldr	r3, [pc, #552]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 030f 	and.w	r3, r3, #15
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	429a      	cmp	r2, r3
 8001908:	d910      	bls.n	800192c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800190a:	4b87      	ldr	r3, [pc, #540]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f023 020f 	bic.w	r2, r3, #15
 8001912:	4985      	ldr	r1, [pc, #532]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	4313      	orrs	r3, r2
 8001918:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800191a:	4b83      	ldr	r3, [pc, #524]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	429a      	cmp	r2, r3
 8001926:	d001      	beq.n	800192c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	e184      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0304 	and.w	r3, r3, #4
 8001934:	2b00      	cmp	r3, #0
 8001936:	d010      	beq.n	800195a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	691a      	ldr	r2, [r3, #16]
 800193c:	4b7b      	ldr	r3, [pc, #492]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001944:	429a      	cmp	r2, r3
 8001946:	d908      	bls.n	800195a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001948:	4b78      	ldr	r3, [pc, #480]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	691b      	ldr	r3, [r3, #16]
 8001954:	4975      	ldr	r1, [pc, #468]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001956:	4313      	orrs	r3, r2
 8001958:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0308 	and.w	r3, r3, #8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d010      	beq.n	8001988 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	695a      	ldr	r2, [r3, #20]
 800196a:	4b70      	ldr	r3, [pc, #448]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001972:	429a      	cmp	r2, r3
 8001974:	d908      	bls.n	8001988 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001976:	4b6d      	ldr	r3, [pc, #436]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001978:	69db      	ldr	r3, [r3, #28]
 800197a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	496a      	ldr	r1, [pc, #424]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001984:	4313      	orrs	r3, r2
 8001986:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0310 	and.w	r3, r3, #16
 8001990:	2b00      	cmp	r3, #0
 8001992:	d010      	beq.n	80019b6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	699a      	ldr	r2, [r3, #24]
 8001998:	4b64      	ldr	r3, [pc, #400]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 800199a:	69db      	ldr	r3, [r3, #28]
 800199c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d908      	bls.n	80019b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80019a4:	4b61      	ldr	r3, [pc, #388]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	699b      	ldr	r3, [r3, #24]
 80019b0:	495e      	ldr	r1, [pc, #376]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0320 	and.w	r3, r3, #32
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d010      	beq.n	80019e4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	69da      	ldr	r2, [r3, #28]
 80019c6:	4b59      	ldr	r3, [pc, #356]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 80019c8:	6a1b      	ldr	r3, [r3, #32]
 80019ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80019ce:	429a      	cmp	r2, r3
 80019d0:	d908      	bls.n	80019e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 80019d2:	4b56      	ldr	r3, [pc, #344]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 80019d4:	6a1b      	ldr	r3, [r3, #32]
 80019d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
 80019de:	4953      	ldr	r1, [pc, #332]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 80019e0:	4313      	orrs	r3, r2
 80019e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d010      	beq.n	8001a12 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	4b4d      	ldr	r3, [pc, #308]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	f003 030f 	and.w	r3, r3, #15
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d908      	bls.n	8001a12 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a00:	4b4a      	ldr	r3, [pc, #296]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	f023 020f 	bic.w	r2, r3, #15
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	4947      	ldr	r1, [pc, #284]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d055      	beq.n	8001aca <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a1e:	4b43      	ldr	r3, [pc, #268]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a20:	699b      	ldr	r3, [r3, #24]
 8001a22:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	4940      	ldr	r1, [pc, #256]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a2c:	4313      	orrs	r3, r2
 8001a2e:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	2b02      	cmp	r3, #2
 8001a36:	d107      	bne.n	8001a48 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a38:	4b3c      	ldr	r3, [pc, #240]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d121      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e0f6      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b03      	cmp	r3, #3
 8001a4e:	d107      	bne.n	8001a60 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a50:	4b36      	ldr	r3, [pc, #216]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d115      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e0ea      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d107      	bne.n	8001a78 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001a68:	4b30      	ldr	r3, [pc, #192]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d109      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a74:	2301      	movs	r3, #1
 8001a76:	e0de      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a78:	4b2c      	ldr	r3, [pc, #176]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0304 	and.w	r3, r3, #4
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d101      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e0d6      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001a88:	4b28      	ldr	r3, [pc, #160]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	f023 0207 	bic.w	r2, r3, #7
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	4925      	ldr	r1, [pc, #148]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9a:	f7fe ffa7 	bl	80009ec <HAL_GetTick>
 8001a9e:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa0:	e00a      	b.n	8001ab8 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa2:	f7fe ffa3 	bl	80009ec <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e0be      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ab8:	4b1c      	ldr	r3, [pc, #112]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d1eb      	bne.n	8001aa2 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f003 0302 	and.w	r3, r3, #2
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d010      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	68da      	ldr	r2, [r3, #12]
 8001ada:	4b14      	ldr	r3, [pc, #80]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d208      	bcs.n	8001af8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae6:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	f023 020f 	bic.w	r2, r3, #15
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	490e      	ldr	r1, [pc, #56]	; (8001b2c <HAL_RCC_ClockConfig+0x244>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001af8:	4b0b      	ldr	r3, [pc, #44]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 030f 	and.w	r3, r3, #15
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	429a      	cmp	r2, r3
 8001b04:	d214      	bcs.n	8001b30 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f023 020f 	bic.w	r2, r3, #15
 8001b0e:	4906      	ldr	r1, [pc, #24]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	4313      	orrs	r3, r2
 8001b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b16:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <HAL_RCC_ClockConfig+0x240>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 030f 	and.w	r3, r3, #15
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d005      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b24:	2301      	movs	r3, #1
 8001b26:	e086      	b.n	8001c36 <HAL_RCC_ClockConfig+0x34e>
 8001b28:	52002000 	.word	0x52002000
 8001b2c:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0304 	and.w	r3, r3, #4
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d010      	beq.n	8001b5e <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	691a      	ldr	r2, [r3, #16]
 8001b40:	4b3f      	ldr	r3, [pc, #252]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b42:	699b      	ldr	r3, [r3, #24]
 8001b44:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b48:	429a      	cmp	r2, r3
 8001b4a:	d208      	bcs.n	8001b5e <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b4c:	4b3c      	ldr	r3, [pc, #240]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	4939      	ldr	r1, [pc, #228]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0308 	and.w	r3, r3, #8
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d010      	beq.n	8001b8c <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	695a      	ldr	r2, [r3, #20]
 8001b6e:	4b34      	ldr	r3, [pc, #208]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b70:	69db      	ldr	r3, [r3, #28]
 8001b72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d208      	bcs.n	8001b8c <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001b7a:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	492e      	ldr	r1, [pc, #184]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0310 	and.w	r3, r3, #16
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d010      	beq.n	8001bba <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	699a      	ldr	r2, [r3, #24]
 8001b9c:	4b28      	ldr	r3, [pc, #160]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001b9e:	69db      	ldr	r3, [r3, #28]
 8001ba0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d208      	bcs.n	8001bba <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001ba8:	4b25      	ldr	r3, [pc, #148]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001baa:	69db      	ldr	r3, [r3, #28]
 8001bac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	4922      	ldr	r1, [pc, #136]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001bb6:	4313      	orrs	r3, r2
 8001bb8:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0320 	and.w	r3, r3, #32
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d010      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	69da      	ldr	r2, [r3, #28]
 8001bca:	4b1d      	ldr	r3, [pc, #116]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d208      	bcs.n	8001be8 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8001bd6:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
 8001bda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	69db      	ldr	r3, [r3, #28]
 8001be2:	4917      	ldr	r1, [pc, #92]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001be8:	f000 f834 	bl	8001c54 <HAL_RCC_GetSysClockFreq>
 8001bec:	4601      	mov	r1, r0
 8001bee:	4b14      	ldr	r3, [pc, #80]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001bf0:	699b      	ldr	r3, [r3, #24]
 8001bf2:	0a1b      	lsrs	r3, r3, #8
 8001bf4:	f003 030f 	and.w	r3, r3, #15
 8001bf8:	4a12      	ldr	r2, [pc, #72]	; (8001c44 <HAL_RCC_ClockConfig+0x35c>)
 8001bfa:	5cd3      	ldrb	r3, [r2, r3]
 8001bfc:	f003 031f 	and.w	r3, r3, #31
 8001c00:	fa21 f303 	lsr.w	r3, r1, r3
 8001c04:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <HAL_RCC_ClockConfig+0x358>)
 8001c08:	699b      	ldr	r3, [r3, #24]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	4a0d      	ldr	r2, [pc, #52]	; (8001c44 <HAL_RCC_ClockConfig+0x35c>)
 8001c10:	5cd3      	ldrb	r3, [r2, r3]
 8001c12:	f003 031f 	and.w	r3, r3, #31
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1c:	4a0a      	ldr	r2, [pc, #40]	; (8001c48 <HAL_RCC_ClockConfig+0x360>)
 8001c1e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c20:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <HAL_RCC_ClockConfig+0x364>)
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_RCC_ClockConfig+0x368>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7fe fdd4 	bl	80007d8 <HAL_InitTick>
 8001c30:	4603      	mov	r3, r0
 8001c32:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	58024400 	.word	0x58024400
 8001c44:	0800614c 	.word	0x0800614c
 8001c48:	20000004 	.word	0x20000004
 8001c4c:	20000000 	.word	0x20000000
 8001c50:	20000008 	.word	0x20000008

08001c54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b089      	sub	sp, #36	; 0x24
 8001c58:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c5a:	4baf      	ldr	r3, [pc, #700]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001c62:	2b18      	cmp	r3, #24
 8001c64:	f200 814e 	bhi.w	8001f04 <HAL_RCC_GetSysClockFreq+0x2b0>
 8001c68:	a201      	add	r2, pc, #4	; (adr r2, 8001c70 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c6e:	bf00      	nop
 8001c70:	08001cd5 	.word	0x08001cd5
 8001c74:	08001f05 	.word	0x08001f05
 8001c78:	08001f05 	.word	0x08001f05
 8001c7c:	08001f05 	.word	0x08001f05
 8001c80:	08001f05 	.word	0x08001f05
 8001c84:	08001f05 	.word	0x08001f05
 8001c88:	08001f05 	.word	0x08001f05
 8001c8c:	08001f05 	.word	0x08001f05
 8001c90:	08001cfb 	.word	0x08001cfb
 8001c94:	08001f05 	.word	0x08001f05
 8001c98:	08001f05 	.word	0x08001f05
 8001c9c:	08001f05 	.word	0x08001f05
 8001ca0:	08001f05 	.word	0x08001f05
 8001ca4:	08001f05 	.word	0x08001f05
 8001ca8:	08001f05 	.word	0x08001f05
 8001cac:	08001f05 	.word	0x08001f05
 8001cb0:	08001d01 	.word	0x08001d01
 8001cb4:	08001f05 	.word	0x08001f05
 8001cb8:	08001f05 	.word	0x08001f05
 8001cbc:	08001f05 	.word	0x08001f05
 8001cc0:	08001f05 	.word	0x08001f05
 8001cc4:	08001f05 	.word	0x08001f05
 8001cc8:	08001f05 	.word	0x08001f05
 8001ccc:	08001f05 	.word	0x08001f05
 8001cd0:	08001d07 	.word	0x08001d07
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001cd4:	4b90      	ldr	r3, [pc, #576]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0320 	and.w	r3, r3, #32
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d009      	beq.n	8001cf4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001ce0:	4b8d      	ldr	r3, [pc, #564]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	08db      	lsrs	r3, r3, #3
 8001ce6:	f003 0303 	and.w	r3, r3, #3
 8001cea:	4a8c      	ldr	r2, [pc, #560]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8001cf2:	e10a      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x2b6>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001cf4:	4b89      	ldr	r3, [pc, #548]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001cf6:	61bb      	str	r3, [r7, #24]
    break;
 8001cf8:	e107      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001cfa:	4b89      	ldr	r3, [pc, #548]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001cfc:	61bb      	str	r3, [r7, #24]
    break;
 8001cfe:	e104      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x2b6>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001d00:	4b88      	ldr	r3, [pc, #544]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x2d0>)
 8001d02:	61bb      	str	r3, [r7, #24]
    break;
 8001d04:	e101      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x2b6>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d06:	4b84      	ldr	r3, [pc, #528]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8001d10:	4b81      	ldr	r3, [pc, #516]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d14:	091b      	lsrs	r3, r3, #4
 8001d16:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d1a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d1c:	4b7e      	ldr	r3, [pc, #504]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d20:	f003 0301 	and.w	r3, r3, #1
 8001d24:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8001d26:	4b7c      	ldr	r3, [pc, #496]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d2a:	08db      	lsrs	r3, r3, #3
 8001d2c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d30:	68fa      	ldr	r2, [r7, #12]
 8001d32:	fb02 f303 	mul.w	r3, r2, r3
 8001d36:	ee07 3a90 	vmov	s15, r3
 8001d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d3e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f000 80da 	beq.w	8001efe <HAL_RCC_GetSysClockFreq+0x2aa>
    {
      switch (pllsource)
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d05a      	beq.n	8001e06 <HAL_RCC_GetSysClockFreq+0x1b2>
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d302      	bcc.n	8001d5a <HAL_RCC_GetSysClockFreq+0x106>
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d078      	beq.n	8001e4a <HAL_RCC_GetSysClockFreq+0x1f6>
 8001d58:	e099      	b.n	8001e8e <HAL_RCC_GetSysClockFreq+0x23a>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d5a:	4b6f      	ldr	r3, [pc, #444]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f003 0320 	and.w	r3, r3, #32
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d02d      	beq.n	8001dc2 <HAL_RCC_GetSysClockFreq+0x16e>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8001d66:	4b6c      	ldr	r3, [pc, #432]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	08db      	lsrs	r3, r3, #3
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	4a6a      	ldr	r2, [pc, #424]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x2c8>)
 8001d72:	fa22 f303 	lsr.w	r3, r2, r3
 8001d76:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	ee07 3a90 	vmov	s15, r3
 8001d7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	ee07 3a90 	vmov	s15, r3
 8001d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d90:	4b61      	ldr	r3, [pc, #388]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d98:	ee07 3a90 	vmov	s15, r3
 8001d9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001da0:	ed97 6a02 	vldr	s12, [r7, #8]
 8001da4:	eddf 5a60 	vldr	s11, [pc, #384]	; 8001f28 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001da8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001db0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001db4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001db8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dbc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8001dc0:	e087      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x27e>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	ee07 3a90 	vmov	s15, r3
 8001dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dcc:	eddf 6a57 	vldr	s13, [pc, #348]	; 8001f2c <HAL_RCC_GetSysClockFreq+0x2d8>
 8001dd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dd4:	4b50      	ldr	r3, [pc, #320]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ddc:	ee07 3a90 	vmov	s15, r3
 8001de0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001de4:	ed97 6a02 	vldr	s12, [r7, #8]
 8001de8:	eddf 5a4f 	vldr	s11, [pc, #316]	; 8001f28 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001dec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001df0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001df4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001df8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001dfc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e04:	e065      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	ee07 3a90 	vmov	s15, r3
 8001e0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e10:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001f30 <HAL_RCC_GetSysClockFreq+0x2dc>
 8001e14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e18:	4b3f      	ldr	r3, [pc, #252]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e20:	ee07 3a90 	vmov	s15, r3
 8001e24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e28:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e2c:	eddf 5a3e 	vldr	s11, [pc, #248]	; 8001f28 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001e30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e48:	e043      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x27e>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	ee07 3a90 	vmov	s15, r3
 8001e50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e54:	eddf 6a37 	vldr	s13, [pc, #220]	; 8001f34 <HAL_RCC_GetSysClockFreq+0x2e0>
 8001e58:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e5c:	4b2e      	ldr	r3, [pc, #184]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e64:	ee07 3a90 	vmov	s15, r3
 8001e68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e6c:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e70:	eddf 5a2d 	vldr	s11, [pc, #180]	; 8001f28 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001e74:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e78:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e7c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e80:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e88:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001e8c:	e021      	b.n	8001ed2 <HAL_RCC_GetSysClockFreq+0x27e>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8001e8e:	693b      	ldr	r3, [r7, #16]
 8001e90:	ee07 3a90 	vmov	s15, r3
 8001e94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e98:	eddf 6a25 	vldr	s13, [pc, #148]	; 8001f30 <HAL_RCC_GetSysClockFreq+0x2dc>
 8001e9c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ea0:	4b1d      	ldr	r3, [pc, #116]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ea8:	ee07 3a90 	vmov	s15, r3
 8001eac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001eb0:	ed97 6a02 	vldr	s12, [r7, #8]
 8001eb4:	eddf 5a1c 	vldr	s11, [pc, #112]	; 8001f28 <HAL_RCC_GetSysClockFreq+0x2d4>
 8001eb8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ebc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001ec0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001ec4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ec8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ecc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8001ed0:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8001ed2:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x2c4>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	0a5b      	lsrs	r3, r3, #9
 8001ed8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001edc:	3301      	adds	r3, #1
 8001ede:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	ee07 3a90 	vmov	s15, r3
 8001ee6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eea:	edd7 6a07 	vldr	s13, [r7, #28]
 8001eee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ef2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ef6:	ee17 3a90 	vmov	r3, s15
 8001efa:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8001efc:	e005      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x2b6>
      sysclockfreq = 0U;
 8001efe:	2300      	movs	r3, #0
 8001f00:	61bb      	str	r3, [r7, #24]
    break;
 8001f02:	e002      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x2b6>

  default:
    sysclockfreq = CSI_VALUE;
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x2cc>)
 8001f06:	61bb      	str	r3, [r7, #24]
    break;
 8001f08:	bf00      	nop
  }

  return sysclockfreq;
 8001f0a:	69bb      	ldr	r3, [r7, #24]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3724      	adds	r7, #36	; 0x24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr
 8001f18:	58024400 	.word	0x58024400
 8001f1c:	03d09000 	.word	0x03d09000
 8001f20:	003d0900 	.word	0x003d0900
 8001f24:	007a1200 	.word	0x007a1200
 8001f28:	46000000 	.word	0x46000000
 8001f2c:	4c742400 	.word	0x4c742400
 8001f30:	4a742400 	.word	0x4a742400
 8001f34:	4af42400 	.word	0x4af42400

08001f38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8001f3e:	f7ff fe89 	bl	8001c54 <HAL_RCC_GetSysClockFreq>
 8001f42:	4601      	mov	r1, r0
 8001f44:	4b10      	ldr	r3, [pc, #64]	; (8001f88 <HAL_RCC_GetHCLKFreq+0x50>)
 8001f46:	699b      	ldr	r3, [r3, #24]
 8001f48:	0a1b      	lsrs	r3, r3, #8
 8001f4a:	f003 030f 	and.w	r3, r3, #15
 8001f4e:	4a0f      	ldr	r2, [pc, #60]	; (8001f8c <HAL_RCC_GetHCLKFreq+0x54>)
 8001f50:	5cd3      	ldrb	r3, [r2, r3]
 8001f52:	f003 031f 	and.w	r3, r3, #31
 8001f56:	fa21 f303 	lsr.w	r3, r1, r3
 8001f5a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	; (8001f88 <HAL_RCC_GetHCLKFreq+0x50>)
 8001f5e:	699b      	ldr	r3, [r3, #24]
 8001f60:	f003 030f 	and.w	r3, r3, #15
 8001f64:	4a09      	ldr	r2, [pc, #36]	; (8001f8c <HAL_RCC_GetHCLKFreq+0x54>)
 8001f66:	5cd3      	ldrb	r3, [r2, r3]
 8001f68:	f003 031f 	and.w	r3, r3, #31
 8001f6c:	687a      	ldr	r2, [r7, #4]
 8001f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001f72:	4a07      	ldr	r2, [pc, #28]	; (8001f90 <HAL_RCC_GetHCLKFreq+0x58>)
 8001f74:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001f76:	4a07      	ldr	r2, [pc, #28]	; (8001f94 <HAL_RCC_GetHCLKFreq+0x5c>)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8001f7c:	4b04      	ldr	r3, [pc, #16]	; (8001f90 <HAL_RCC_GetHCLKFreq+0x58>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	58024400 	.word	0x58024400
 8001f8c:	0800614c 	.word	0x0800614c
 8001f90:	20000004 	.word	0x20000004
 8001f94:	20000000 	.word	0x20000000

08001f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8001f9c:	f7ff ffcc 	bl	8001f38 <HAL_RCC_GetHCLKFreq>
 8001fa0:	4601      	mov	r1, r0
 8001fa2:	4b06      	ldr	r3, [pc, #24]	; (8001fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	091b      	lsrs	r3, r3, #4
 8001fa8:	f003 0307 	and.w	r3, r3, #7
 8001fac:	4a04      	ldr	r2, [pc, #16]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001fae:	5cd3      	ldrb	r3, [r2, r3]
 8001fb0:	f003 031f 	and.w	r3, r3, #31
 8001fb4:	fa21 f303 	lsr.w	r3, r1, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	58024400 	.word	0x58024400
 8001fc0:	0800614c 	.word	0x0800614c

08001fc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	223f      	movs	r2, #63	; 0x3f
 8001fd2:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001fd4:	4b1a      	ldr	r3, [pc, #104]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	f003 0207 	and.w	r2, r3, #7
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8001fe0:	4b17      	ldr	r3, [pc, #92]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 8001fe2:	699b      	ldr	r3, [r3, #24]
 8001fe4:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8001fec:	4b14      	ldr	r3, [pc, #80]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	f003 020f 	and.w	r2, r3, #15
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8001ff8:	4b11      	ldr	r3, [pc, #68]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 8001ffa:	699b      	ldr	r3, [r3, #24]
 8001ffc:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8002004:	4b0e      	ldr	r3, [pc, #56]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 8002006:	69db      	ldr	r3, [r3, #28]
 8002008:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8002010:	4b0b      	ldr	r3, [pc, #44]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 800201c:	4b08      	ldr	r3, [pc, #32]	; (8002040 <HAL_RCC_GetClockConfig+0x7c>)
 800201e:	6a1b      	ldr	r3, [r3, #32]
 8002020:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002028:	4b06      	ldr	r3, [pc, #24]	; (8002044 <HAL_RCC_GetClockConfig+0x80>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f003 020f 	and.w	r2, r3, #15
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	601a      	str	r2, [r3, #0]
}
 8002034:	bf00      	nop
 8002036:	370c      	adds	r7, #12
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	58024400 	.word	0x58024400
 8002044:	52002000 	.word	0x52002000

08002048 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002050:	2300      	movs	r3, #0
 8002052:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002054:	2300      	movs	r3, #0
 8002056:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d03d      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002068:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800206c:	d013      	beq.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 800206e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002072:	d802      	bhi.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002074:	2b00      	cmp	r3, #0
 8002076:	d007      	beq.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002078:	e01f      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x72>
 800207a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800207e:	d013      	beq.n	80020a8 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8002080:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002084:	d01c      	beq.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002086:	e018      	b.n	80020ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002088:	4baf      	ldr	r3, [pc, #700]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800208a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208c:	4aae      	ldr	r2, [pc, #696]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800208e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002092:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8002094:	e015      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	3304      	adds	r3, #4
 800209a:	2102      	movs	r1, #2
 800209c:	4618      	mov	r0, r3
 800209e:	f000 fec1 	bl	8002e24 <RCCEx_PLL2_Config>
 80020a2:	4603      	mov	r3, r0
 80020a4:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80020a6:	e00c      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	3324      	adds	r3, #36	; 0x24
 80020ac:	2102      	movs	r1, #2
 80020ae:	4618      	mov	r0, r3
 80020b0:	f000 ff6a 	bl	8002f88 <RCCEx_PLL3_Config>
 80020b4:	4603      	mov	r3, r0
 80020b6:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80020b8:	e003      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	75fb      	strb	r3, [r7, #23]
      break;
 80020be:	e000      	b.n	80020c2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80020c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80020c2:	7dfb      	ldrb	r3, [r7, #23]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d109      	bne.n	80020dc <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80020c8:	4b9f      	ldr	r3, [pc, #636]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80020ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80020d4:	499c      	ldr	r1, [pc, #624]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80020d6:	4313      	orrs	r3, r2
 80020d8:	650b      	str	r3, [r1, #80]	; 0x50
 80020da:	e001      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80020dc:	7dfb      	ldrb	r3, [r7, #23]
 80020de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d03d      	beq.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f0:	2b04      	cmp	r3, #4
 80020f2:	d826      	bhi.n	8002142 <HAL_RCCEx_PeriphCLKConfig+0xfa>
 80020f4:	a201      	add	r2, pc, #4	; (adr r2, 80020fc <HAL_RCCEx_PeriphCLKConfig+0xb4>)
 80020f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020fa:	bf00      	nop
 80020fc:	08002111 	.word	0x08002111
 8002100:	0800211f 	.word	0x0800211f
 8002104:	08002131 	.word	0x08002131
 8002108:	08002149 	.word	0x08002149
 800210c:	08002149 	.word	0x08002149
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002110:	4b8d      	ldr	r3, [pc, #564]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002114:	4a8c      	ldr	r2, [pc, #560]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800211a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800211c:	e015      	b.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	3304      	adds	r3, #4
 8002122:	2100      	movs	r1, #0
 8002124:	4618      	mov	r0, r3
 8002126:	f000 fe7d 	bl	8002e24 <RCCEx_PLL2_Config>
 800212a:	4603      	mov	r3, r0
 800212c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800212e:	e00c      	b.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x102>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3324      	adds	r3, #36	; 0x24
 8002134:	2100      	movs	r1, #0
 8002136:	4618      	mov	r0, r3
 8002138:	f000 ff26 	bl	8002f88 <RCCEx_PLL3_Config>
 800213c:	4603      	mov	r3, r0
 800213e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002140:	e003      	b.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x102>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	75fb      	strb	r3, [r7, #23]
      break;
 8002146:	e000      	b.n	800214a <HAL_RCCEx_PeriphCLKConfig+0x102>
      break;
 8002148:	bf00      	nop
    }

    if(ret == HAL_OK)
 800214a:	7dfb      	ldrb	r3, [r7, #23]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d109      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002150:	4b7d      	ldr	r3, [pc, #500]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002152:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002154:	f023 0207 	bic.w	r2, r3, #7
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215c:	497a      	ldr	r1, [pc, #488]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800215e:	4313      	orrs	r3, r2
 8002160:	650b      	str	r3, [r1, #80]	; 0x50
 8002162:	e001      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002164:	7dfb      	ldrb	r3, [r7, #23]
 8002166:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002170:	2b00      	cmp	r3, #0
 8002172:	d03e      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002178:	2b80      	cmp	r3, #128	; 0x80
 800217a:	d01c      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 800217c:	2b80      	cmp	r3, #128	; 0x80
 800217e:	d804      	bhi.n	800218a <HAL_RCCEx_PeriphCLKConfig+0x142>
 8002180:	2b00      	cmp	r3, #0
 8002182:	d008      	beq.n	8002196 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002184:	2b40      	cmp	r3, #64	; 0x40
 8002186:	d00d      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002188:	e01e      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x180>
 800218a:	2bc0      	cmp	r3, #192	; 0xc0
 800218c:	d01f      	beq.n	80021ce <HAL_RCCEx_PeriphCLKConfig+0x186>
 800218e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002192:	d01e      	beq.n	80021d2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8002194:	e018      	b.n	80021c8 <HAL_RCCEx_PeriphCLKConfig+0x180>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002196:	4b6c      	ldr	r3, [pc, #432]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002198:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219a:	4a6b      	ldr	r2, [pc, #428]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800219c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80021a2:	e017      	b.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3304      	adds	r3, #4
 80021a8:	2100      	movs	r1, #0
 80021aa:	4618      	mov	r0, r3
 80021ac:	f000 fe3a 	bl	8002e24 <RCCEx_PLL2_Config>
 80021b0:	4603      	mov	r3, r0
 80021b2:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80021b4:	e00e      	b.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3324      	adds	r3, #36	; 0x24
 80021ba:	2100      	movs	r1, #0
 80021bc:	4618      	mov	r0, r3
 80021be:	f000 fee3 	bl	8002f88 <RCCEx_PLL3_Config>
 80021c2:	4603      	mov	r3, r0
 80021c4:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80021c6:	e005      	b.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	75fb      	strb	r3, [r7, #23]
      break;
 80021cc:	e002      	b.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80021ce:	bf00      	nop
 80021d0:	e000      	b.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
      break;
 80021d2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80021d4:	7dfb      	ldrb	r3, [r7, #23]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d109      	bne.n	80021ee <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80021da:	4b5b      	ldr	r3, [pc, #364]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80021de:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021e6:	4958      	ldr	r1, [pc, #352]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	650b      	str	r3, [r1, #80]	; 0x50
 80021ec:	e001      	b.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80021ee:	7dfb      	ldrb	r3, [r7, #23]
 80021f0:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d044      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8002204:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002208:	d01f      	beq.n	800224a <HAL_RCCEx_PeriphCLKConfig+0x202>
 800220a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800220e:	d805      	bhi.n	800221c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8002210:	2b00      	cmp	r3, #0
 8002212:	d00a      	beq.n	800222a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002214:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002218:	d00e      	beq.n	8002238 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
 800221a:	e01f      	b.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x214>
 800221c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8002220:	d01f      	beq.n	8002262 <HAL_RCCEx_PeriphCLKConfig+0x21a>
 8002222:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002226:	d01e      	beq.n	8002266 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8002228:	e018      	b.n	800225c <HAL_RCCEx_PeriphCLKConfig+0x214>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800222a:	4b47      	ldr	r3, [pc, #284]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800222c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800222e:	4a46      	ldr	r2, [pc, #280]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002234:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8002236:	e017      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	3304      	adds	r3, #4
 800223c:	2100      	movs	r1, #0
 800223e:	4618      	mov	r0, r3
 8002240:	f000 fdf0 	bl	8002e24 <RCCEx_PLL2_Config>
 8002244:	4603      	mov	r3, r0
 8002246:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8002248:	e00e      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x220>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	3324      	adds	r3, #36	; 0x24
 800224e:	2100      	movs	r1, #0
 8002250:	4618      	mov	r0, r3
 8002252:	f000 fe99 	bl	8002f88 <RCCEx_PLL3_Config>
 8002256:	4603      	mov	r3, r0
 8002258:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800225a:	e005      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x220>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	75fb      	strb	r3, [r7, #23]
      break;
 8002260:	e002      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8002262:	bf00      	nop
 8002264:	e000      	b.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x220>
      break;
 8002266:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002268:	7dfb      	ldrb	r3, [r7, #23]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d10a      	bne.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800226e:	4b36      	ldr	r3, [pc, #216]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002272:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800227c:	4932      	ldr	r1, [pc, #200]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 800227e:	4313      	orrs	r3, r2
 8002280:	658b      	str	r3, [r1, #88]	; 0x58
 8002282:	e001      	b.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x240>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002284:	7dfb      	ldrb	r3, [r7, #23]
 8002286:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002290:	2b00      	cmp	r3, #0
 8002292:	d044      	beq.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800229a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800229e:	d01f      	beq.n	80022e0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80022a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80022a4:	d805      	bhi.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00a      	beq.n	80022c0 <HAL_RCCEx_PeriphCLKConfig+0x278>
 80022aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022ae:	d00e      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x286>
 80022b0:	e01f      	b.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 80022b2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80022b6:	d01f      	beq.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80022b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022bc:	d01e      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80022be:	e018      	b.n	80022f2 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80022c0:	4b21      	ldr	r3, [pc, #132]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	4a20      	ldr	r2, [pc, #128]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80022c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022ca:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80022cc:	e017      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	3304      	adds	r3, #4
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f000 fda5 	bl	8002e24 <RCCEx_PLL2_Config>
 80022da:	4603      	mov	r3, r0
 80022dc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80022de:	e00e      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	3324      	adds	r3, #36	; 0x24
 80022e4:	2100      	movs	r1, #0
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 fe4e 	bl	8002f88 <RCCEx_PLL3_Config>
 80022ec:	4603      	mov	r3, r0
 80022ee:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80022f0:	e005      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	75fb      	strb	r3, [r7, #23]
      break;
 80022f6:	e002      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80022f8:	bf00      	nop
 80022fa:	e000      	b.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      break;
 80022fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80022fe:	7dfb      	ldrb	r3, [r7, #23]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d10a      	bne.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8002304:	4b10      	ldr	r3, [pc, #64]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002308:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8002312:	490d      	ldr	r1, [pc, #52]	; (8002348 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002314:	4313      	orrs	r3, r2
 8002316:	658b      	str	r3, [r1, #88]	; 0x58
 8002318:	e001      	b.n	800231e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800231a:	7dfb      	ldrb	r3, [r7, #23]
 800231c:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d035      	beq.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800232e:	2b10      	cmp	r3, #16
 8002330:	d00c      	beq.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x304>
 8002332:	2b10      	cmp	r3, #16
 8002334:	d802      	bhi.n	800233c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
 8002336:	2b00      	cmp	r3, #0
 8002338:	d01b      	beq.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800233a:	e017      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x324>
 800233c:	2b20      	cmp	r3, #32
 800233e:	d00c      	beq.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x312>
 8002340:	2b30      	cmp	r3, #48	; 0x30
 8002342:	d018      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x32e>
 8002344:	e012      	b.n	800236c <HAL_RCCEx_PeriphCLKConfig+0x324>
 8002346:	bf00      	nop
 8002348:	58024400 	.word	0x58024400
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800234c:	4baf      	ldr	r3, [pc, #700]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800234e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002350:	4aae      	ldr	r2, [pc, #696]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002352:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002356:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8002358:	e00e      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x330>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3304      	adds	r3, #4
 800235e:	2102      	movs	r1, #2
 8002360:	4618      	mov	r0, r3
 8002362:	f000 fd5f 	bl	8002e24 <RCCEx_PLL2_Config>
 8002366:	4603      	mov	r3, r0
 8002368:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800236a:	e005      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x330>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	75fb      	strb	r3, [r7, #23]
      break;
 8002370:	e002      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8002372:	bf00      	nop
 8002374:	e000      	b.n	8002378 <HAL_RCCEx_PeriphCLKConfig+0x330>
      break;
 8002376:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002378:	7dfb      	ldrb	r3, [r7, #23]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d109      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800237e:	4ba3      	ldr	r3, [pc, #652]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002380:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002382:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800238a:	49a0      	ldr	r1, [pc, #640]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800238c:	4313      	orrs	r3, r2
 800238e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002390:	e001      	b.n	8002396 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002392:	7dfb      	ldrb	r3, [r7, #23]
 8002394:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d042      	beq.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023aa:	d01f      	beq.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 80023ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023b0:	d805      	bhi.n	80023be <HAL_RCCEx_PeriphCLKConfig+0x376>
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d00a      	beq.n	80023cc <HAL_RCCEx_PeriphCLKConfig+0x384>
 80023b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023ba:	d00e      	beq.n	80023da <HAL_RCCEx_PeriphCLKConfig+0x392>
 80023bc:	e01f      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 80023be:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80023c2:	d01f      	beq.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80023c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80023c8:	d01e      	beq.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
 80023ca:	e018      	b.n	80023fe <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80023cc:	4b8f      	ldr	r3, [pc, #572]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80023ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d0:	4a8e      	ldr	r2, [pc, #568]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80023d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80023d8:	e017      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	3304      	adds	r3, #4
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f000 fd1f 	bl	8002e24 <RCCEx_PLL2_Config>
 80023e6:	4603      	mov	r3, r0
 80023e8:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80023ea:	e00e      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x3c2>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	3324      	adds	r3, #36	; 0x24
 80023f0:	2100      	movs	r1, #0
 80023f2:	4618      	mov	r0, r3
 80023f4:	f000 fdc8 	bl	8002f88 <RCCEx_PLL3_Config>
 80023f8:	4603      	mov	r3, r0
 80023fa:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80023fc:	e005      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	75fb      	strb	r3, [r7, #23]
      break;
 8002402:	e002      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002404:	bf00      	nop
 8002406:	e000      	b.n	800240a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
      break;
 8002408:	bf00      	nop
    }

    if(ret == HAL_OK)
 800240a:	7dfb      	ldrb	r3, [r7, #23]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d109      	bne.n	8002424 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8002410:	4b7e      	ldr	r3, [pc, #504]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002412:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002414:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800241c:	497b      	ldr	r1, [pc, #492]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	650b      	str	r3, [r1, #80]	; 0x50
 8002422:	e001      	b.n	8002428 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002424:	7dfb      	ldrb	r3, [r7, #23]
 8002426:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d042      	beq.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x472>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002438:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800243c:	d01b      	beq.n	8002476 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800243e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002442:	d805      	bhi.n	8002450 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d022      	beq.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x446>
 8002448:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800244c:	d00a      	beq.n	8002464 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 800244e:	e01b      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x440>
 8002450:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002454:	d01d      	beq.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x44a>
 8002456:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800245a:	d01c      	beq.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x44e>
 800245c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002460:	d01b      	beq.n	800249a <HAL_RCCEx_PeriphCLKConfig+0x452>
 8002462:	e011      	b.n	8002488 <HAL_RCCEx_PeriphCLKConfig+0x440>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3304      	adds	r3, #4
 8002468:	2101      	movs	r1, #1
 800246a:	4618      	mov	r0, r3
 800246c:	f000 fcda 	bl	8002e24 <RCCEx_PLL2_Config>
 8002470:	4603      	mov	r3, r0
 8002472:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002474:	e012      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x454>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	3324      	adds	r3, #36	; 0x24
 800247a:	2101      	movs	r1, #1
 800247c:	4618      	mov	r0, r3
 800247e:	f000 fd83 	bl	8002f88 <RCCEx_PLL3_Config>
 8002482:	4603      	mov	r3, r0
 8002484:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 8002486:	e009      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x454>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	75fb      	strb	r3, [r7, #23]
      break;
 800248c:	e006      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800248e:	bf00      	nop
 8002490:	e004      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002492:	bf00      	nop
 8002494:	e002      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 8002496:	bf00      	nop
 8002498:	e000      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x454>
      break;
 800249a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800249c:	7dfb      	ldrb	r3, [r7, #23]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d109      	bne.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x46e>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80024a2:	4b5a      	ldr	r3, [pc, #360]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80024a6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80024ae:	4957      	ldr	r1, [pc, #348]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	650b      	str	r3, [r1, #80]	; 0x50
 80024b4:	e001      	b.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x472>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024b6:	7dfb      	ldrb	r3, [r7, #23]
 80024b8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d044      	beq.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x508>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80024cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024d0:	d01b      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80024d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80024d6:	d805      	bhi.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x49c>
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d022      	beq.n	8002522 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80024dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80024e0:	d00a      	beq.n	80024f8 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 80024e2:	e01b      	b.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 80024e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e8:	d01d      	beq.n	8002526 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80024ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024ee:	d01c      	beq.n	800252a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
 80024f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80024f4:	d01b      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 80024f6:	e011      	b.n	800251c <HAL_RCCEx_PeriphCLKConfig+0x4d4>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	3304      	adds	r3, #4
 80024fc:	2101      	movs	r1, #1
 80024fe:	4618      	mov	r0, r3
 8002500:	f000 fc90 	bl	8002e24 <RCCEx_PLL2_Config>
 8002504:	4603      	mov	r3, r0
 8002506:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8002508:	e012      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	3324      	adds	r3, #36	; 0x24
 800250e:	2101      	movs	r1, #1
 8002510:	4618      	mov	r0, r3
 8002512:	f000 fd39 	bl	8002f88 <RCCEx_PLL3_Config>
 8002516:	4603      	mov	r3, r0
 8002518:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800251a:	e009      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800251c:	2301      	movs	r3, #1
 800251e:	75fb      	strb	r3, [r7, #23]
      break;
 8002520:	e006      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002522:	bf00      	nop
 8002524:	e004      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 8002526:	bf00      	nop
 8002528:	e002      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800252a:	bf00      	nop
 800252c:	e000      	b.n	8002530 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
      break;
 800252e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002530:	7dfb      	ldrb	r3, [r7, #23]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10a      	bne.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8002536:	4b35      	ldr	r3, [pc, #212]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800253a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8002544:	4931      	ldr	r1, [pc, #196]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002546:	4313      	orrs	r3, r2
 8002548:	658b      	str	r3, [r1, #88]	; 0x58
 800254a:	e001      	b.n	8002550 <HAL_RCCEx_PeriphCLKConfig+0x508>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800254c:	7dfb      	ldrb	r3, [r7, #23]
 800254e:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d02d      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x570>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002560:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002564:	d005      	beq.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x52a>
 8002566:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800256a:	d009      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x538>
 800256c:	2b00      	cmp	r3, #0
 800256e:	d013      	beq.n	8002598 <HAL_RCCEx_PeriphCLKConfig+0x550>
 8002570:	e00f      	b.n	8002592 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002572:	4b26      	ldr	r3, [pc, #152]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002576:	4a25      	ldr	r2, [pc, #148]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 8002578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800257c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800257e:	e00c      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x552>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	3304      	adds	r3, #4
 8002584:	2101      	movs	r1, #1
 8002586:	4618      	mov	r0, r3
 8002588:	f000 fc4c 	bl	8002e24 <RCCEx_PLL2_Config>
 800258c:	4603      	mov	r3, r0
 800258e:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8002590:	e003      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x552>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	75fb      	strb	r3, [r7, #23]
      break;
 8002596:	e000      	b.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x552>
      break;
 8002598:	bf00      	nop
    }

    if(ret == HAL_OK)
 800259a:	7dfb      	ldrb	r3, [r7, #23]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d109      	bne.n	80025b4 <HAL_RCCEx_PeriphCLKConfig+0x56c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80025a0:	4b1a      	ldr	r3, [pc, #104]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80025a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025a4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80025ac:	4917      	ldr	r1, [pc, #92]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80025ae:	4313      	orrs	r3, r2
 80025b0:	650b      	str	r3, [r1, #80]	; 0x50
 80025b2:	e001      	b.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x570>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025b4:	7dfb      	ldrb	r3, [r7, #23]
 80025b6:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d035      	beq.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c8:	2b03      	cmp	r3, #3
 80025ca:	d81b      	bhi.n	8002604 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 80025cc:	a201      	add	r2, pc, #4	; (adr r2, 80025d4 <HAL_RCCEx_PeriphCLKConfig+0x58c>)
 80025ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d2:	bf00      	nop
 80025d4:	08002611 	.word	0x08002611
 80025d8:	080025e5 	.word	0x080025e5
 80025dc:	080025f3 	.word	0x080025f3
 80025e0:	08002611 	.word	0x08002611
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80025e4:	4b09      	ldr	r3, [pc, #36]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80025e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025e8:	4a08      	ldr	r2, [pc, #32]	; (800260c <HAL_RCCEx_PeriphCLKConfig+0x5c4>)
 80025ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 80025f0:	e00f      	b.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x5ca>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2102      	movs	r1, #2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f000 fc13 	bl	8002e24 <RCCEx_PLL2_Config>
 80025fe:	4603      	mov	r3, r0
 8002600:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8002602:	e006      	b.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	75fb      	strb	r3, [r7, #23]
      break;
 8002608:	e003      	b.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
 800260a:	bf00      	nop
 800260c:	58024400 	.word	0x58024400
      break;
 8002610:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002612:	7dfb      	ldrb	r3, [r7, #23]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d109      	bne.n	800262c <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8002618:	4bba      	ldr	r3, [pc, #744]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800261a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800261c:	f023 0203 	bic.w	r2, r3, #3
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002624:	49b7      	ldr	r1, [pc, #732]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002626:	4313      	orrs	r3, r2
 8002628:	64cb      	str	r3, [r1, #76]	; 0x4c
 800262a:	e001      	b.n	8002630 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800262c:	7dfb      	ldrb	r3, [r7, #23]
 800262e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002638:	2b00      	cmp	r3, #0
 800263a:	f000 8086 	beq.w	800274a <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800263e:	4bb2      	ldr	r3, [pc, #712]	; (8002908 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4ab1      	ldr	r2, [pc, #708]	; (8002908 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002648:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800264a:	f7fe f9cf 	bl	80009ec <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002650:	e009      	b.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002652:	f7fe f9cb 	bl	80009ec <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b64      	cmp	r3, #100	; 0x64
 800265e:	d902      	bls.n	8002666 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        ret = HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	75fb      	strb	r3, [r7, #23]
        break;
 8002664:	e005      	b.n	8002672 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002666:	4ba8      	ldr	r3, [pc, #672]	; (8002908 <HAL_RCCEx_PeriphCLKConfig+0x8c0>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800266e:	2b00      	cmp	r3, #0
 8002670:	d0ef      	beq.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x60a>
      }
    }

    if(ret == HAL_OK)
 8002672:	7dfb      	ldrb	r3, [r7, #23]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d166      	bne.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8002678:	4ba2      	ldr	r3, [pc, #648]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800267a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002682:	4053      	eors	r3, r2
 8002684:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002688:	2b00      	cmp	r3, #0
 800268a:	d013      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x66c>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800268c:	4b9d      	ldr	r3, [pc, #628]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800268e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002690:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002694:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002696:	4b9b      	ldr	r3, [pc, #620]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002698:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800269a:	4a9a      	ldr	r2, [pc, #616]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800269c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026a0:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80026a2:	4b98      	ldr	r3, [pc, #608]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80026a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026a6:	4a97      	ldr	r2, [pc, #604]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80026a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026ac:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80026ae:	4a95      	ldr	r2, [pc, #596]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80026ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80026be:	d115      	bne.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x6a4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026c0:	f7fe f994 	bl	80009ec <HAL_GetTick>
 80026c4:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026c6:	e00b      	b.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x698>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026c8:	f7fe f990 	bl	80009ec <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d902      	bls.n	80026e0 <HAL_RCCEx_PeriphCLKConfig+0x698>
          {
            ret = HAL_TIMEOUT;
 80026da:	2303      	movs	r3, #3
 80026dc:	75fb      	strb	r3, [r7, #23]
            break;
 80026de:	e005      	b.n	80026ec <HAL_RCCEx_PeriphCLKConfig+0x6a4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026e0:	4b88      	ldr	r3, [pc, #544]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80026e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80026e4:	f003 0302 	and.w	r3, r3, #2
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0ed      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x680>
          }
        }
      }

      if(ret == HAL_OK)
 80026ec:	7dfb      	ldrb	r3, [r7, #23]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d126      	bne.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80026f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002700:	d10d      	bne.n	800271e <HAL_RCCEx_PeriphCLKConfig+0x6d6>
 8002702:	4b80      	ldr	r3, [pc, #512]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002704:	691b      	ldr	r3, [r3, #16]
 8002706:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002710:	0919      	lsrs	r1, r3, #4
 8002712:	4b7e      	ldr	r3, [pc, #504]	; (800290c <HAL_RCCEx_PeriphCLKConfig+0x8c4>)
 8002714:	400b      	ands	r3, r1
 8002716:	497b      	ldr	r1, [pc, #492]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002718:	4313      	orrs	r3, r2
 800271a:	610b      	str	r3, [r1, #16]
 800271c:	e005      	b.n	800272a <HAL_RCCEx_PeriphCLKConfig+0x6e2>
 800271e:	4b79      	ldr	r3, [pc, #484]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	4a78      	ldr	r2, [pc, #480]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002724:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8002728:	6113      	str	r3, [r2, #16]
 800272a:	4b76      	ldr	r3, [pc, #472]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800272c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8002734:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002738:	4972      	ldr	r1, [pc, #456]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800273a:	4313      	orrs	r3, r2
 800273c:	670b      	str	r3, [r1, #112]	; 0x70
 800273e:	e004      	b.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002740:	7dfb      	ldrb	r3, [r7, #23]
 8002742:	75bb      	strb	r3, [r7, #22]
 8002744:	e001      	b.n	800274a <HAL_RCCEx_PeriphCLKConfig+0x702>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002746:	7dfb      	ldrb	r3, [r7, #23]
 8002748:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d07d      	beq.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x80a>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800275a:	2b28      	cmp	r3, #40	; 0x28
 800275c:	d866      	bhi.n	800282c <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 800275e:	a201      	add	r2, pc, #4	; (adr r2, 8002764 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8002760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002764:	08002833 	.word	0x08002833
 8002768:	0800282d 	.word	0x0800282d
 800276c:	0800282d 	.word	0x0800282d
 8002770:	0800282d 	.word	0x0800282d
 8002774:	0800282d 	.word	0x0800282d
 8002778:	0800282d 	.word	0x0800282d
 800277c:	0800282d 	.word	0x0800282d
 8002780:	0800282d 	.word	0x0800282d
 8002784:	08002809 	.word	0x08002809
 8002788:	0800282d 	.word	0x0800282d
 800278c:	0800282d 	.word	0x0800282d
 8002790:	0800282d 	.word	0x0800282d
 8002794:	0800282d 	.word	0x0800282d
 8002798:	0800282d 	.word	0x0800282d
 800279c:	0800282d 	.word	0x0800282d
 80027a0:	0800282d 	.word	0x0800282d
 80027a4:	0800281b 	.word	0x0800281b
 80027a8:	0800282d 	.word	0x0800282d
 80027ac:	0800282d 	.word	0x0800282d
 80027b0:	0800282d 	.word	0x0800282d
 80027b4:	0800282d 	.word	0x0800282d
 80027b8:	0800282d 	.word	0x0800282d
 80027bc:	0800282d 	.word	0x0800282d
 80027c0:	0800282d 	.word	0x0800282d
 80027c4:	08002833 	.word	0x08002833
 80027c8:	0800282d 	.word	0x0800282d
 80027cc:	0800282d 	.word	0x0800282d
 80027d0:	0800282d 	.word	0x0800282d
 80027d4:	0800282d 	.word	0x0800282d
 80027d8:	0800282d 	.word	0x0800282d
 80027dc:	0800282d 	.word	0x0800282d
 80027e0:	0800282d 	.word	0x0800282d
 80027e4:	08002833 	.word	0x08002833
 80027e8:	0800282d 	.word	0x0800282d
 80027ec:	0800282d 	.word	0x0800282d
 80027f0:	0800282d 	.word	0x0800282d
 80027f4:	0800282d 	.word	0x0800282d
 80027f8:	0800282d 	.word	0x0800282d
 80027fc:	0800282d 	.word	0x0800282d
 8002800:	0800282d 	.word	0x0800282d
 8002804:	08002833 	.word	0x08002833
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3304      	adds	r3, #4
 800280c:	2101      	movs	r1, #1
 800280e:	4618      	mov	r0, r3
 8002810:	f000 fb08 	bl	8002e24 <RCCEx_PLL2_Config>
 8002814:	4603      	mov	r3, r0
 8002816:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8002818:	e00c      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x7ec>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	3324      	adds	r3, #36	; 0x24
 800281e:	2101      	movs	r1, #1
 8002820:	4618      	mov	r0, r3
 8002822:	f000 fbb1 	bl	8002f88 <RCCEx_PLL3_Config>
 8002826:	4603      	mov	r3, r0
 8002828:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800282a:	e003      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	75fb      	strb	r3, [r7, #23]
      break;
 8002830:	e000      	b.n	8002834 <HAL_RCCEx_PeriphCLKConfig+0x7ec>
      break;
 8002832:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002834:	7dfb      	ldrb	r3, [r7, #23]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d109      	bne.n	800284e <HAL_RCCEx_PeriphCLKConfig+0x806>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800283a:	4b32      	ldr	r3, [pc, #200]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 800283c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800283e:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002846:	492f      	ldr	r1, [pc, #188]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 8002848:	4313      	orrs	r3, r2
 800284a:	654b      	str	r3, [r1, #84]	; 0x54
 800284c:	e001      	b.n	8002852 <HAL_RCCEx_PeriphCLKConfig+0x80a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800284e:	7dfb      	ldrb	r3, [r7, #23]
 8002850:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b00      	cmp	r3, #0
 800285c:	d037      	beq.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x886>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002862:	2b05      	cmp	r3, #5
 8002864:	d820      	bhi.n	80028a8 <HAL_RCCEx_PeriphCLKConfig+0x860>
 8002866:	a201      	add	r2, pc, #4	; (adr r2, 800286c <HAL_RCCEx_PeriphCLKConfig+0x824>)
 8002868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800286c:	080028af 	.word	0x080028af
 8002870:	08002885 	.word	0x08002885
 8002874:	08002897 	.word	0x08002897
 8002878:	080028af 	.word	0x080028af
 800287c:	080028af 	.word	0x080028af
 8002880:	080028af 	.word	0x080028af
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3304      	adds	r3, #4
 8002888:	2101      	movs	r1, #1
 800288a:	4618      	mov	r0, r3
 800288c:	f000 faca 	bl	8002e24 <RCCEx_PLL2_Config>
 8002890:	4603      	mov	r3, r0
 8002892:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8002894:	e00c      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x868>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	3324      	adds	r3, #36	; 0x24
 800289a:	2101      	movs	r1, #1
 800289c:	4618      	mov	r0, r3
 800289e:	f000 fb73 	bl	8002f88 <RCCEx_PLL3_Config>
 80028a2:	4603      	mov	r3, r0
 80028a4:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80028a6:	e003      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x868>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80028a8:	2301      	movs	r3, #1
 80028aa:	75fb      	strb	r3, [r7, #23]
      break;
 80028ac:	e000      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x868>
      break;
 80028ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80028b0:	7dfb      	ldrb	r3, [r7, #23]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d109      	bne.n	80028ca <HAL_RCCEx_PeriphCLKConfig+0x882>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80028b6:	4b13      	ldr	r3, [pc, #76]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80028b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028ba:	f023 0207 	bic.w	r2, r3, #7
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028c2:	4910      	ldr	r1, [pc, #64]	; (8002904 <HAL_RCCEx_PeriphCLKConfig+0x8bc>)
 80028c4:	4313      	orrs	r3, r2
 80028c6:	654b      	str	r3, [r1, #84]	; 0x54
 80028c8:	e001      	b.n	80028ce <HAL_RCCEx_PeriphCLKConfig+0x886>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80028ca:	7dfb      	ldrb	r3, [r7, #23]
 80028cc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0304 	and.w	r3, r3, #4
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d040      	beq.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x914>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80028e0:	2b05      	cmp	r3, #5
 80028e2:	d827      	bhi.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
 80028e4:	a201      	add	r2, pc, #4	; (adr r2, 80028ec <HAL_RCCEx_PeriphCLKConfig+0x8a4>)
 80028e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ea:	bf00      	nop
 80028ec:	0800293b 	.word	0x0800293b
 80028f0:	08002911 	.word	0x08002911
 80028f4:	08002923 	.word	0x08002923
 80028f8:	0800293b 	.word	0x0800293b
 80028fc:	0800293b 	.word	0x0800293b
 8002900:	0800293b 	.word	0x0800293b
 8002904:	58024400 	.word	0x58024400
 8002908:	58024800 	.word	0x58024800
 800290c:	00ffffcf 	.word	0x00ffffcf
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	3304      	adds	r3, #4
 8002914:	2101      	movs	r1, #1
 8002916:	4618      	mov	r0, r3
 8002918:	f000 fa84 	bl	8002e24 <RCCEx_PLL2_Config>
 800291c:	4603      	mov	r3, r0
 800291e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002920:	e00c      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x8f4>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3324      	adds	r3, #36	; 0x24
 8002926:	2101      	movs	r1, #1
 8002928:	4618      	mov	r0, r3
 800292a:	f000 fb2d 	bl	8002f88 <RCCEx_PLL3_Config>
 800292e:	4603      	mov	r3, r0
 8002930:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8002932:	e003      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	75fb      	strb	r3, [r7, #23]
      break;
 8002938:	e000      	b.n	800293c <HAL_RCCEx_PeriphCLKConfig+0x8f4>
      break;
 800293a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800293c:	7dfb      	ldrb	r3, [r7, #23]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10a      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x910>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002942:	4bb2      	ldr	r3, [pc, #712]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002946:	f023 0207 	bic.w	r2, r3, #7
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002950:	49ae      	ldr	r1, [pc, #696]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002952:	4313      	orrs	r3, r2
 8002954:	658b      	str	r3, [r1, #88]	; 0x58
 8002956:	e001      	b.n	800295c <HAL_RCCEx_PeriphCLKConfig+0x914>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002958:	7dfb      	ldrb	r3, [r7, #23]
 800295a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f003 0320 	and.w	r3, r3, #32
 8002964:	2b00      	cmp	r3, #0
 8002966:	d044      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800296e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002972:	d01b      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x964>
 8002974:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002978:	d805      	bhi.n	8002986 <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800297a:	2b00      	cmp	r3, #0
 800297c:	d022      	beq.n	80029c4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
 800297e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002982:	d00a      	beq.n	800299a <HAL_RCCEx_PeriphCLKConfig+0x952>
 8002984:	e01b      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x976>
 8002986:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800298a:	d01d      	beq.n	80029c8 <HAL_RCCEx_PeriphCLKConfig+0x980>
 800298c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002990:	d01c      	beq.n	80029cc <HAL_RCCEx_PeriphCLKConfig+0x984>
 8002992:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8002996:	d01b      	beq.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x988>
 8002998:	e011      	b.n	80029be <HAL_RCCEx_PeriphCLKConfig+0x976>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	3304      	adds	r3, #4
 800299e:	2100      	movs	r1, #0
 80029a0:	4618      	mov	r0, r3
 80029a2:	f000 fa3f 	bl	8002e24 <RCCEx_PLL2_Config>
 80029a6:	4603      	mov	r3, r0
 80029a8:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80029aa:	e012      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3324      	adds	r3, #36	; 0x24
 80029b0:	2102      	movs	r1, #2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f000 fae8 	bl	8002f88 <RCCEx_PLL3_Config>
 80029b8:	4603      	mov	r3, r0
 80029ba:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80029bc:	e009      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	75fb      	strb	r3, [r7, #23]
      break;
 80029c2:	e006      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80029c4:	bf00      	nop
 80029c6:	e004      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80029c8:	bf00      	nop
 80029ca:	e002      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80029cc:	bf00      	nop
 80029ce:	e000      	b.n	80029d2 <HAL_RCCEx_PeriphCLKConfig+0x98a>
      break;
 80029d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80029d2:	7dfb      	ldrb	r3, [r7, #23]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10a      	bne.n	80029ee <HAL_RCCEx_PeriphCLKConfig+0x9a6>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029d8:	4b8c      	ldr	r3, [pc, #560]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80029da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029dc:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80029e6:	4989      	ldr	r1, [pc, #548]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 80029e8:	4313      	orrs	r3, r2
 80029ea:	654b      	str	r3, [r1, #84]	; 0x54
 80029ec:	e001      	b.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x9aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80029ee:	7dfb      	ldrb	r3, [r7, #23]
 80029f0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d044      	beq.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0xa40>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a08:	d01b      	beq.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x9fa>
 8002a0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002a0e:	d805      	bhi.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x9d4>
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d022      	beq.n	8002a5a <HAL_RCCEx_PeriphCLKConfig+0xa12>
 8002a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a18:	d00a      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x9e8>
 8002a1a:	e01b      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
 8002a1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a20:	d01d      	beq.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0xa16>
 8002a22:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002a26:	d01c      	beq.n	8002a62 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 8002a28:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8002a2c:	d01b      	beq.n	8002a66 <HAL_RCCEx_PeriphCLKConfig+0xa1e>
 8002a2e:	e011      	b.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0xa0c>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	3304      	adds	r3, #4
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f000 f9f4 	bl	8002e24 <RCCEx_PLL2_Config>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002a40:	e012      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xa20>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3324      	adds	r3, #36	; 0x24
 8002a46:	2102      	movs	r1, #2
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f000 fa9d 	bl	8002f88 <RCCEx_PLL3_Config>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8002a52:	e009      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	75fb      	strb	r3, [r7, #23]
      break;
 8002a58:	e006      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002a5a:	bf00      	nop
 8002a5c:	e004      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002a5e:	bf00      	nop
 8002a60:	e002      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002a62:	bf00      	nop
 8002a64:	e000      	b.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xa20>
      break;
 8002a66:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002a68:	7dfb      	ldrb	r3, [r7, #23]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10a      	bne.n	8002a84 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a6e:	4b67      	ldr	r3, [pc, #412]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a72:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a7c:	4963      	ldr	r1, [pc, #396]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	658b      	str	r3, [r1, #88]	; 0x58
 8002a82:	e001      	b.n	8002a88 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a84:	7dfb      	ldrb	r3, [r7, #23]
 8002a86:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d044      	beq.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0xad6>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002a9a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002a9e:	d01b      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0xa90>
 8002aa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002aa4:	d805      	bhi.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0xa6a>
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d022      	beq.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0xaa8>
 8002aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002aae:	d00a      	beq.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8002ab0:	e01b      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0xaa2>
 8002ab2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ab6:	d01d      	beq.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 8002ab8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8002abc:	d01c      	beq.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0xab0>
 8002abe:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8002ac2:	d01b      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8002ac4:	e011      	b.n	8002aea <HAL_RCCEx_PeriphCLKConfig+0xaa2>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	3304      	adds	r3, #4
 8002aca:	2100      	movs	r1, #0
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 f9a9 	bl	8002e24 <RCCEx_PLL2_Config>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002ad6:	e012      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xab6>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	3324      	adds	r3, #36	; 0x24
 8002adc:	2102      	movs	r1, #2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f000 fa52 	bl	8002f88 <RCCEx_PLL3_Config>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8002ae8:	e009      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	75fb      	strb	r3, [r7, #23]
      break;
 8002aee:	e006      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002af0:	bf00      	nop
 8002af2:	e004      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002af4:	bf00      	nop
 8002af6:	e002      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002af8:	bf00      	nop
 8002afa:	e000      	b.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0xab6>
      break;
 8002afc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002afe:	7dfb      	ldrb	r3, [r7, #23]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d10a      	bne.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0xad2>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8002b04:	4b41      	ldr	r3, [pc, #260]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b08:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002b12:	493e      	ldr	r1, [pc, #248]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b14:	4313      	orrs	r3, r2
 8002b16:	658b      	str	r3, [r1, #88]	; 0x58
 8002b18:	e001      	b.n	8002b1e <HAL_RCCEx_PeriphCLKConfig+0xad6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b1a:	7dfb      	ldrb	r3, [r7, #23]
 8002b1c:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01a      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0xb18>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b34:	d10a      	bne.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xb04>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	3324      	adds	r3, #36	; 0x24
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fa23 	bl	8002f88 <RCCEx_PLL3_Config>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <HAL_RCCEx_PeriphCLKConfig+0xb04>
        {
          status = HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8002b4c:	4b2f      	ldr	r3, [pc, #188]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b5a:	492c      	ldr	r1, [pc, #176]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0310 	and.w	r3, r3, #16
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d01a      	beq.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b76:	d10a      	bne.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0xb46>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3324      	adds	r3, #36	; 0x24
 8002b7c:	2102      	movs	r1, #2
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f000 fa02 	bl	8002f88 <RCCEx_PLL3_Config>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <HAL_RCCEx_PeriphCLKConfig+0xb46>
      {
        status = HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b8e:	4b1f      	ldr	r3, [pc, #124]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b92:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b9c:	491b      	ldr	r1, [pc, #108]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d032      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002bb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bb8:	d00d      	beq.n	8002bd6 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
 8002bba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002bbe:	d016      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0xba6>
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d111      	bne.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0xba0>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	3304      	adds	r3, #4
 8002bc8:	2100      	movs	r1, #0
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 f92a 	bl	8002e24 <RCCEx_PLL2_Config>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002bd4:	e00c      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xba8>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	3324      	adds	r3, #36	; 0x24
 8002bda:	2102      	movs	r1, #2
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f000 f9d3 	bl	8002f88 <RCCEx_PLL3_Config>
 8002be2:	4603      	mov	r3, r0
 8002be4:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8002be6:	e003      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002be8:	2301      	movs	r3, #1
 8002bea:	75fb      	strb	r3, [r7, #23]
      break;
 8002bec:	e000      	b.n	8002bf0 <HAL_RCCEx_PeriphCLKConfig+0xba8>
      break;
 8002bee:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002bf0:	7dfb      	ldrb	r3, [r7, #23]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d10c      	bne.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0xbc8>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002bf6:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8002c04:	4901      	ldr	r1, [pc, #4]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8002c06:	4313      	orrs	r3, r2
 8002c08:	658b      	str	r3, [r1, #88]	; 0x58
 8002c0a:	e003      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
 8002c0c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c10:	7dfb      	ldrb	r3, [r7, #23]
 8002c12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d02f      	beq.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0xc38>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c26:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002c2a:	d00c      	beq.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8002c2c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8002c30:	d015      	beq.n	8002c5e <HAL_RCCEx_PeriphCLKConfig+0xc16>
 8002c32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002c36:	d10f      	bne.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0xc10>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c38:	4b79      	ldr	r3, [pc, #484]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3c:	4a78      	ldr	r2, [pc, #480]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c42:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8002c44:	e00c      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xc18>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3324      	adds	r3, #36	; 0x24
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 f99b 	bl	8002f88 <RCCEx_PLL3_Config>
 8002c52:	4603      	mov	r3, r0
 8002c54:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8002c56:	e003      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	75fb      	strb	r3, [r7, #23]
      break;
 8002c5c:	e000      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      break;
 8002c5e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002c60:	7dfb      	ldrb	r3, [r7, #23]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d10a      	bne.n	8002c7c <HAL_RCCEx_PeriphCLKConfig+0xc34>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c66:	4b6e      	ldr	r3, [pc, #440]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c74:	496a      	ldr	r1, [pc, #424]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	654b      	str	r3, [r1, #84]	; 0x54
 8002c7a:	e001      	b.n	8002c80 <HAL_RCCEx_PeriphCLKConfig+0xc38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c7c:	7dfb      	ldrb	r3, [r7, #23]
 8002c7e:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d029      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8002c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c98:	d007      	beq.n	8002caa <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8002c9a:	e00f      	b.n	8002cbc <HAL_RCCEx_PeriphCLKConfig+0xc74>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002c9c:	4b60      	ldr	r3, [pc, #384]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca0:	4a5f      	ldr	r2, [pc, #380]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002ca2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ca6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002ca8:	e00b      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	3304      	adds	r3, #4
 8002cae:	2102      	movs	r1, #2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f000 f8b7 	bl	8002e24 <RCCEx_PLL2_Config>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8002cba:	e002      	b.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

    default:
      ret = HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	75fb      	strb	r3, [r7, #23]
      break;
 8002cc0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002cc2:	7dfb      	ldrb	r3, [r7, #23]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d109      	bne.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0xc94>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8002cc8:	4b55      	ldr	r3, [pc, #340]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ccc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd4:	4952      	ldr	r1, [pc, #328]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	64cb      	str	r3, [r1, #76]	; 0x4c
 8002cda:	e001      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002cdc:	7dfb      	ldrb	r3, [r7, #23]
 8002cde:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00a      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	3324      	adds	r3, #36	; 0x24
 8002cf0:	2102      	movs	r1, #2
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	f000 f948 	bl	8002f88 <RCCEx_PLL3_Config>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      status=HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d02f      	beq.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0xd26>
  {

    switch(PeriphClkInit->RngClockSelection)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d16:	d00c      	beq.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8002d18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d1c:	d802      	bhi.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d011      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0xcfe>
 8002d22:	e00d      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
 8002d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d28:	d00f      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0xd02>
 8002d2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002d2e:	d00e      	beq.n	8002d4e <HAL_RCCEx_PeriphCLKConfig+0xd06>
 8002d30:	e006      	b.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d32:	4b3b      	ldr	r3, [pc, #236]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d36:	4a3a      	ldr	r2, [pc, #232]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d3c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8002d3e:	e007      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	75fb      	strb	r3, [r7, #23]
      break;
 8002d44:	e004      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8002d46:	bf00      	nop
 8002d48:	e002      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8002d4a:	bf00      	nop
 8002d4c:	e000      	b.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0xd08>
      break;
 8002d4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002d50:	7dfb      	ldrb	r3, [r7, #23]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d109      	bne.n	8002d6a <HAL_RCCEx_PeriphCLKConfig+0xd22>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d56:	4b32      	ldr	r3, [pc, #200]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002d62:	492f      	ldr	r1, [pc, #188]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d64:	4313      	orrs	r3, r2
 8002d66:	654b      	str	r3, [r1, #84]	; 0x54
 8002d68:	e001      	b.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0xd26>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d6a:	7dfb      	ldrb	r3, [r7, #23]
 8002d6c:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d008      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002d7a:	4b29      	ldr	r3, [pc, #164]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d7e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d86:	4926      	ldr	r1, [pc, #152]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d009      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002d98:	4b21      	ldr	r3, [pc, #132]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002d9a:	691b      	ldr	r3, [r3, #16]
 8002d9c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8002da6:	491e      	ldr	r1, [pc, #120]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d008      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0xd82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002db8:	4b19      	ldr	r3, [pc, #100]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002dba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002dbc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002dc4:	4916      	ldr	r1, [pc, #88]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00d      	beq.n	8002df2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002dd6:	4b12      	ldr	r3, [pc, #72]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	4a11      	ldr	r2, [pc, #68]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002ddc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002de0:	6113      	str	r3, [r2, #16]
 8002de2:	4b0f      	ldr	r3, [pc, #60]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002de4:	691a      	ldr	r2, [r3, #16]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8002dec:	490c      	ldr	r1, [pc, #48]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	da08      	bge.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0xdc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8002dfa:	4b09      	ldr	r3, [pc, #36]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dfe:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e06:	4906      	ldr	r1, [pc, #24]	; (8002e20 <HAL_RCCEx_PeriphCLKConfig+0xdd8>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  if (status == HAL_OK)
 8002e0c:	7dbb      	ldrb	r3, [r7, #22]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d101      	bne.n	8002e16 <HAL_RCCEx_PeriphCLKConfig+0xdce>
  {
    return HAL_OK;
 8002e12:	2300      	movs	r3, #0
 8002e14:	e000      	b.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  }
  return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	3718      	adds	r7, #24
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	58024400 	.word	0x58024400

08002e24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002e32:	4b53      	ldr	r3, [pc, #332]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	f003 0303 	and.w	r3, r3, #3
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d101      	bne.n	8002e42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8002e3e:	2301      	movs	r3, #1
 8002e40:	e099      	b.n	8002f76 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8002e42:	4b4f      	ldr	r3, [pc, #316]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a4e      	ldr	r2, [pc, #312]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002e48:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002e4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e4e:	f7fd fdcd 	bl	80009ec <HAL_GetTick>
 8002e52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002e54:	e008      	b.n	8002e68 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002e56:	f7fd fdc9 	bl	80009ec <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d901      	bls.n	8002e68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8002e64:	2303      	movs	r3, #3
 8002e66:	e086      	b.n	8002f76 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8002e68:	4b45      	ldr	r3, [pc, #276]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d1f0      	bne.n	8002e56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8002e74:	4b42      	ldr	r3, [pc, #264]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002e76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e78:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	031b      	lsls	r3, r3, #12
 8002e82:	493f      	ldr	r1, [pc, #252]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002e84:	4313      	orrs	r3, r2
 8002e86:	628b      	str	r3, [r1, #40]	; 0x28
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	3b01      	subs	r3, #1
 8002e8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	3b01      	subs	r3, #1
 8002e98:	025b      	lsls	r3, r3, #9
 8002e9a:	b29b      	uxth	r3, r3
 8002e9c:	431a      	orrs	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	041b      	lsls	r3, r3, #16
 8002ea6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002eaa:	431a      	orrs	r2, r3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	061b      	lsls	r3, r3, #24
 8002eb4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002eb8:	4931      	ldr	r1, [pc, #196]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8002ebe:	4b30      	ldr	r3, [pc, #192]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ec2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	695b      	ldr	r3, [r3, #20]
 8002eca:	492d      	ldr	r1, [pc, #180]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8002ed0:	4b2b      	ldr	r3, [pc, #172]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ed4:	f023 0220 	bic.w	r2, r3, #32
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	4928      	ldr	r1, [pc, #160]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8002ee2:	4b27      	ldr	r3, [pc, #156]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	4a26      	ldr	r2, [pc, #152]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ee8:	f023 0310 	bic.w	r3, r3, #16
 8002eec:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8002eee:	4b24      	ldr	r3, [pc, #144]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002ef0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ef2:	4b24      	ldr	r3, [pc, #144]	; (8002f84 <RCCEx_PLL2_Config+0x160>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	69d2      	ldr	r2, [r2, #28]
 8002efa:	00d2      	lsls	r2, r2, #3
 8002efc:	4920      	ldr	r1, [pc, #128]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002efe:	4313      	orrs	r3, r2
 8002f00:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8002f02:	4b1f      	ldr	r3, [pc, #124]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f06:	4a1e      	ldr	r2, [pc, #120]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f08:	f043 0310 	orr.w	r3, r3, #16
 8002f0c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d106      	bne.n	8002f22 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8002f14:	4b1a      	ldr	r3, [pc, #104]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f18:	4a19      	ldr	r2, [pc, #100]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f1a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002f1e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002f20:	e00f      	b.n	8002f42 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d106      	bne.n	8002f36 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8002f28:	4b15      	ldr	r3, [pc, #84]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	4a14      	ldr	r2, [pc, #80]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f32:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002f34:	e005      	b.n	8002f42 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8002f36:	4b12      	ldr	r3, [pc, #72]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f3a:	4a11      	ldr	r2, [pc, #68]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f3c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f40:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8002f42:	4b0f      	ldr	r3, [pc, #60]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a0e      	ldr	r2, [pc, #56]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f48:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002f4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f4e:	f7fd fd4d 	bl	80009ec <HAL_GetTick>
 8002f52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002f54:	e008      	b.n	8002f68 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8002f56:	f7fd fd49 	bl	80009ec <HAL_GetTick>
 8002f5a:	4602      	mov	r2, r0
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	1ad3      	subs	r3, r2, r3
 8002f60:	2b02      	cmp	r3, #2
 8002f62:	d901      	bls.n	8002f68 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e006      	b.n	8002f76 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8002f68:	4b05      	ldr	r3, [pc, #20]	; (8002f80 <RCCEx_PLL2_Config+0x15c>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d0f0      	beq.n	8002f56 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	58024400 	.word	0x58024400
 8002f84:	ffff0007 	.word	0xffff0007

08002f88 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002f92:	2300      	movs	r3, #0
 8002f94:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8002f96:	4b53      	ldr	r3, [pc, #332]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8002f98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f9a:	f003 0303 	and.w	r3, r3, #3
 8002f9e:	2b03      	cmp	r3, #3
 8002fa0:	d101      	bne.n	8002fa6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e099      	b.n	80030da <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8002fa6:	4b4f      	ldr	r3, [pc, #316]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a4e      	ldr	r2, [pc, #312]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8002fac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002fb2:	f7fd fd1b 	bl	80009ec <HAL_GetTick>
 8002fb6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002fb8:	e008      	b.n	8002fcc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8002fba:	f7fd fd17 	bl	80009ec <HAL_GetTick>
 8002fbe:	4602      	mov	r2, r0
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	1ad3      	subs	r3, r2, r3
 8002fc4:	2b02      	cmp	r3, #2
 8002fc6:	d901      	bls.n	8002fcc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e086      	b.n	80030da <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8002fcc:	4b45      	ldr	r3, [pc, #276]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d1f0      	bne.n	8002fba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8002fd8:	4b42      	ldr	r3, [pc, #264]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8002fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fdc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	051b      	lsls	r3, r3, #20
 8002fe6:	493f      	ldr	r1, [pc, #252]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	628b      	str	r3, [r1, #40]	; 0x28
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	3b01      	subs	r3, #1
 8002ff2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	025b      	lsls	r3, r3, #9
 8002ffe:	b29b      	uxth	r3, r3
 8003000:	431a      	orrs	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	3b01      	subs	r3, #1
 8003008:	041b      	lsls	r3, r3, #16
 800300a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800300e:	431a      	orrs	r2, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	3b01      	subs	r3, #1
 8003016:	061b      	lsls	r3, r3, #24
 8003018:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800301c:	4931      	ldr	r1, [pc, #196]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800301e:	4313      	orrs	r3, r2
 8003020:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003022:	4b30      	ldr	r3, [pc, #192]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003026:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	492d      	ldr	r1, [pc, #180]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003030:	4313      	orrs	r3, r2
 8003032:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003034:	4b2b      	ldr	r3, [pc, #172]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003038:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	4928      	ldr	r1, [pc, #160]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003042:	4313      	orrs	r3, r2
 8003044:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003046:	4b27      	ldr	r3, [pc, #156]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304a:	4a26      	ldr	r2, [pc, #152]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800304c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003050:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003052:	4b24      	ldr	r3, [pc, #144]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003054:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003056:	4b24      	ldr	r3, [pc, #144]	; (80030e8 <RCCEx_PLL3_Config+0x160>)
 8003058:	4013      	ands	r3, r2
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	69d2      	ldr	r2, [r2, #28]
 800305e:	00d2      	lsls	r2, r2, #3
 8003060:	4920      	ldr	r1, [pc, #128]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003062:	4313      	orrs	r3, r2
 8003064:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003066:	4b1f      	ldr	r3, [pc, #124]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800306a:	4a1e      	ldr	r2, [pc, #120]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800306c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003070:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	2b00      	cmp	r3, #0
 8003076:	d106      	bne.n	8003086 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003078:	4b1a      	ldr	r3, [pc, #104]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	4a19      	ldr	r2, [pc, #100]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800307e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003082:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003084:	e00f      	b.n	80030a6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d106      	bne.n	800309a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800308c:	4b15      	ldr	r3, [pc, #84]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800308e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003090:	4a14      	ldr	r2, [pc, #80]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 8003092:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003096:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003098:	e005      	b.n	80030a6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800309a:	4b12      	ldr	r3, [pc, #72]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 800309c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309e:	4a11      	ldr	r2, [pc, #68]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 80030a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030a4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80030a6:	4b0f      	ldr	r3, [pc, #60]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a0e      	ldr	r2, [pc, #56]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 80030ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b2:	f7fd fc9b 	bl	80009ec <HAL_GetTick>
 80030b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80030b8:	e008      	b.n	80030cc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80030ba:	f7fd fc97 	bl	80009ec <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d901      	bls.n	80030cc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80030c8:	2303      	movs	r3, #3
 80030ca:	e006      	b.n	80030da <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80030cc:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <RCCEx_PLL3_Config+0x15c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d0f0      	beq.n	80030ba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80030d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	58024400 	.word	0x58024400
 80030e8:	ffff0007 	.word	0xffff0007

080030ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e049      	b.n	8003192 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d106      	bne.n	8003118 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2200      	movs	r2, #0
 800310e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003112:	6878      	ldr	r0, [r7, #4]
 8003114:	f000 f841 	bl	800319a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2202      	movs	r2, #2
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	3304      	adds	r3, #4
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f000 f9be 	bl	80034ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2201      	movs	r2, #1
 8003134:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2201      	movs	r2, #1
 800313c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2201      	movs	r2, #1
 800314c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2201      	movs	r2, #1
 8003154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2201      	movs	r2, #1
 800316c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800319a:	b480      	push	{r7}
 800319c:	b083      	sub	sp, #12
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr
	...

080031b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031b0:	b480      	push	{r7}
 80031b2:	b085      	sub	sp, #20
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d001      	beq.n	80031c8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e021      	b.n	800320c <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f042 0201 	orr.w	r2, r2, #1
 80031de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	4b0c      	ldr	r3, [pc, #48]	; (8003218 <HAL_TIM_Base_Start_IT+0x68>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	2b06      	cmp	r3, #6
 80031f0:	d00b      	beq.n	800320a <HAL_TIM_Base_Start_IT+0x5a>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031f8:	d007      	beq.n	800320a <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f042 0201 	orr.w	r2, r2, #1
 8003208:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800320a:	2300      	movs	r3, #0
}
 800320c:	4618      	mov	r0, r3
 800320e:	3714      	adds	r7, #20
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	00010007 	.word	0x00010007

0800321c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	691b      	ldr	r3, [r3, #16]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b02      	cmp	r3, #2
 8003230:	d122      	bne.n	8003278 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	f003 0302 	and.w	r3, r3, #2
 800323c:	2b02      	cmp	r3, #2
 800323e:	d11b      	bne.n	8003278 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f06f 0202 	mvn.w	r2, #2
 8003248:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2201      	movs	r2, #1
 800324e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	699b      	ldr	r3, [r3, #24]
 8003256:	f003 0303 	and.w	r3, r3, #3
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 f905 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 8003264:	e005      	b.n	8003272 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f8f7 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	f000 f908 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	691b      	ldr	r3, [r3, #16]
 800327e:	f003 0304 	and.w	r3, r3, #4
 8003282:	2b04      	cmp	r3, #4
 8003284:	d122      	bne.n	80032cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	f003 0304 	and.w	r3, r3, #4
 8003290:	2b04      	cmp	r3, #4
 8003292:	d11b      	bne.n	80032cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f06f 0204 	mvn.w	r2, #4
 800329c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2202      	movs	r2, #2
 80032a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	699b      	ldr	r3, [r3, #24]
 80032aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f8db 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 80032b8:	e005      	b.n	80032c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f8cd 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 f8de 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	f003 0308 	and.w	r3, r3, #8
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d122      	bne.n	8003320 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	68db      	ldr	r3, [r3, #12]
 80032e0:	f003 0308 	and.w	r3, r3, #8
 80032e4:	2b08      	cmp	r3, #8
 80032e6:	d11b      	bne.n	8003320 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0208 	mvn.w	r2, #8
 80032f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2204      	movs	r2, #4
 80032f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	69db      	ldr	r3, [r3, #28]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d003      	beq.n	800330e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 f8b1 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 800330c:	e005      	b.n	800331a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	f000 f8a3 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 f8b4 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	f003 0310 	and.w	r3, r3, #16
 800332a:	2b10      	cmp	r3, #16
 800332c:	d122      	bne.n	8003374 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b10      	cmp	r3, #16
 800333a:	d11b      	bne.n	8003374 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0210 	mvn.w	r2, #16
 8003344:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2208      	movs	r2, #8
 800334a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	69db      	ldr	r3, [r3, #28]
 8003352:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f887 	bl	800346e <HAL_TIM_IC_CaptureCallback>
 8003360:	e005      	b.n	800336e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 f879 	bl	800345a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f88a 	bl	8003482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b01      	cmp	r3, #1
 8003380:	d10e      	bne.n	80033a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	68db      	ldr	r3, [r3, #12]
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b01      	cmp	r3, #1
 800338e:	d107      	bne.n	80033a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f06f 0201 	mvn.w	r2, #1
 8003398:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7fd f9d4 	bl	8000748 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033aa:	2b80      	cmp	r3, #128	; 0x80
 80033ac:	d10e      	bne.n	80033cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68db      	ldr	r3, [r3, #12]
 80033b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b8:	2b80      	cmp	r3, #128	; 0x80
 80033ba:	d107      	bne.n	80033cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f914 	bl	80035f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	691b      	ldr	r3, [r3, #16]
 80033d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033da:	d10e      	bne.n	80033fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e6:	2b80      	cmp	r3, #128	; 0x80
 80033e8:	d107      	bne.n	80033fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033f4:	6878      	ldr	r0, [r7, #4]
 80033f6:	f000 f907 	bl	8003608 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691b      	ldr	r3, [r3, #16]
 8003400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003404:	2b40      	cmp	r3, #64	; 0x40
 8003406:	d10e      	bne.n	8003426 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	68db      	ldr	r3, [r3, #12]
 800340e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003412:	2b40      	cmp	r3, #64	; 0x40
 8003414:	d107      	bne.n	8003426 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800341e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	f000 f838 	bl	8003496 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	691b      	ldr	r3, [r3, #16]
 800342c:	f003 0320 	and.w	r3, r3, #32
 8003430:	2b20      	cmp	r3, #32
 8003432:	d10e      	bne.n	8003452 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	f003 0320 	and.w	r3, r3, #32
 800343e:	2b20      	cmp	r3, #32
 8003440:	d107      	bne.n	8003452 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f06f 0220 	mvn.w	r2, #32
 800344a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f8c7 	bl	80035e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003452:	bf00      	nop
 8003454:	3708      	adds	r7, #8
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}

0800345a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800345a:	b480      	push	{r7}
 800345c:	b083      	sub	sp, #12
 800345e:	af00      	add	r7, sp, #0
 8003460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr

0800346e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800346e:	b480      	push	{r7}
 8003470:	b083      	sub	sp, #12
 8003472:	af00      	add	r7, sp, #0
 8003474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003476:	bf00      	nop
 8003478:	370c      	adds	r7, #12
 800347a:	46bd      	mov	sp, r7
 800347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003480:	4770      	bx	lr

08003482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr

08003496 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
	...

080034ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a40      	ldr	r2, [pc, #256]	; (80035c0 <TIM_Base_SetConfig+0x114>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d013      	beq.n	80034ec <TIM_Base_SetConfig+0x40>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034ca:	d00f      	beq.n	80034ec <TIM_Base_SetConfig+0x40>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a3d      	ldr	r2, [pc, #244]	; (80035c4 <TIM_Base_SetConfig+0x118>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d00b      	beq.n	80034ec <TIM_Base_SetConfig+0x40>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4a3c      	ldr	r2, [pc, #240]	; (80035c8 <TIM_Base_SetConfig+0x11c>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d007      	beq.n	80034ec <TIM_Base_SetConfig+0x40>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a3b      	ldr	r2, [pc, #236]	; (80035cc <TIM_Base_SetConfig+0x120>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d003      	beq.n	80034ec <TIM_Base_SetConfig+0x40>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a3a      	ldr	r2, [pc, #232]	; (80035d0 <TIM_Base_SetConfig+0x124>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d108      	bne.n	80034fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	68fa      	ldr	r2, [r7, #12]
 80034fa:	4313      	orrs	r3, r2
 80034fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4a2f      	ldr	r2, [pc, #188]	; (80035c0 <TIM_Base_SetConfig+0x114>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d01f      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800350c:	d01b      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	4a2c      	ldr	r2, [pc, #176]	; (80035c4 <TIM_Base_SetConfig+0x118>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d017      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a2b      	ldr	r2, [pc, #172]	; (80035c8 <TIM_Base_SetConfig+0x11c>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d013      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	4a2a      	ldr	r2, [pc, #168]	; (80035cc <TIM_Base_SetConfig+0x120>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d00f      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a29      	ldr	r2, [pc, #164]	; (80035d0 <TIM_Base_SetConfig+0x124>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d00b      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a28      	ldr	r2, [pc, #160]	; (80035d4 <TIM_Base_SetConfig+0x128>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d007      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a27      	ldr	r2, [pc, #156]	; (80035d8 <TIM_Base_SetConfig+0x12c>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d003      	beq.n	8003546 <TIM_Base_SetConfig+0x9a>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a26      	ldr	r2, [pc, #152]	; (80035dc <TIM_Base_SetConfig+0x130>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d108      	bne.n	8003558 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800354c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	68db      	ldr	r3, [r3, #12]
 8003552:	68fa      	ldr	r2, [r7, #12]
 8003554:	4313      	orrs	r3, r2
 8003556:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	4313      	orrs	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	68fa      	ldr	r2, [r7, #12]
 800356a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	4a10      	ldr	r2, [pc, #64]	; (80035c0 <TIM_Base_SetConfig+0x114>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d00f      	beq.n	80035a4 <TIM_Base_SetConfig+0xf8>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	4a12      	ldr	r2, [pc, #72]	; (80035d0 <TIM_Base_SetConfig+0x124>)
 8003588:	4293      	cmp	r3, r2
 800358a:	d00b      	beq.n	80035a4 <TIM_Base_SetConfig+0xf8>
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	4a11      	ldr	r2, [pc, #68]	; (80035d4 <TIM_Base_SetConfig+0x128>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d007      	beq.n	80035a4 <TIM_Base_SetConfig+0xf8>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a10      	ldr	r2, [pc, #64]	; (80035d8 <TIM_Base_SetConfig+0x12c>)
 8003598:	4293      	cmp	r3, r2
 800359a:	d003      	beq.n	80035a4 <TIM_Base_SetConfig+0xf8>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a0f      	ldr	r2, [pc, #60]	; (80035dc <TIM_Base_SetConfig+0x130>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d103      	bne.n	80035ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	691a      	ldr	r2, [r3, #16]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	615a      	str	r2, [r3, #20]
}
 80035b2:	bf00      	nop
 80035b4:	3714      	adds	r7, #20
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	40010000 	.word	0x40010000
 80035c4:	40000400 	.word	0x40000400
 80035c8:	40000800 	.word	0x40000800
 80035cc:	40000c00 	.word	0x40000c00
 80035d0:	40010400 	.word	0x40010400
 80035d4:	40014000 	.word	0x40014000
 80035d8:	40014400 	.word	0x40014400
 80035dc:	40014800 	.word	0x40014800

080035e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b083      	sub	sp, #12
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80035e8:	bf00      	nop
 80035ea:	370c      	adds	r7, #12
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr

080035f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035fc:	bf00      	nop
 80035fe:	370c      	adds	r7, #12
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr

08003608 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003608:	b480      	push	{r7}
 800360a:	b083      	sub	sp, #12
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361a:	4770      	bx	lr

0800361c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800361c:	b480      	push	{r7}
 800361e:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8003620:	bf00      	nop
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
	...

0800362c <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003632:	f3ef 8305 	mrs	r3, IPSR
 8003636:	60bb      	str	r3, [r7, #8]
  return(result);
 8003638:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800363a:	2b00      	cmp	r3, #0
 800363c:	d10f      	bne.n	800365e <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800363e:	f3ef 8310 	mrs	r3, PRIMASK
 8003642:	607b      	str	r3, [r7, #4]
  return(result);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d105      	bne.n	8003656 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800364a:	f3ef 8311 	mrs	r3, BASEPRI
 800364e:	603b      	str	r3, [r7, #0]
  return(result);
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d007      	beq.n	8003666 <osKernelInitialize+0x3a>
 8003656:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <osKernelInitialize+0x64>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2b02      	cmp	r3, #2
 800365c:	d103      	bne.n	8003666 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800365e:	f06f 0305 	mvn.w	r3, #5
 8003662:	60fb      	str	r3, [r7, #12]
 8003664:	e00c      	b.n	8003680 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003666:	4b0a      	ldr	r3, [pc, #40]	; (8003690 <osKernelInitialize+0x64>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d105      	bne.n	800367a <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800366e:	4b08      	ldr	r3, [pc, #32]	; (8003690 <osKernelInitialize+0x64>)
 8003670:	2201      	movs	r2, #1
 8003672:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	e002      	b.n	8003680 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800367a:	f04f 33ff 	mov.w	r3, #4294967295
 800367e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8003680:	68fb      	ldr	r3, [r7, #12]
}
 8003682:	4618      	mov	r0, r3
 8003684:	3714      	adds	r7, #20
 8003686:	46bd      	mov	sp, r7
 8003688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368c:	4770      	bx	lr
 800368e:	bf00      	nop
 8003690:	20000030 	.word	0x20000030

08003694 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800369a:	f3ef 8305 	mrs	r3, IPSR
 800369e:	60bb      	str	r3, [r7, #8]
  return(result);
 80036a0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10f      	bne.n	80036c6 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036a6:	f3ef 8310 	mrs	r3, PRIMASK
 80036aa:	607b      	str	r3, [r7, #4]
  return(result);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d105      	bne.n	80036be <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80036b2:	f3ef 8311 	mrs	r3, BASEPRI
 80036b6:	603b      	str	r3, [r7, #0]
  return(result);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d007      	beq.n	80036ce <osKernelStart+0x3a>
 80036be:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <osKernelStart+0x68>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d103      	bne.n	80036ce <osKernelStart+0x3a>
    stat = osErrorISR;
 80036c6:	f06f 0305 	mvn.w	r3, #5
 80036ca:	60fb      	str	r3, [r7, #12]
 80036cc:	e010      	b.n	80036f0 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80036ce:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <osKernelStart+0x68>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d109      	bne.n	80036ea <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80036d6:	f7ff ffa1 	bl	800361c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80036da:	4b08      	ldr	r3, [pc, #32]	; (80036fc <osKernelStart+0x68>)
 80036dc:	2202      	movs	r2, #2
 80036de:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80036e0:	f001 fc84 	bl	8004fec <vTaskStartScheduler>
      stat = osOK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	e002      	b.n	80036f0 <osKernelStart+0x5c>
    } else {
      stat = osError;
 80036ea:	f04f 33ff 	mov.w	r3, #4294967295
 80036ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80036f0:	68fb      	ldr	r3, [r7, #12]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000030 	.word	0x20000030

08003700 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003700:	b580      	push	{r7, lr}
 8003702:	b090      	sub	sp, #64	; 0x40
 8003704:	af04      	add	r7, sp, #16
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800370c:	2300      	movs	r3, #0
 800370e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003710:	f3ef 8305 	mrs	r3, IPSR
 8003714:	61fb      	str	r3, [r7, #28]
  return(result);
 8003716:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8003718:	2b00      	cmp	r3, #0
 800371a:	f040 808f 	bne.w	800383c <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800371e:	f3ef 8310 	mrs	r3, PRIMASK
 8003722:	61bb      	str	r3, [r7, #24]
  return(result);
 8003724:	69bb      	ldr	r3, [r7, #24]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d105      	bne.n	8003736 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800372a:	f3ef 8311 	mrs	r3, BASEPRI
 800372e:	617b      	str	r3, [r7, #20]
  return(result);
 8003730:	697b      	ldr	r3, [r7, #20]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d003      	beq.n	800373e <osThreadNew+0x3e>
 8003736:	4b44      	ldr	r3, [pc, #272]	; (8003848 <osThreadNew+0x148>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	2b02      	cmp	r3, #2
 800373c:	d07e      	beq.n	800383c <osThreadNew+0x13c>
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d07b      	beq.n	800383c <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8003744:	2380      	movs	r3, #128	; 0x80
 8003746:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8003748:	2318      	movs	r3, #24
 800374a:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800374c:	2300      	movs	r3, #0
 800374e:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 8003750:	f04f 33ff 	mov.w	r3, #4294967295
 8003754:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d045      	beq.n	80037e8 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d002      	beq.n	800376a <osThreadNew+0x6a>
        name = attr->name;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d002      	beq.n	8003778 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	699b      	ldr	r3, [r3, #24]
 8003776:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800377a:	2b00      	cmp	r3, #0
 800377c:	d008      	beq.n	8003790 <osThreadNew+0x90>
 800377e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003780:	2b38      	cmp	r3, #56	; 0x38
 8003782:	d805      	bhi.n	8003790 <osThreadNew+0x90>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <osThreadNew+0x94>
        return (NULL);
 8003790:	2300      	movs	r3, #0
 8003792:	e054      	b.n	800383e <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	089b      	lsrs	r3, r3, #2
 80037a2:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d00e      	beq.n	80037ca <osThreadNew+0xca>
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	2b5b      	cmp	r3, #91	; 0x5b
 80037b2:	d90a      	bls.n	80037ca <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d006      	beq.n	80037ca <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	695b      	ldr	r3, [r3, #20]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d002      	beq.n	80037ca <osThreadNew+0xca>
        mem = 1;
 80037c4:	2301      	movs	r3, #1
 80037c6:	623b      	str	r3, [r7, #32]
 80037c8:	e010      	b.n	80037ec <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d10c      	bne.n	80037ec <osThreadNew+0xec>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d108      	bne.n	80037ec <osThreadNew+0xec>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	691b      	ldr	r3, [r3, #16]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d104      	bne.n	80037ec <osThreadNew+0xec>
          mem = 0;
 80037e2:	2300      	movs	r3, #0
 80037e4:	623b      	str	r3, [r7, #32]
 80037e6:	e001      	b.n	80037ec <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80037e8:	2300      	movs	r3, #0
 80037ea:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80037ec:	6a3b      	ldr	r3, [r7, #32]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d110      	bne.n	8003814 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80037f6:	687a      	ldr	r2, [r7, #4]
 80037f8:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80037fa:	9202      	str	r2, [sp, #8]
 80037fc:	9301      	str	r3, [sp, #4]
 80037fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003800:	9300      	str	r3, [sp, #0]
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003806:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003808:	68f8      	ldr	r0, [r7, #12]
 800380a:	f001 fa1d 	bl	8004c48 <xTaskCreateStatic>
 800380e:	4603      	mov	r3, r0
 8003810:	613b      	str	r3, [r7, #16]
 8003812:	e013      	b.n	800383c <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d110      	bne.n	800383c <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800381a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800381c:	b29a      	uxth	r2, r3
 800381e:	f107 0310 	add.w	r3, r7, #16
 8003822:	9301      	str	r3, [sp, #4]
 8003824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003826:	9300      	str	r3, [sp, #0]
 8003828:	68bb      	ldr	r3, [r7, #8]
 800382a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f001 fa65 	bl	8004cfc <xTaskCreate>
 8003832:	4603      	mov	r3, r0
 8003834:	2b01      	cmp	r3, #1
 8003836:	d001      	beq.n	800383c <osThreadNew+0x13c>
          hTask = NULL;
 8003838:	2300      	movs	r3, #0
 800383a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800383c:	693b      	ldr	r3, [r7, #16]
}
 800383e:	4618      	mov	r0, r3
 8003840:	3730      	adds	r7, #48	; 0x30
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	20000030 	.word	0x20000030

0800384c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003854:	f3ef 8305 	mrs	r3, IPSR
 8003858:	613b      	str	r3, [r7, #16]
  return(result);
 800385a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800385c:	2b00      	cmp	r3, #0
 800385e:	d10f      	bne.n	8003880 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003860:	f3ef 8310 	mrs	r3, PRIMASK
 8003864:	60fb      	str	r3, [r7, #12]
  return(result);
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d105      	bne.n	8003878 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800386c:	f3ef 8311 	mrs	r3, BASEPRI
 8003870:	60bb      	str	r3, [r7, #8]
  return(result);
 8003872:	68bb      	ldr	r3, [r7, #8]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d007      	beq.n	8003888 <osDelay+0x3c>
 8003878:	4b0a      	ldr	r3, [pc, #40]	; (80038a4 <osDelay+0x58>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b02      	cmp	r3, #2
 800387e:	d103      	bne.n	8003888 <osDelay+0x3c>
    stat = osErrorISR;
 8003880:	f06f 0305 	mvn.w	r3, #5
 8003884:	617b      	str	r3, [r7, #20]
 8003886:	e007      	b.n	8003898 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8003888:	2300      	movs	r3, #0
 800388a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d002      	beq.n	8003898 <osDelay+0x4c>
      vTaskDelay(ticks);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f001 fb76 	bl	8004f84 <vTaskDelay>
    }
  }

  return (stat);
 8003898:	697b      	ldr	r3, [r7, #20]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3718      	adds	r7, #24
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	20000030 	.word	0x20000030

080038a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80038a8:	b480      	push	{r7}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	4a07      	ldr	r2, [pc, #28]	; (80038d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80038b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	4a06      	ldr	r2, [pc, #24]	; (80038d8 <vApplicationGetIdleTaskMemory+0x30>)
 80038be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2280      	movs	r2, #128	; 0x80
 80038c4:	601a      	str	r2, [r3, #0]
}
 80038c6:	bf00      	nop
 80038c8:	3714      	adds	r7, #20
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	20000034 	.word	0x20000034
 80038d8:	20000090 	.word	0x20000090

080038dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	4a07      	ldr	r2, [pc, #28]	; (8003908 <vApplicationGetTimerTaskMemory+0x2c>)
 80038ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4a06      	ldr	r2, [pc, #24]	; (800390c <vApplicationGetTimerTaskMemory+0x30>)
 80038f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038fa:	601a      	str	r2, [r3, #0]
}
 80038fc:	bf00      	nop
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr
 8003908:	20000290 	.word	0x20000290
 800390c:	200002ec 	.word	0x200002ec

08003910 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b08a      	sub	sp, #40	; 0x28
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003918:	2300      	movs	r3, #0
 800391a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800391c:	f001 fbca 	bl	80050b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003920:	4b57      	ldr	r3, [pc, #348]	; (8003a80 <pvPortMalloc+0x170>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d101      	bne.n	800392c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003928:	f000 f90c 	bl	8003b44 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800392c:	4b55      	ldr	r3, [pc, #340]	; (8003a84 <pvPortMalloc+0x174>)
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	4013      	ands	r3, r2
 8003934:	2b00      	cmp	r3, #0
 8003936:	f040 808c 	bne.w	8003a52 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d01c      	beq.n	800397a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003940:	2208      	movs	r2, #8
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4413      	add	r3, r2
 8003946:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f003 0307 	and.w	r3, r3, #7
 800394e:	2b00      	cmp	r3, #0
 8003950:	d013      	beq.n	800397a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f023 0307 	bic.w	r3, r3, #7
 8003958:	3308      	adds	r3, #8
 800395a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f003 0307 	and.w	r3, r3, #7
 8003962:	2b00      	cmp	r3, #0
 8003964:	d009      	beq.n	800397a <pvPortMalloc+0x6a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800396a:	f383 8811 	msr	BASEPRI, r3
 800396e:	f3bf 8f6f 	isb	sy
 8003972:	f3bf 8f4f 	dsb	sy
 8003976:	617b      	str	r3, [r7, #20]
 8003978:	e7fe      	b.n	8003978 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b00      	cmp	r3, #0
 800397e:	d068      	beq.n	8003a52 <pvPortMalloc+0x142>
 8003980:	4b41      	ldr	r3, [pc, #260]	; (8003a88 <pvPortMalloc+0x178>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	687a      	ldr	r2, [r7, #4]
 8003986:	429a      	cmp	r2, r3
 8003988:	d863      	bhi.n	8003a52 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800398a:	4b40      	ldr	r3, [pc, #256]	; (8003a8c <pvPortMalloc+0x17c>)
 800398c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800398e:	4b3f      	ldr	r3, [pc, #252]	; (8003a8c <pvPortMalloc+0x17c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003994:	e004      	b.n	80039a0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	429a      	cmp	r2, r3
 80039a8:	d903      	bls.n	80039b2 <pvPortMalloc+0xa2>
 80039aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d1f1      	bne.n	8003996 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80039b2:	4b33      	ldr	r3, [pc, #204]	; (8003a80 <pvPortMalloc+0x170>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d04a      	beq.n	8003a52 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2208      	movs	r2, #8
 80039c2:	4413      	add	r3, r2
 80039c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80039c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80039ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	1ad2      	subs	r2, r2, r3
 80039d6:	2308      	movs	r3, #8
 80039d8:	005b      	lsls	r3, r3, #1
 80039da:	429a      	cmp	r2, r3
 80039dc:	d91e      	bls.n	8003a1c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80039de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	4413      	add	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d009      	beq.n	8003a04 <pvPortMalloc+0xf4>
 80039f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f4:	f383 8811 	msr	BASEPRI, r3
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	f3bf 8f4f 	dsb	sy
 8003a00:	613b      	str	r3, [r7, #16]
 8003a02:	e7fe      	b.n	8003a02 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a06:	685a      	ldr	r2, [r3, #4]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	1ad2      	subs	r2, r2, r3
 8003a0c:	69bb      	ldr	r3, [r7, #24]
 8003a0e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a12:	687a      	ldr	r2, [r7, #4]
 8003a14:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003a16:	69b8      	ldr	r0, [r7, #24]
 8003a18:	f000 f8f6 	bl	8003c08 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003a1c:	4b1a      	ldr	r3, [pc, #104]	; (8003a88 <pvPortMalloc+0x178>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	4a18      	ldr	r2, [pc, #96]	; (8003a88 <pvPortMalloc+0x178>)
 8003a28:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003a2a:	4b17      	ldr	r3, [pc, #92]	; (8003a88 <pvPortMalloc+0x178>)
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4b18      	ldr	r3, [pc, #96]	; (8003a90 <pvPortMalloc+0x180>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d203      	bcs.n	8003a3e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003a36:	4b14      	ldr	r3, [pc, #80]	; (8003a88 <pvPortMalloc+0x178>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a15      	ldr	r2, [pc, #84]	; (8003a90 <pvPortMalloc+0x180>)
 8003a3c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a40:	685a      	ldr	r2, [r3, #4]
 8003a42:	4b10      	ldr	r3, [pc, #64]	; (8003a84 <pvPortMalloc+0x174>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	431a      	orrs	r2, r3
 8003a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003a52:	f001 fb3d 	bl	80050d0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d009      	beq.n	8003a74 <pvPortMalloc+0x164>
 8003a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	e7fe      	b.n	8003a72 <pvPortMalloc+0x162>
	return pvReturn;
 8003a74:	69fb      	ldr	r3, [r7, #28]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3728      	adds	r7, #40	; 0x28
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	200042f4 	.word	0x200042f4
 8003a84:	20004300 	.word	0x20004300
 8003a88:	200042f8 	.word	0x200042f8
 8003a8c:	200042ec 	.word	0x200042ec
 8003a90:	200042fc 	.word	0x200042fc

08003a94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d046      	beq.n	8003b34 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003aa6:	2308      	movs	r3, #8
 8003aa8:	425b      	negs	r3, r3
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	4413      	add	r3, r2
 8003aae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	4b20      	ldr	r3, [pc, #128]	; (8003b3c <vPortFree+0xa8>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4013      	ands	r3, r2
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d109      	bne.n	8003ad6 <vPortFree+0x42>
 8003ac2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ac6:	f383 8811 	msr	BASEPRI, r3
 8003aca:	f3bf 8f6f 	isb	sy
 8003ace:	f3bf 8f4f 	dsb	sy
 8003ad2:	60fb      	str	r3, [r7, #12]
 8003ad4:	e7fe      	b.n	8003ad4 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d009      	beq.n	8003af2 <vPortFree+0x5e>
 8003ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ae2:	f383 8811 	msr	BASEPRI, r3
 8003ae6:	f3bf 8f6f 	isb	sy
 8003aea:	f3bf 8f4f 	dsb	sy
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	e7fe      	b.n	8003af0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	685a      	ldr	r2, [r3, #4]
 8003af6:	4b11      	ldr	r3, [pc, #68]	; (8003b3c <vPortFree+0xa8>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4013      	ands	r3, r2
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d019      	beq.n	8003b34 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d115      	bne.n	8003b34 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	685a      	ldr	r2, [r3, #4]
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <vPortFree+0xa8>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	43db      	mvns	r3, r3
 8003b12:	401a      	ands	r2, r3
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003b18:	f001 facc 	bl	80050b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	4b07      	ldr	r3, [pc, #28]	; (8003b40 <vPortFree+0xac>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4413      	add	r3, r2
 8003b26:	4a06      	ldr	r2, [pc, #24]	; (8003b40 <vPortFree+0xac>)
 8003b28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003b2a:	6938      	ldr	r0, [r7, #16]
 8003b2c:	f000 f86c 	bl	8003c08 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003b30:	f001 face 	bl	80050d0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003b34:	bf00      	nop
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	20004300 	.word	0x20004300
 8003b40:	200042f8 	.word	0x200042f8

08003b44 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003b44:	b480      	push	{r7}
 8003b46:	b085      	sub	sp, #20
 8003b48:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003b4a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003b4e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003b50:	4b27      	ldr	r3, [pc, #156]	; (8003bf0 <prvHeapInit+0xac>)
 8003b52:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	f003 0307 	and.w	r3, r3, #7
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00c      	beq.n	8003b78 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	3307      	adds	r3, #7
 8003b62:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f023 0307 	bic.w	r3, r3, #7
 8003b6a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	4a1f      	ldr	r2, [pc, #124]	; (8003bf0 <prvHeapInit+0xac>)
 8003b74:	4413      	add	r3, r2
 8003b76:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003b7c:	4a1d      	ldr	r2, [pc, #116]	; (8003bf4 <prvHeapInit+0xb0>)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003b82:	4b1c      	ldr	r3, [pc, #112]	; (8003bf4 <prvHeapInit+0xb0>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003b90:	2208      	movs	r2, #8
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	1a9b      	subs	r3, r3, r2
 8003b96:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f023 0307 	bic.w	r3, r3, #7
 8003b9e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	4a15      	ldr	r2, [pc, #84]	; (8003bf8 <prvHeapInit+0xb4>)
 8003ba4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003ba6:	4b14      	ldr	r3, [pc, #80]	; (8003bf8 <prvHeapInit+0xb4>)
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	2200      	movs	r2, #0
 8003bac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003bae:	4b12      	ldr	r3, [pc, #72]	; (8003bf8 <prvHeapInit+0xb4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	68fa      	ldr	r2, [r7, #12]
 8003bbe:	1ad2      	subs	r2, r2, r3
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <prvHeapInit+0xb4>)
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	4a0a      	ldr	r2, [pc, #40]	; (8003bfc <prvHeapInit+0xb8>)
 8003bd2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	4a09      	ldr	r2, [pc, #36]	; (8003c00 <prvHeapInit+0xbc>)
 8003bda:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003bdc:	4b09      	ldr	r3, [pc, #36]	; (8003c04 <prvHeapInit+0xc0>)
 8003bde:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003be2:	601a      	str	r2, [r3, #0]
}
 8003be4:	bf00      	nop
 8003be6:	3714      	adds	r7, #20
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	200006ec 	.word	0x200006ec
 8003bf4:	200042ec 	.word	0x200042ec
 8003bf8:	200042f4 	.word	0x200042f4
 8003bfc:	200042fc 	.word	0x200042fc
 8003c00:	200042f8 	.word	0x200042f8
 8003c04:	20004300 	.word	0x20004300

08003c08 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003c10:	4b28      	ldr	r3, [pc, #160]	; (8003cb4 <prvInsertBlockIntoFreeList+0xac>)
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	e002      	b.n	8003c1c <prvInsertBlockIntoFreeList+0x14>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	60fb      	str	r3, [r7, #12]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d8f7      	bhi.n	8003c16 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	4413      	add	r3, r2
 8003c32:	687a      	ldr	r2, [r7, #4]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d108      	bne.n	8003c4a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	441a      	add	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	68ba      	ldr	r2, [r7, #8]
 8003c54:	441a      	add	r2, r3
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d118      	bne.n	8003c90 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	4b15      	ldr	r3, [pc, #84]	; (8003cb8 <prvInsertBlockIntoFreeList+0xb0>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d00d      	beq.n	8003c86 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	441a      	add	r2, r3
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	601a      	str	r2, [r3, #0]
 8003c84:	e008      	b.n	8003c98 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003c86:	4b0c      	ldr	r3, [pc, #48]	; (8003cb8 <prvInsertBlockIntoFreeList+0xb0>)
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	601a      	str	r2, [r3, #0]
 8003c8e:	e003      	b.n	8003c98 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003c98:	68fa      	ldr	r2, [r7, #12]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d002      	beq.n	8003ca6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003ca6:	bf00      	nop
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	200042ec 	.word	0x200042ec
 8003cb8:	200042f4 	.word	0x200042f4

08003cbc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	f103 0208 	add.w	r2, r3, #8
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8003cd4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	f103 0208 	add.w	r2, r3, #8
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f103 0208 	add.w	r2, r3, #8
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003cf0:	bf00      	nop
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2200      	movs	r2, #0
 8003d08:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d16:	b480      	push	{r7}
 8003d18:	b085      	sub	sp, #20
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
 8003d1e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	683a      	ldr	r2, [r7, #0]
 8003d3a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	683a      	ldr	r2, [r7, #0]
 8003d40:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	1c5a      	adds	r2, r3, #1
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	601a      	str	r2, [r3, #0]
}
 8003d52:	bf00      	nop
 8003d54:	3714      	adds	r7, #20
 8003d56:	46bd      	mov	sp, r7
 8003d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5c:	4770      	bx	lr

08003d5e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b085      	sub	sp, #20
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
 8003d66:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d74:	d103      	bne.n	8003d7e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	60fb      	str	r3, [r7, #12]
 8003d7c:	e00c      	b.n	8003d98 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	3308      	adds	r3, #8
 8003d82:	60fb      	str	r3, [r7, #12]
 8003d84:	e002      	b.n	8003d8c <vListInsert+0x2e>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d2f6      	bcs.n	8003d86 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	685a      	ldr	r2, [r3, #4]
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	68fa      	ldr	r2, [r7, #12]
 8003dac:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	1c5a      	adds	r2, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	601a      	str	r2, [r3, #0]
}
 8003dc4:	bf00      	nop
 8003dc6:	3714      	adds	r7, #20
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b085      	sub	sp, #20
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	691b      	ldr	r3, [r3, #16]
 8003ddc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6892      	ldr	r2, [r2, #8]
 8003de6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6852      	ldr	r2, [r2, #4]
 8003df0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	429a      	cmp	r2, r3
 8003dfa:	d103      	bne.n	8003e04 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	689a      	ldr	r2, [r3, #8]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	1e5a      	subs	r2, r3, #1
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	681b      	ldr	r3, [r3, #0]
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3714      	adds	r7, #20
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	3b04      	subs	r3, #4
 8003e34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	3b04      	subs	r3, #4
 8003e42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	f023 0201 	bic.w	r2, r3, #1
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	3b04      	subs	r3, #4
 8003e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003e54:	4a0c      	ldr	r2, [pc, #48]	; (8003e88 <pxPortInitialiseStack+0x64>)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	3b14      	subs	r3, #20
 8003e5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3b04      	subs	r3, #4
 8003e6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f06f 0202 	mvn.w	r2, #2
 8003e72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	3b20      	subs	r3, #32
 8003e78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	3714      	adds	r7, #20
 8003e80:	46bd      	mov	sp, r7
 8003e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e86:	4770      	bx	lr
 8003e88:	08003e8d 	.word	0x08003e8d

08003e8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003e92:	2300      	movs	r3, #0
 8003e94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003e96:	4b11      	ldr	r3, [pc, #68]	; (8003edc <prvTaskExitError+0x50>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e9e:	d009      	beq.n	8003eb4 <prvTaskExitError+0x28>
 8003ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea4:	f383 8811 	msr	BASEPRI, r3
 8003ea8:	f3bf 8f6f 	isb	sy
 8003eac:	f3bf 8f4f 	dsb	sy
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	e7fe      	b.n	8003eb2 <prvTaskExitError+0x26>
 8003eb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8003ec6:	bf00      	nop
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d0fc      	beq.n	8003ec8 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003ece:	bf00      	nop
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr
 8003eda:	bf00      	nop
 8003edc:	20000010 	.word	0x20000010

08003ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003ee0:	4b07      	ldr	r3, [pc, #28]	; (8003f00 <pxCurrentTCBConst2>)
 8003ee2:	6819      	ldr	r1, [r3, #0]
 8003ee4:	6808      	ldr	r0, [r1, #0]
 8003ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003eea:	f380 8809 	msr	PSP, r0
 8003eee:	f3bf 8f6f 	isb	sy
 8003ef2:	f04f 0000 	mov.w	r0, #0
 8003ef6:	f380 8811 	msr	BASEPRI, r0
 8003efa:	4770      	bx	lr
 8003efc:	f3af 8000 	nop.w

08003f00 <pxCurrentTCBConst2>:
 8003f00:	2000430c 	.word	0x2000430c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003f04:	bf00      	nop
 8003f06:	bf00      	nop

08003f08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003f08:	4808      	ldr	r0, [pc, #32]	; (8003f2c <prvPortStartFirstTask+0x24>)
 8003f0a:	6800      	ldr	r0, [r0, #0]
 8003f0c:	6800      	ldr	r0, [r0, #0]
 8003f0e:	f380 8808 	msr	MSP, r0
 8003f12:	f04f 0000 	mov.w	r0, #0
 8003f16:	f380 8814 	msr	CONTROL, r0
 8003f1a:	b662      	cpsie	i
 8003f1c:	b661      	cpsie	f
 8003f1e:	f3bf 8f4f 	dsb	sy
 8003f22:	f3bf 8f6f 	isb	sy
 8003f26:	df00      	svc	0
 8003f28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003f2a:	bf00      	nop
 8003f2c:	e000ed08 	.word	0xe000ed08

08003f30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b086      	sub	sp, #24
 8003f34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003f36:	4b44      	ldr	r3, [pc, #272]	; (8004048 <xPortStartScheduler+0x118>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a44      	ldr	r2, [pc, #272]	; (800404c <xPortStartScheduler+0x11c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d109      	bne.n	8003f54 <xPortStartScheduler+0x24>
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	613b      	str	r3, [r7, #16]
 8003f52:	e7fe      	b.n	8003f52 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003f54:	4b3c      	ldr	r3, [pc, #240]	; (8004048 <xPortStartScheduler+0x118>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a3d      	ldr	r2, [pc, #244]	; (8004050 <xPortStartScheduler+0x120>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d109      	bne.n	8003f72 <xPortStartScheduler+0x42>
 8003f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	60fb      	str	r3, [r7, #12]
 8003f70:	e7fe      	b.n	8003f70 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003f72:	4b38      	ldr	r3, [pc, #224]	; (8004054 <xPortStartScheduler+0x124>)
 8003f74:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	781b      	ldrb	r3, [r3, #0]
 8003f7a:	b2db      	uxtb	r3, r3
 8003f7c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	22ff      	movs	r2, #255	; 0xff
 8003f82:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003f84:	697b      	ldr	r3, [r7, #20]
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	4b30      	ldr	r3, [pc, #192]	; (8004058 <xPortStartScheduler+0x128>)
 8003f98:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003f9a:	4b30      	ldr	r3, [pc, #192]	; (800405c <xPortStartScheduler+0x12c>)
 8003f9c:	2207      	movs	r2, #7
 8003f9e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fa0:	e009      	b.n	8003fb6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003fa2:	4b2e      	ldr	r3, [pc, #184]	; (800405c <xPortStartScheduler+0x12c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	4a2c      	ldr	r2, [pc, #176]	; (800405c <xPortStartScheduler+0x12c>)
 8003faa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	b2db      	uxtb	r3, r3
 8003fb0:	005b      	lsls	r3, r3, #1
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003fb6:	78fb      	ldrb	r3, [r7, #3]
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fbe:	2b80      	cmp	r3, #128	; 0x80
 8003fc0:	d0ef      	beq.n	8003fa2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003fc2:	4b26      	ldr	r3, [pc, #152]	; (800405c <xPortStartScheduler+0x12c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f1c3 0307 	rsb	r3, r3, #7
 8003fca:	2b04      	cmp	r3, #4
 8003fcc:	d009      	beq.n	8003fe2 <xPortStartScheduler+0xb2>
 8003fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fd2:	f383 8811 	msr	BASEPRI, r3
 8003fd6:	f3bf 8f6f 	isb	sy
 8003fda:	f3bf 8f4f 	dsb	sy
 8003fde:	60bb      	str	r3, [r7, #8]
 8003fe0:	e7fe      	b.n	8003fe0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003fe2:	4b1e      	ldr	r3, [pc, #120]	; (800405c <xPortStartScheduler+0x12c>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	021b      	lsls	r3, r3, #8
 8003fe8:	4a1c      	ldr	r2, [pc, #112]	; (800405c <xPortStartScheduler+0x12c>)
 8003fea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003fec:	4b1b      	ldr	r3, [pc, #108]	; (800405c <xPortStartScheduler+0x12c>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003ff4:	4a19      	ldr	r2, [pc, #100]	; (800405c <xPortStartScheduler+0x12c>)
 8003ff6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	b2da      	uxtb	r2, r3
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004000:	4b17      	ldr	r3, [pc, #92]	; (8004060 <xPortStartScheduler+0x130>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4a16      	ldr	r2, [pc, #88]	; (8004060 <xPortStartScheduler+0x130>)
 8004006:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800400a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800400c:	4b14      	ldr	r3, [pc, #80]	; (8004060 <xPortStartScheduler+0x130>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a13      	ldr	r2, [pc, #76]	; (8004060 <xPortStartScheduler+0x130>)
 8004012:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004016:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004018:	f000 f8d6 	bl	80041c8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800401c:	4b11      	ldr	r3, [pc, #68]	; (8004064 <xPortStartScheduler+0x134>)
 800401e:	2200      	movs	r2, #0
 8004020:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004022:	f000 f8f5 	bl	8004210 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004026:	4b10      	ldr	r3, [pc, #64]	; (8004068 <xPortStartScheduler+0x138>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a0f      	ldr	r2, [pc, #60]	; (8004068 <xPortStartScheduler+0x138>)
 800402c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004030:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004032:	f7ff ff69 	bl	8003f08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004036:	f001 f9af 	bl	8005398 <vTaskSwitchContext>
	prvTaskExitError();
 800403a:	f7ff ff27 	bl	8003e8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800403e:	2300      	movs	r3, #0
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	e000ed00 	.word	0xe000ed00
 800404c:	410fc271 	.word	0x410fc271
 8004050:	410fc270 	.word	0x410fc270
 8004054:	e000e400 	.word	0xe000e400
 8004058:	20004304 	.word	0x20004304
 800405c:	20004308 	.word	0x20004308
 8004060:	e000ed20 	.word	0xe000ed20
 8004064:	20000010 	.word	0x20000010
 8004068:	e000ef34 	.word	0xe000ef34

0800406c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004084:	4b0e      	ldr	r3, [pc, #56]	; (80040c0 <vPortEnterCritical+0x54>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	3301      	adds	r3, #1
 800408a:	4a0d      	ldr	r2, [pc, #52]	; (80040c0 <vPortEnterCritical+0x54>)
 800408c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800408e:	4b0c      	ldr	r3, [pc, #48]	; (80040c0 <vPortEnterCritical+0x54>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d10e      	bne.n	80040b4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004096:	4b0b      	ldr	r3, [pc, #44]	; (80040c4 <vPortEnterCritical+0x58>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b00      	cmp	r3, #0
 800409e:	d009      	beq.n	80040b4 <vPortEnterCritical+0x48>
 80040a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040a4:	f383 8811 	msr	BASEPRI, r3
 80040a8:	f3bf 8f6f 	isb	sy
 80040ac:	f3bf 8f4f 	dsb	sy
 80040b0:	603b      	str	r3, [r7, #0]
 80040b2:	e7fe      	b.n	80040b2 <vPortEnterCritical+0x46>
	}
}
 80040b4:	bf00      	nop
 80040b6:	370c      	adds	r7, #12
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	20000010 	.word	0x20000010
 80040c4:	e000ed04 	.word	0xe000ed04

080040c8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80040ce:	4b11      	ldr	r3, [pc, #68]	; (8004114 <vPortExitCritical+0x4c>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d109      	bne.n	80040ea <vPortExitCritical+0x22>
 80040d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040da:	f383 8811 	msr	BASEPRI, r3
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	f3bf 8f4f 	dsb	sy
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	e7fe      	b.n	80040e8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80040ea:	4b0a      	ldr	r3, [pc, #40]	; (8004114 <vPortExitCritical+0x4c>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	4a08      	ldr	r2, [pc, #32]	; (8004114 <vPortExitCritical+0x4c>)
 80040f2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80040f4:	4b07      	ldr	r3, [pc, #28]	; (8004114 <vPortExitCritical+0x4c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d104      	bne.n	8004106 <vPortExitCritical+0x3e>
 80040fc:	2300      	movs	r3, #0
 80040fe:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004106:	bf00      	nop
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop
 8004114:	20000010 	.word	0x20000010
	...

08004120 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004120:	f3ef 8009 	mrs	r0, PSP
 8004124:	f3bf 8f6f 	isb	sy
 8004128:	4b15      	ldr	r3, [pc, #84]	; (8004180 <pxCurrentTCBConst>)
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	f01e 0f10 	tst.w	lr, #16
 8004130:	bf08      	it	eq
 8004132:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004136:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800413a:	6010      	str	r0, [r2, #0]
 800413c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004140:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004144:	f380 8811 	msr	BASEPRI, r0
 8004148:	f3bf 8f4f 	dsb	sy
 800414c:	f3bf 8f6f 	isb	sy
 8004150:	f001 f922 	bl	8005398 <vTaskSwitchContext>
 8004154:	f04f 0000 	mov.w	r0, #0
 8004158:	f380 8811 	msr	BASEPRI, r0
 800415c:	bc09      	pop	{r0, r3}
 800415e:	6819      	ldr	r1, [r3, #0]
 8004160:	6808      	ldr	r0, [r1, #0]
 8004162:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004166:	f01e 0f10 	tst.w	lr, #16
 800416a:	bf08      	it	eq
 800416c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004170:	f380 8809 	msr	PSP, r0
 8004174:	f3bf 8f6f 	isb	sy
 8004178:	4770      	bx	lr
 800417a:	bf00      	nop
 800417c:	f3af 8000 	nop.w

08004180 <pxCurrentTCBConst>:
 8004180:	2000430c 	.word	0x2000430c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004184:	bf00      	nop
 8004186:	bf00      	nop

08004188 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
	__asm volatile
 800418e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004192:	f383 8811 	msr	BASEPRI, r3
 8004196:	f3bf 8f6f 	isb	sy
 800419a:	f3bf 8f4f 	dsb	sy
 800419e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80041a0:	f001 f842 	bl	8005228 <xTaskIncrementTick>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d003      	beq.n	80041b2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80041aa:	4b06      	ldr	r3, [pc, #24]	; (80041c4 <SysTick_Handler+0x3c>)
 80041ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	2300      	movs	r3, #0
 80041b4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80041bc:	bf00      	nop
 80041be:	3708      	adds	r7, #8
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	e000ed04 	.word	0xe000ed04

080041c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80041c8:	b480      	push	{r7}
 80041ca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80041cc:	4b0b      	ldr	r3, [pc, #44]	; (80041fc <vPortSetupTimerInterrupt+0x34>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80041d2:	4b0b      	ldr	r3, [pc, #44]	; (8004200 <vPortSetupTimerInterrupt+0x38>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80041d8:	4b0a      	ldr	r3, [pc, #40]	; (8004204 <vPortSetupTimerInterrupt+0x3c>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	4a0a      	ldr	r2, [pc, #40]	; (8004208 <vPortSetupTimerInterrupt+0x40>)
 80041de:	fba2 2303 	umull	r2, r3, r2, r3
 80041e2:	099b      	lsrs	r3, r3, #6
 80041e4:	4a09      	ldr	r2, [pc, #36]	; (800420c <vPortSetupTimerInterrupt+0x44>)
 80041e6:	3b01      	subs	r3, #1
 80041e8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80041ea:	4b04      	ldr	r3, [pc, #16]	; (80041fc <vPortSetupTimerInterrupt+0x34>)
 80041ec:	2207      	movs	r2, #7
 80041ee:	601a      	str	r2, [r3, #0]
}
 80041f0:	bf00      	nop
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	e000e010 	.word	0xe000e010
 8004200:	e000e018 	.word	0xe000e018
 8004204:	20000000 	.word	0x20000000
 8004208:	10624dd3 	.word	0x10624dd3
 800420c:	e000e014 	.word	0xe000e014

08004210 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004210:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004220 <vPortEnableVFP+0x10>
 8004214:	6801      	ldr	r1, [r0, #0]
 8004216:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800421a:	6001      	str	r1, [r0, #0]
 800421c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800421e:	bf00      	nop
 8004220:	e000ed88 	.word	0xe000ed88

08004224 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800422a:	f3ef 8305 	mrs	r3, IPSR
 800422e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	2b0f      	cmp	r3, #15
 8004234:	d913      	bls.n	800425e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004236:	4a16      	ldr	r2, [pc, #88]	; (8004290 <vPortValidateInterruptPriority+0x6c>)
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	4413      	add	r3, r2
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004240:	4b14      	ldr	r3, [pc, #80]	; (8004294 <vPortValidateInterruptPriority+0x70>)
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	7afa      	ldrb	r2, [r7, #11]
 8004246:	429a      	cmp	r2, r3
 8004248:	d209      	bcs.n	800425e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800424a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800424e:	f383 8811 	msr	BASEPRI, r3
 8004252:	f3bf 8f6f 	isb	sy
 8004256:	f3bf 8f4f 	dsb	sy
 800425a:	607b      	str	r3, [r7, #4]
 800425c:	e7fe      	b.n	800425c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800425e:	4b0e      	ldr	r3, [pc, #56]	; (8004298 <vPortValidateInterruptPriority+0x74>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004266:	4b0d      	ldr	r3, [pc, #52]	; (800429c <vPortValidateInterruptPriority+0x78>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	429a      	cmp	r2, r3
 800426c:	d909      	bls.n	8004282 <vPortValidateInterruptPriority+0x5e>
 800426e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004272:	f383 8811 	msr	BASEPRI, r3
 8004276:	f3bf 8f6f 	isb	sy
 800427a:	f3bf 8f4f 	dsb	sy
 800427e:	603b      	str	r3, [r7, #0]
 8004280:	e7fe      	b.n	8004280 <vPortValidateInterruptPriority+0x5c>
	}
 8004282:	bf00      	nop
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	e000e3f0 	.word	0xe000e3f0
 8004294:	20004304 	.word	0x20004304
 8004298:	e000ed0c 	.word	0xe000ed0c
 800429c:	20004308 	.word	0x20004308

080042a0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b084      	sub	sp, #16
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d109      	bne.n	80042c8 <xQueueGenericReset+0x28>
 80042b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	60bb      	str	r3, [r7, #8]
 80042c6:	e7fe      	b.n	80042c6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80042c8:	f7ff fed0 	bl	800406c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042d4:	68f9      	ldr	r1, [r7, #12]
 80042d6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042d8:	fb01 f303 	mul.w	r3, r1, r3
 80042dc:	441a      	add	r2, r3
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681a      	ldr	r2, [r3, #0]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80042f8:	3b01      	subs	r3, #1
 80042fa:	68f9      	ldr	r1, [r7, #12]
 80042fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80042fe:	fb01 f303 	mul.w	r3, r1, r3
 8004302:	441a      	add	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	22ff      	movs	r2, #255	; 0xff
 800430c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	22ff      	movs	r2, #255	; 0xff
 8004314:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d114      	bne.n	8004348 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d01a      	beq.n	800435c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3310      	adds	r3, #16
 800432a:	4618      	mov	r0, r3
 800432c:	f001 f8de 	bl	80054ec <xTaskRemoveFromEventList>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d012      	beq.n	800435c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004336:	4b0d      	ldr	r3, [pc, #52]	; (800436c <xQueueGenericReset+0xcc>)
 8004338:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800433c:	601a      	str	r2, [r3, #0]
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	e009      	b.n	800435c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	3310      	adds	r3, #16
 800434c:	4618      	mov	r0, r3
 800434e:	f7ff fcb5 	bl	8003cbc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	3324      	adds	r3, #36	; 0x24
 8004356:	4618      	mov	r0, r3
 8004358:	f7ff fcb0 	bl	8003cbc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800435c:	f7ff feb4 	bl	80040c8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004360:	2301      	movs	r3, #1
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	e000ed04 	.word	0xe000ed04

08004370 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004370:	b580      	push	{r7, lr}
 8004372:	b08e      	sub	sp, #56	; 0x38
 8004374:	af02      	add	r7, sp, #8
 8004376:	60f8      	str	r0, [r7, #12]
 8004378:	60b9      	str	r1, [r7, #8]
 800437a:	607a      	str	r2, [r7, #4]
 800437c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d109      	bne.n	8004398 <xQueueGenericCreateStatic+0x28>
 8004384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004388:	f383 8811 	msr	BASEPRI, r3
 800438c:	f3bf 8f6f 	isb	sy
 8004390:	f3bf 8f4f 	dsb	sy
 8004394:	62bb      	str	r3, [r7, #40]	; 0x28
 8004396:	e7fe      	b.n	8004396 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d109      	bne.n	80043b2 <xQueueGenericCreateStatic+0x42>
 800439e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043a2:	f383 8811 	msr	BASEPRI, r3
 80043a6:	f3bf 8f6f 	isb	sy
 80043aa:	f3bf 8f4f 	dsb	sy
 80043ae:	627b      	str	r3, [r7, #36]	; 0x24
 80043b0:	e7fe      	b.n	80043b0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <xQueueGenericCreateStatic+0x4e>
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d001      	beq.n	80043c2 <xQueueGenericCreateStatic+0x52>
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <xQueueGenericCreateStatic+0x54>
 80043c2:	2300      	movs	r3, #0
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d109      	bne.n	80043dc <xQueueGenericCreateStatic+0x6c>
 80043c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043cc:	f383 8811 	msr	BASEPRI, r3
 80043d0:	f3bf 8f6f 	isb	sy
 80043d4:	f3bf 8f4f 	dsb	sy
 80043d8:	623b      	str	r3, [r7, #32]
 80043da:	e7fe      	b.n	80043da <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d102      	bne.n	80043e8 <xQueueGenericCreateStatic+0x78>
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d101      	bne.n	80043ec <xQueueGenericCreateStatic+0x7c>
 80043e8:	2301      	movs	r3, #1
 80043ea:	e000      	b.n	80043ee <xQueueGenericCreateStatic+0x7e>
 80043ec:	2300      	movs	r3, #0
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d109      	bne.n	8004406 <xQueueGenericCreateStatic+0x96>
 80043f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	61fb      	str	r3, [r7, #28]
 8004404:	e7fe      	b.n	8004404 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004406:	2350      	movs	r3, #80	; 0x50
 8004408:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	2b50      	cmp	r3, #80	; 0x50
 800440e:	d009      	beq.n	8004424 <xQueueGenericCreateStatic+0xb4>
 8004410:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	61bb      	str	r3, [r7, #24]
 8004422:	e7fe      	b.n	8004422 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004424:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00d      	beq.n	800444c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004430:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004432:	2201      	movs	r2, #1
 8004434:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004438:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800443c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443e:	9300      	str	r3, [sp, #0]
 8004440:	4613      	mov	r3, r2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	68b9      	ldr	r1, [r7, #8]
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f805 	bl	8004456 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800444c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800444e:	4618      	mov	r0, r3
 8004450:	3730      	adds	r7, #48	; 0x30
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b084      	sub	sp, #16
 800445a:	af00      	add	r7, sp, #0
 800445c:	60f8      	str	r0, [r7, #12]
 800445e:	60b9      	str	r1, [r7, #8]
 8004460:	607a      	str	r2, [r7, #4]
 8004462:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d103      	bne.n	8004472 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800446a:	69bb      	ldr	r3, [r7, #24]
 800446c:	69ba      	ldr	r2, [r7, #24]
 800446e:	601a      	str	r2, [r3, #0]
 8004470:	e002      	b.n	8004478 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004484:	2101      	movs	r1, #1
 8004486:	69b8      	ldr	r0, [r7, #24]
 8004488:	f7ff ff0a 	bl	80042a0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	78fa      	ldrb	r2, [r7, #3]
 8004490:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004494:	bf00      	nop
 8004496:	3710      	adds	r7, #16
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b08e      	sub	sp, #56	; 0x38
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
 80044a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80044aa:	2300      	movs	r3, #0
 80044ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80044b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d109      	bne.n	80044cc <xQueueGenericSend+0x30>
 80044b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044bc:	f383 8811 	msr	BASEPRI, r3
 80044c0:	f3bf 8f6f 	isb	sy
 80044c4:	f3bf 8f4f 	dsb	sy
 80044c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80044ca:	e7fe      	b.n	80044ca <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d103      	bne.n	80044da <xQueueGenericSend+0x3e>
 80044d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <xQueueGenericSend+0x42>
 80044da:	2301      	movs	r3, #1
 80044dc:	e000      	b.n	80044e0 <xQueueGenericSend+0x44>
 80044de:	2300      	movs	r3, #0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d109      	bne.n	80044f8 <xQueueGenericSend+0x5c>
 80044e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044e8:	f383 8811 	msr	BASEPRI, r3
 80044ec:	f3bf 8f6f 	isb	sy
 80044f0:	f3bf 8f4f 	dsb	sy
 80044f4:	627b      	str	r3, [r7, #36]	; 0x24
 80044f6:	e7fe      	b.n	80044f6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d103      	bne.n	8004506 <xQueueGenericSend+0x6a>
 80044fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004500:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004502:	2b01      	cmp	r3, #1
 8004504:	d101      	bne.n	800450a <xQueueGenericSend+0x6e>
 8004506:	2301      	movs	r3, #1
 8004508:	e000      	b.n	800450c <xQueueGenericSend+0x70>
 800450a:	2300      	movs	r3, #0
 800450c:	2b00      	cmp	r3, #0
 800450e:	d109      	bne.n	8004524 <xQueueGenericSend+0x88>
 8004510:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004514:	f383 8811 	msr	BASEPRI, r3
 8004518:	f3bf 8f6f 	isb	sy
 800451c:	f3bf 8f4f 	dsb	sy
 8004520:	623b      	str	r3, [r7, #32]
 8004522:	e7fe      	b.n	8004522 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004524:	f001 f998 	bl	8005858 <xTaskGetSchedulerState>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d102      	bne.n	8004534 <xQueueGenericSend+0x98>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d101      	bne.n	8004538 <xQueueGenericSend+0x9c>
 8004534:	2301      	movs	r3, #1
 8004536:	e000      	b.n	800453a <xQueueGenericSend+0x9e>
 8004538:	2300      	movs	r3, #0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d109      	bne.n	8004552 <xQueueGenericSend+0xb6>
 800453e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004542:	f383 8811 	msr	BASEPRI, r3
 8004546:	f3bf 8f6f 	isb	sy
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	61fb      	str	r3, [r7, #28]
 8004550:	e7fe      	b.n	8004550 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004552:	f7ff fd8b 	bl	800406c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004558:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800455a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800455e:	429a      	cmp	r2, r3
 8004560:	d302      	bcc.n	8004568 <xQueueGenericSend+0xcc>
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b02      	cmp	r3, #2
 8004566:	d129      	bne.n	80045bc <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004568:	683a      	ldr	r2, [r7, #0]
 800456a:	68b9      	ldr	r1, [r7, #8]
 800456c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800456e:	f000 f9ff 	bl	8004970 <prvCopyDataToQueue>
 8004572:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004578:	2b00      	cmp	r3, #0
 800457a:	d010      	beq.n	800459e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800457c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800457e:	3324      	adds	r3, #36	; 0x24
 8004580:	4618      	mov	r0, r3
 8004582:	f000 ffb3 	bl	80054ec <xTaskRemoveFromEventList>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d013      	beq.n	80045b4 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800458c:	4b3f      	ldr	r3, [pc, #252]	; (800468c <xQueueGenericSend+0x1f0>)
 800458e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004592:	601a      	str	r2, [r3, #0]
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	e00a      	b.n	80045b4 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800459e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d007      	beq.n	80045b4 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80045a4:	4b39      	ldr	r3, [pc, #228]	; (800468c <xQueueGenericSend+0x1f0>)
 80045a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045aa:	601a      	str	r2, [r3, #0]
 80045ac:	f3bf 8f4f 	dsb	sy
 80045b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80045b4:	f7ff fd88 	bl	80040c8 <vPortExitCritical>
				return pdPASS;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e063      	b.n	8004684 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d103      	bne.n	80045ca <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80045c2:	f7ff fd81 	bl	80040c8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80045c6:	2300      	movs	r3, #0
 80045c8:	e05c      	b.n	8004684 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80045ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d106      	bne.n	80045de <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80045d0:	f107 0314 	add.w	r3, r7, #20
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 ffeb 	bl	80055b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80045da:	2301      	movs	r3, #1
 80045dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80045de:	f7ff fd73 	bl	80040c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80045e2:	f000 fd67 	bl	80050b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80045e6:	f7ff fd41 	bl	800406c <vPortEnterCritical>
 80045ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80045f0:	b25b      	sxtb	r3, r3
 80045f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f6:	d103      	bne.n	8004600 <xQueueGenericSend+0x164>
 80045f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045fa:	2200      	movs	r2, #0
 80045fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004602:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004606:	b25b      	sxtb	r3, r3
 8004608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800460c:	d103      	bne.n	8004616 <xQueueGenericSend+0x17a>
 800460e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004610:	2200      	movs	r2, #0
 8004612:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004616:	f7ff fd57 	bl	80040c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800461a:	1d3a      	adds	r2, r7, #4
 800461c:	f107 0314 	add.w	r3, r7, #20
 8004620:	4611      	mov	r1, r2
 8004622:	4618      	mov	r0, r3
 8004624:	f000 ffda 	bl	80055dc <xTaskCheckForTimeOut>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d124      	bne.n	8004678 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800462e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004630:	f000 fa96 	bl	8004b60 <prvIsQueueFull>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d018      	beq.n	800466c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800463a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463c:	3310      	adds	r3, #16
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	4611      	mov	r1, r2
 8004642:	4618      	mov	r0, r3
 8004644:	f000 ff04 	bl	8005450 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004648:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800464a:	f000 fa21 	bl	8004a90 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800464e:	f000 fd3f 	bl	80050d0 <xTaskResumeAll>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	f47f af7c 	bne.w	8004552 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800465a:	4b0c      	ldr	r3, [pc, #48]	; (800468c <xQueueGenericSend+0x1f0>)
 800465c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004660:	601a      	str	r2, [r3, #0]
 8004662:	f3bf 8f4f 	dsb	sy
 8004666:	f3bf 8f6f 	isb	sy
 800466a:	e772      	b.n	8004552 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800466c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800466e:	f000 fa0f 	bl	8004a90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004672:	f000 fd2d 	bl	80050d0 <xTaskResumeAll>
 8004676:	e76c      	b.n	8004552 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004678:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800467a:	f000 fa09 	bl	8004a90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800467e:	f000 fd27 	bl	80050d0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004682:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004684:	4618      	mov	r0, r3
 8004686:	3738      	adds	r7, #56	; 0x38
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}
 800468c:	e000ed04 	.word	0xe000ed04

08004690 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b08e      	sub	sp, #56	; 0x38
 8004694:	af00      	add	r7, sp, #0
 8004696:	60f8      	str	r0, [r7, #12]
 8004698:	60b9      	str	r1, [r7, #8]
 800469a:	607a      	str	r2, [r7, #4]
 800469c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80046a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d109      	bne.n	80046bc <xQueueGenericSendFromISR+0x2c>
 80046a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	627b      	str	r3, [r7, #36]	; 0x24
 80046ba:	e7fe      	b.n	80046ba <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d103      	bne.n	80046ca <xQueueGenericSendFromISR+0x3a>
 80046c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d101      	bne.n	80046ce <xQueueGenericSendFromISR+0x3e>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e000      	b.n	80046d0 <xQueueGenericSendFromISR+0x40>
 80046ce:	2300      	movs	r3, #0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d109      	bne.n	80046e8 <xQueueGenericSendFromISR+0x58>
 80046d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046d8:	f383 8811 	msr	BASEPRI, r3
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	623b      	str	r3, [r7, #32]
 80046e6:	e7fe      	b.n	80046e6 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d103      	bne.n	80046f6 <xQueueGenericSendFromISR+0x66>
 80046ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <xQueueGenericSendFromISR+0x6a>
 80046f6:	2301      	movs	r3, #1
 80046f8:	e000      	b.n	80046fc <xQueueGenericSendFromISR+0x6c>
 80046fa:	2300      	movs	r3, #0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d109      	bne.n	8004714 <xQueueGenericSendFromISR+0x84>
 8004700:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004704:	f383 8811 	msr	BASEPRI, r3
 8004708:	f3bf 8f6f 	isb	sy
 800470c:	f3bf 8f4f 	dsb	sy
 8004710:	61fb      	str	r3, [r7, #28]
 8004712:	e7fe      	b.n	8004712 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004714:	f7ff fd86 	bl	8004224 <vPortValidateInterruptPriority>
	__asm volatile
 8004718:	f3ef 8211 	mrs	r2, BASEPRI
 800471c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004720:	f383 8811 	msr	BASEPRI, r3
 8004724:	f3bf 8f6f 	isb	sy
 8004728:	f3bf 8f4f 	dsb	sy
 800472c:	61ba      	str	r2, [r7, #24]
 800472e:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004730:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004732:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004736:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800473a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473c:	429a      	cmp	r2, r3
 800473e:	d302      	bcc.n	8004746 <xQueueGenericSendFromISR+0xb6>
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d12c      	bne.n	80047a0 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004748:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800474c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004750:	683a      	ldr	r2, [r7, #0]
 8004752:	68b9      	ldr	r1, [r7, #8]
 8004754:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004756:	f000 f90b 	bl	8004970 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800475a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800475e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004762:	d112      	bne.n	800478a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	2b00      	cmp	r3, #0
 800476a:	d016      	beq.n	800479a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800476c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800476e:	3324      	adds	r3, #36	; 0x24
 8004770:	4618      	mov	r0, r3
 8004772:	f000 febb 	bl	80054ec <xTaskRemoveFromEventList>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00e      	beq.n	800479a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d00b      	beq.n	800479a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	601a      	str	r2, [r3, #0]
 8004788:	e007      	b.n	800479a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800478a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800478e:	3301      	adds	r3, #1
 8004790:	b2db      	uxtb	r3, r3
 8004792:	b25a      	sxtb	r2, r3
 8004794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004796:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800479a:	2301      	movs	r3, #1
 800479c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800479e:	e001      	b.n	80047a4 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80047a0:	2300      	movs	r3, #0
 80047a2:	637b      	str	r3, [r7, #52]	; 0x34
 80047a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047a6:	613b      	str	r3, [r7, #16]
	__asm volatile
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80047ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3738      	adds	r7, #56	; 0x38
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b08c      	sub	sp, #48	; 0x30
 80047bc:	af00      	add	r7, sp, #0
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	60b9      	str	r1, [r7, #8]
 80047c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80047c4:	2300      	movs	r3, #0
 80047c6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80047cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d109      	bne.n	80047e6 <xQueueReceive+0x2e>
	__asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	623b      	str	r3, [r7, #32]
 80047e4:	e7fe      	b.n	80047e4 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d103      	bne.n	80047f4 <xQueueReceive+0x3c>
 80047ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d101      	bne.n	80047f8 <xQueueReceive+0x40>
 80047f4:	2301      	movs	r3, #1
 80047f6:	e000      	b.n	80047fa <xQueueReceive+0x42>
 80047f8:	2300      	movs	r3, #0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d109      	bne.n	8004812 <xQueueReceive+0x5a>
 80047fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004802:	f383 8811 	msr	BASEPRI, r3
 8004806:	f3bf 8f6f 	isb	sy
 800480a:	f3bf 8f4f 	dsb	sy
 800480e:	61fb      	str	r3, [r7, #28]
 8004810:	e7fe      	b.n	8004810 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004812:	f001 f821 	bl	8005858 <xTaskGetSchedulerState>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d102      	bne.n	8004822 <xQueueReceive+0x6a>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <xQueueReceive+0x6e>
 8004822:	2301      	movs	r3, #1
 8004824:	e000      	b.n	8004828 <xQueueReceive+0x70>
 8004826:	2300      	movs	r3, #0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d109      	bne.n	8004840 <xQueueReceive+0x88>
 800482c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004830:	f383 8811 	msr	BASEPRI, r3
 8004834:	f3bf 8f6f 	isb	sy
 8004838:	f3bf 8f4f 	dsb	sy
 800483c:	61bb      	str	r3, [r7, #24]
 800483e:	e7fe      	b.n	800483e <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004840:	f7ff fc14 	bl	800406c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004848:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800484a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01f      	beq.n	8004890 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004850:	68b9      	ldr	r1, [r7, #8]
 8004852:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004854:	f000 f8f6 	bl	8004a44 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485a:	1e5a      	subs	r2, r3, #1
 800485c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00f      	beq.n	8004888 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800486a:	3310      	adds	r3, #16
 800486c:	4618      	mov	r0, r3
 800486e:	f000 fe3d 	bl	80054ec <xTaskRemoveFromEventList>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d007      	beq.n	8004888 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004878:	4b3c      	ldr	r3, [pc, #240]	; (800496c <xQueueReceive+0x1b4>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004888:	f7ff fc1e 	bl	80040c8 <vPortExitCritical>
				return pdPASS;
 800488c:	2301      	movs	r3, #1
 800488e:	e069      	b.n	8004964 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d103      	bne.n	800489e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004896:	f7ff fc17 	bl	80040c8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800489a:	2300      	movs	r3, #0
 800489c:	e062      	b.n	8004964 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800489e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d106      	bne.n	80048b2 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80048a4:	f107 0310 	add.w	r3, r7, #16
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fe81 	bl	80055b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80048ae:	2301      	movs	r3, #1
 80048b0:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80048b2:	f7ff fc09 	bl	80040c8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80048b6:	f000 fbfd 	bl	80050b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80048ba:	f7ff fbd7 	bl	800406c <vPortEnterCritical>
 80048be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80048c4:	b25b      	sxtb	r3, r3
 80048c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048ca:	d103      	bne.n	80048d4 <xQueueReceive+0x11c>
 80048cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80048da:	b25b      	sxtb	r3, r3
 80048dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e0:	d103      	bne.n	80048ea <xQueueReceive+0x132>
 80048e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048e4:	2200      	movs	r2, #0
 80048e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80048ea:	f7ff fbed 	bl	80040c8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80048ee:	1d3a      	adds	r2, r7, #4
 80048f0:	f107 0310 	add.w	r3, r7, #16
 80048f4:	4611      	mov	r1, r2
 80048f6:	4618      	mov	r0, r3
 80048f8:	f000 fe70 	bl	80055dc <xTaskCheckForTimeOut>
 80048fc:	4603      	mov	r3, r0
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d123      	bne.n	800494a <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004902:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004904:	f000 f916 	bl	8004b34 <prvIsQueueEmpty>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d017      	beq.n	800493e <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800490e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004910:	3324      	adds	r3, #36	; 0x24
 8004912:	687a      	ldr	r2, [r7, #4]
 8004914:	4611      	mov	r1, r2
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fd9a 	bl	8005450 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800491c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800491e:	f000 f8b7 	bl	8004a90 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004922:	f000 fbd5 	bl	80050d0 <xTaskResumeAll>
 8004926:	4603      	mov	r3, r0
 8004928:	2b00      	cmp	r3, #0
 800492a:	d189      	bne.n	8004840 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800492c:	4b0f      	ldr	r3, [pc, #60]	; (800496c <xQueueReceive+0x1b4>)
 800492e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004932:	601a      	str	r2, [r3, #0]
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	f3bf 8f6f 	isb	sy
 800493c:	e780      	b.n	8004840 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800493e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004940:	f000 f8a6 	bl	8004a90 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004944:	f000 fbc4 	bl	80050d0 <xTaskResumeAll>
 8004948:	e77a      	b.n	8004840 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800494a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800494c:	f000 f8a0 	bl	8004a90 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004950:	f000 fbbe 	bl	80050d0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004954:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004956:	f000 f8ed 	bl	8004b34 <prvIsQueueEmpty>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	f43f af6f 	beq.w	8004840 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004962:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004964:	4618      	mov	r0, r3
 8004966:	3730      	adds	r7, #48	; 0x30
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	e000ed04 	.word	0xe000ed04

08004970 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b086      	sub	sp, #24
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800497c:	2300      	movs	r3, #0
 800497e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004984:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800498a:	2b00      	cmp	r3, #0
 800498c:	d10d      	bne.n	80049aa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d14d      	bne.n	8004a32 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	4618      	mov	r0, r3
 800499c:	f000 ff7a 	bl	8005894 <xTaskPriorityDisinherit>
 80049a0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	609a      	str	r2, [r3, #8]
 80049a8:	e043      	b.n	8004a32 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d119      	bne.n	80049e4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	6858      	ldr	r0, [r3, #4]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	461a      	mov	r2, r3
 80049ba:	68b9      	ldr	r1, [r7, #8]
 80049bc:	f001 fb94 	bl	80060e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	441a      	add	r2, r3
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	689b      	ldr	r3, [r3, #8]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d32b      	bcc.n	8004a32 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	605a      	str	r2, [r3, #4]
 80049e2:	e026      	b.n	8004a32 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	68d8      	ldr	r0, [r3, #12]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ec:	461a      	mov	r2, r3
 80049ee:	68b9      	ldr	r1, [r7, #8]
 80049f0:	f001 fb7a 	bl	80060e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	68da      	ldr	r2, [r3, #12]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049fc:	425b      	negs	r3, r3
 80049fe:	441a      	add	r2, r3
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	68da      	ldr	r2, [r3, #12]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d207      	bcs.n	8004a20 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	689a      	ldr	r2, [r3, #8]
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a18:	425b      	negs	r3, r3
 8004a1a:	441a      	add	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2b02      	cmp	r3, #2
 8004a24:	d105      	bne.n	8004a32 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d002      	beq.n	8004a32 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1c5a      	adds	r2, r3, #1
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004a3a:	697b      	ldr	r3, [r7, #20]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d018      	beq.n	8004a88 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5e:	441a      	add	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d303      	bcc.n	8004a78 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	68d9      	ldr	r1, [r3, #12]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a80:	461a      	mov	r2, r3
 8004a82:	6838      	ldr	r0, [r7, #0]
 8004a84:	f001 fb30 	bl	80060e8 <memcpy>
	}
}
 8004a88:	bf00      	nop
 8004a8a:	3708      	adds	r7, #8
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	bd80      	pop	{r7, pc}

08004a90 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004a98:	f7ff fae8 	bl	800406c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004aa2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004aa4:	e011      	b.n	8004aca <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d012      	beq.n	8004ad4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	3324      	adds	r3, #36	; 0x24
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 fd1a 	bl	80054ec <xTaskRemoveFromEventList>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d001      	beq.n	8004ac2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004abe:	f000 fded 	bl	800569c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004ac2:	7bfb      	ldrb	r3, [r7, #15]
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	dce9      	bgt.n	8004aa6 <prvUnlockQueue+0x16>
 8004ad2:	e000      	b.n	8004ad6 <prvUnlockQueue+0x46>
					break;
 8004ad4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	22ff      	movs	r2, #255	; 0xff
 8004ada:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004ade:	f7ff faf3 	bl	80040c8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004ae2:	f7ff fac3 	bl	800406c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004aec:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004aee:	e011      	b.n	8004b14 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	691b      	ldr	r3, [r3, #16]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d012      	beq.n	8004b1e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	3310      	adds	r3, #16
 8004afc:	4618      	mov	r0, r3
 8004afe:	f000 fcf5 	bl	80054ec <xTaskRemoveFromEventList>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d001      	beq.n	8004b0c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004b08:	f000 fdc8 	bl	800569c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004b0c:	7bbb      	ldrb	r3, [r7, #14]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b14:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	dce9      	bgt.n	8004af0 <prvUnlockQueue+0x60>
 8004b1c:	e000      	b.n	8004b20 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004b1e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	22ff      	movs	r2, #255	; 0xff
 8004b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004b28:	f7ff face 	bl	80040c8 <vPortExitCritical>
}
 8004b2c:	bf00      	nop
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b3c:	f7ff fa96 	bl	800406c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d102      	bne.n	8004b4e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	e001      	b.n	8004b52 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b52:	f7ff fab9 	bl	80040c8 <vPortExitCritical>

	return xReturn;
 8004b56:	68fb      	ldr	r3, [r7, #12]
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b084      	sub	sp, #16
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004b68:	f7ff fa80 	bl	800406c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d102      	bne.n	8004b7e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	60fb      	str	r3, [r7, #12]
 8004b7c:	e001      	b.n	8004b82 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004b82:	f7ff faa1 	bl	80040c8 <vPortExitCritical>

	return xReturn;
 8004b86:	68fb      	ldr	r3, [r7, #12]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3710      	adds	r7, #16
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004b90:	b480      	push	{r7}
 8004b92:	b085      	sub	sp, #20
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	60fb      	str	r3, [r7, #12]
 8004b9e:	e014      	b.n	8004bca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004ba0:	4a0e      	ldr	r2, [pc, #56]	; (8004bdc <vQueueAddToRegistry+0x4c>)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10b      	bne.n	8004bc4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004bac:	490b      	ldr	r1, [pc, #44]	; (8004bdc <vQueueAddToRegistry+0x4c>)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	683a      	ldr	r2, [r7, #0]
 8004bb2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004bb6:	4a09      	ldr	r2, [pc, #36]	; (8004bdc <vQueueAddToRegistry+0x4c>)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	00db      	lsls	r3, r3, #3
 8004bbc:	4413      	add	r3, r2
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004bc2:	e005      	b.n	8004bd0 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2b07      	cmp	r3, #7
 8004bce:	d9e7      	bls.n	8004ba0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004bd0:	bf00      	nop
 8004bd2:	3714      	adds	r7, #20
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr
 8004bdc:	2000498c 	.word	0x2000498c

08004be0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	60f8      	str	r0, [r7, #12]
 8004be8:	60b9      	str	r1, [r7, #8]
 8004bea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004bf0:	f7ff fa3c 	bl	800406c <vPortEnterCritical>
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004bfa:	b25b      	sxtb	r3, r3
 8004bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c00:	d103      	bne.n	8004c0a <vQueueWaitForMessageRestricted+0x2a>
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c10:	b25b      	sxtb	r3, r3
 8004c12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c16:	d103      	bne.n	8004c20 <vQueueWaitForMessageRestricted+0x40>
 8004c18:	697b      	ldr	r3, [r7, #20]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004c20:	f7ff fa52 	bl	80040c8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d106      	bne.n	8004c3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	3324      	adds	r3, #36	; 0x24
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	68b9      	ldr	r1, [r7, #8]
 8004c34:	4618      	mov	r0, r3
 8004c36:	f000 fc2f 	bl	8005498 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004c3a:	6978      	ldr	r0, [r7, #20]
 8004c3c:	f7ff ff28 	bl	8004a90 <prvUnlockQueue>
	}
 8004c40:	bf00      	nop
 8004c42:	3718      	adds	r7, #24
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b08e      	sub	sp, #56	; 0x38
 8004c4c:	af04      	add	r7, sp, #16
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	607a      	str	r2, [r7, #4]
 8004c54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d109      	bne.n	8004c70 <xTaskCreateStatic+0x28>
 8004c5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c60:	f383 8811 	msr	BASEPRI, r3
 8004c64:	f3bf 8f6f 	isb	sy
 8004c68:	f3bf 8f4f 	dsb	sy
 8004c6c:	623b      	str	r3, [r7, #32]
 8004c6e:	e7fe      	b.n	8004c6e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d109      	bne.n	8004c8a <xTaskCreateStatic+0x42>
 8004c76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c7a:	f383 8811 	msr	BASEPRI, r3
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	f3bf 8f4f 	dsb	sy
 8004c86:	61fb      	str	r3, [r7, #28]
 8004c88:	e7fe      	b.n	8004c88 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c8a:	235c      	movs	r3, #92	; 0x5c
 8004c8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	2b5c      	cmp	r3, #92	; 0x5c
 8004c92:	d009      	beq.n	8004ca8 <xTaskCreateStatic+0x60>
 8004c94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c98:	f383 8811 	msr	BASEPRI, r3
 8004c9c:	f3bf 8f6f 	isb	sy
 8004ca0:	f3bf 8f4f 	dsb	sy
 8004ca4:	61bb      	str	r3, [r7, #24]
 8004ca6:	e7fe      	b.n	8004ca6 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004ca8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004caa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d01e      	beq.n	8004cee <xTaskCreateStatic+0xa6>
 8004cb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d01b      	beq.n	8004cee <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004cb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb8:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004cbe:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc2:	2202      	movs	r2, #2
 8004cc4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004cc8:	2300      	movs	r3, #0
 8004cca:	9303      	str	r3, [sp, #12]
 8004ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cce:	9302      	str	r3, [sp, #8]
 8004cd0:	f107 0314 	add.w	r3, r7, #20
 8004cd4:	9301      	str	r3, [sp, #4]
 8004cd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	687a      	ldr	r2, [r7, #4]
 8004cde:	68b9      	ldr	r1, [r7, #8]
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 f850 	bl	8004d86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004ce6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004ce8:	f000 f8dc 	bl	8004ea4 <prvAddNewTaskToReadyList>
 8004cec:	e001      	b.n	8004cf2 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004cf2:	697b      	ldr	r3, [r7, #20]
	}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3728      	adds	r7, #40	; 0x28
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b08c      	sub	sp, #48	; 0x30
 8004d00:	af04      	add	r7, sp, #16
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	603b      	str	r3, [r7, #0]
 8004d08:	4613      	mov	r3, r2
 8004d0a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004d0c:	88fb      	ldrh	r3, [r7, #6]
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7fe fdfd 	bl	8003910 <pvPortMalloc>
 8004d16:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004d18:	697b      	ldr	r3, [r7, #20]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00e      	beq.n	8004d3c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004d1e:	205c      	movs	r0, #92	; 0x5c
 8004d20:	f7fe fdf6 	bl	8003910 <pvPortMalloc>
 8004d24:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d003      	beq.n	8004d34 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	631a      	str	r2, [r3, #48]	; 0x30
 8004d32:	e005      	b.n	8004d40 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d34:	6978      	ldr	r0, [r7, #20]
 8004d36:	f7fe fead 	bl	8003a94 <vPortFree>
 8004d3a:	e001      	b.n	8004d40 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d017      	beq.n	8004d76 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d4e:	88fa      	ldrh	r2, [r7, #6]
 8004d50:	2300      	movs	r3, #0
 8004d52:	9303      	str	r3, [sp, #12]
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	9302      	str	r3, [sp, #8]
 8004d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5a:	9301      	str	r3, [sp, #4]
 8004d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d5e:	9300      	str	r3, [sp, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	68b9      	ldr	r1, [r7, #8]
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f80e 	bl	8004d86 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d6a:	69f8      	ldr	r0, [r7, #28]
 8004d6c:	f000 f89a 	bl	8004ea4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d70:	2301      	movs	r3, #1
 8004d72:	61bb      	str	r3, [r7, #24]
 8004d74:	e002      	b.n	8004d7c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d76:	f04f 33ff 	mov.w	r3, #4294967295
 8004d7a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d7c:	69bb      	ldr	r3, [r7, #24]
	}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3720      	adds	r7, #32
 8004d82:	46bd      	mov	sp, r7
 8004d84:	bd80      	pop	{r7, pc}

08004d86 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d86:	b580      	push	{r7, lr}
 8004d88:	b088      	sub	sp, #32
 8004d8a:	af00      	add	r7, sp, #0
 8004d8c:	60f8      	str	r0, [r7, #12]
 8004d8e:	60b9      	str	r1, [r7, #8]
 8004d90:	607a      	str	r2, [r7, #4]
 8004d92:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d96:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	21a5      	movs	r1, #165	; 0xa5
 8004da0:	f001 f9ad 	bl	80060fe <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8004dae:	440b      	add	r3, r1
 8004db0:	009b      	lsls	r3, r3, #2
 8004db2:	4413      	add	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	f023 0307 	bic.w	r3, r3, #7
 8004dbc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004dbe:	69bb      	ldr	r3, [r7, #24]
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d009      	beq.n	8004ddc <prvInitialiseNewTask+0x56>
 8004dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dcc:	f383 8811 	msr	BASEPRI, r3
 8004dd0:	f3bf 8f6f 	isb	sy
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	617b      	str	r3, [r7, #20]
 8004dda:	e7fe      	b.n	8004dda <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004ddc:	68bb      	ldr	r3, [r7, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d01f      	beq.n	8004e22 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004de2:	2300      	movs	r3, #0
 8004de4:	61fb      	str	r3, [r7, #28]
 8004de6:	e012      	b.n	8004e0e <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	69fb      	ldr	r3, [r7, #28]
 8004dec:	4413      	add	r3, r2
 8004dee:	7819      	ldrb	r1, [r3, #0]
 8004df0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	4413      	add	r3, r2
 8004df6:	3334      	adds	r3, #52	; 0x34
 8004df8:	460a      	mov	r2, r1
 8004dfa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	4413      	add	r3, r2
 8004e02:	781b      	ldrb	r3, [r3, #0]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d006      	beq.n	8004e16 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	61fb      	str	r3, [r7, #28]
 8004e0e:	69fb      	ldr	r3, [r7, #28]
 8004e10:	2b0f      	cmp	r3, #15
 8004e12:	d9e9      	bls.n	8004de8 <prvInitialiseNewTask+0x62>
 8004e14:	e000      	b.n	8004e18 <prvInitialiseNewTask+0x92>
			{
				break;
 8004e16:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e20:	e003      	b.n	8004e2a <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004e22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e2c:	2b37      	cmp	r3, #55	; 0x37
 8004e2e:	d901      	bls.n	8004e34 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004e30:	2337      	movs	r3, #55	; 0x37
 8004e32:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004e34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e38:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004e3e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e42:	2200      	movs	r2, #0
 8004e44:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e48:	3304      	adds	r3, #4
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fe ff56 	bl	8003cfc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e52:	3318      	adds	r3, #24
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7fe ff51 	bl	8003cfc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e62:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e6e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e72:	2200      	movs	r2, #0
 8004e74:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e7e:	683a      	ldr	r2, [r7, #0]
 8004e80:	68f9      	ldr	r1, [r7, #12]
 8004e82:	69b8      	ldr	r0, [r7, #24]
 8004e84:	f7fe ffce 	bl	8003e24 <pxPortInitialiseStack>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d002      	beq.n	8004e9a <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e9a:	bf00      	nop
 8004e9c:	3720      	adds	r7, #32
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd80      	pop	{r7, pc}
	...

08004ea4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004eac:	f7ff f8de 	bl	800406c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004eb0:	4b2d      	ldr	r3, [pc, #180]	; (8004f68 <prvAddNewTaskToReadyList+0xc4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	4a2c      	ldr	r2, [pc, #176]	; (8004f68 <prvAddNewTaskToReadyList+0xc4>)
 8004eb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004eba:	4b2c      	ldr	r3, [pc, #176]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d109      	bne.n	8004ed6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004ec2:	4a2a      	ldr	r2, [pc, #168]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004ec8:	4b27      	ldr	r3, [pc, #156]	; (8004f68 <prvAddNewTaskToReadyList+0xc4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d110      	bne.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004ed0:	f000 fc08 	bl	80056e4 <prvInitialiseTaskLists>
 8004ed4:	e00d      	b.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004ed6:	4b26      	ldr	r3, [pc, #152]	; (8004f70 <prvAddNewTaskToReadyList+0xcc>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d109      	bne.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004ede:	4b23      	ldr	r3, [pc, #140]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d802      	bhi.n	8004ef2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004eec:	4a1f      	ldr	r2, [pc, #124]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004ef2:	4b20      	ldr	r3, [pc, #128]	; (8004f74 <prvAddNewTaskToReadyList+0xd0>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	4a1e      	ldr	r2, [pc, #120]	; (8004f74 <prvAddNewTaskToReadyList+0xd0>)
 8004efa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004efc:	4b1d      	ldr	r3, [pc, #116]	; (8004f74 <prvAddNewTaskToReadyList+0xd0>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f08:	4b1b      	ldr	r3, [pc, #108]	; (8004f78 <prvAddNewTaskToReadyList+0xd4>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d903      	bls.n	8004f18 <prvAddNewTaskToReadyList+0x74>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f14:	4a18      	ldr	r2, [pc, #96]	; (8004f78 <prvAddNewTaskToReadyList+0xd4>)
 8004f16:	6013      	str	r3, [r2, #0]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	009b      	lsls	r3, r3, #2
 8004f20:	4413      	add	r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	4a15      	ldr	r2, [pc, #84]	; (8004f7c <prvAddNewTaskToReadyList+0xd8>)
 8004f26:	441a      	add	r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	3304      	adds	r3, #4
 8004f2c:	4619      	mov	r1, r3
 8004f2e:	4610      	mov	r0, r2
 8004f30:	f7fe fef1 	bl	8003d16 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004f34:	f7ff f8c8 	bl	80040c8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004f38:	4b0d      	ldr	r3, [pc, #52]	; (8004f70 <prvAddNewTaskToReadyList+0xcc>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00e      	beq.n	8004f5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004f40:	4b0a      	ldr	r3, [pc, #40]	; (8004f6c <prvAddNewTaskToReadyList+0xc8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d207      	bcs.n	8004f5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f4e:	4b0c      	ldr	r3, [pc, #48]	; (8004f80 <prvAddNewTaskToReadyList+0xdc>)
 8004f50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f5e:	bf00      	nop
 8004f60:	3708      	adds	r7, #8
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	200047e0 	.word	0x200047e0
 8004f6c:	2000430c 	.word	0x2000430c
 8004f70:	200047ec 	.word	0x200047ec
 8004f74:	200047fc 	.word	0x200047fc
 8004f78:	200047e8 	.word	0x200047e8
 8004f7c:	20004310 	.word	0x20004310
 8004f80:	e000ed04 	.word	0xe000ed04

08004f84 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d016      	beq.n	8004fc4 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f96:	4b13      	ldr	r3, [pc, #76]	; (8004fe4 <vTaskDelay+0x60>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d009      	beq.n	8004fb2 <vTaskDelay+0x2e>
 8004f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fa2:	f383 8811 	msr	BASEPRI, r3
 8004fa6:	f3bf 8f6f 	isb	sy
 8004faa:	f3bf 8f4f 	dsb	sy
 8004fae:	60bb      	str	r3, [r7, #8]
 8004fb0:	e7fe      	b.n	8004fb0 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004fb2:	f000 f87f 	bl	80050b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004fb6:	2100      	movs	r1, #0
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 fcd7 	bl	800596c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004fbe:	f000 f887 	bl	80050d0 <xTaskResumeAll>
 8004fc2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d107      	bne.n	8004fda <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004fca:	4b07      	ldr	r3, [pc, #28]	; (8004fe8 <vTaskDelay+0x64>)
 8004fcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	f3bf 8f4f 	dsb	sy
 8004fd6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004fda:	bf00      	nop
 8004fdc:	3710      	adds	r7, #16
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bd80      	pop	{r7, pc}
 8004fe2:	bf00      	nop
 8004fe4:	20004808 	.word	0x20004808
 8004fe8:	e000ed04 	.word	0xe000ed04

08004fec <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b08a      	sub	sp, #40	; 0x28
 8004ff0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004ffa:	463a      	mov	r2, r7
 8004ffc:	1d39      	adds	r1, r7, #4
 8004ffe:	f107 0308 	add.w	r3, r7, #8
 8005002:	4618      	mov	r0, r3
 8005004:	f7fe fc50 	bl	80038a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005008:	6839      	ldr	r1, [r7, #0]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68ba      	ldr	r2, [r7, #8]
 800500e:	9202      	str	r2, [sp, #8]
 8005010:	9301      	str	r3, [sp, #4]
 8005012:	2300      	movs	r3, #0
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	2300      	movs	r3, #0
 8005018:	460a      	mov	r2, r1
 800501a:	4920      	ldr	r1, [pc, #128]	; (800509c <vTaskStartScheduler+0xb0>)
 800501c:	4820      	ldr	r0, [pc, #128]	; (80050a0 <vTaskStartScheduler+0xb4>)
 800501e:	f7ff fe13 	bl	8004c48 <xTaskCreateStatic>
 8005022:	4602      	mov	r2, r0
 8005024:	4b1f      	ldr	r3, [pc, #124]	; (80050a4 <vTaskStartScheduler+0xb8>)
 8005026:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005028:	4b1e      	ldr	r3, [pc, #120]	; (80050a4 <vTaskStartScheduler+0xb8>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d002      	beq.n	8005036 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005030:	2301      	movs	r3, #1
 8005032:	617b      	str	r3, [r7, #20]
 8005034:	e001      	b.n	800503a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005036:	2300      	movs	r3, #0
 8005038:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d102      	bne.n	8005046 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005040:	f000 fce8 	bl	8005a14 <xTimerCreateTimerTask>
 8005044:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2b01      	cmp	r3, #1
 800504a:	d115      	bne.n	8005078 <vTaskStartScheduler+0x8c>
 800504c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005050:	f383 8811 	msr	BASEPRI, r3
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	f3bf 8f4f 	dsb	sy
 800505c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800505e:	4b12      	ldr	r3, [pc, #72]	; (80050a8 <vTaskStartScheduler+0xbc>)
 8005060:	f04f 32ff 	mov.w	r2, #4294967295
 8005064:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005066:	4b11      	ldr	r3, [pc, #68]	; (80050ac <vTaskStartScheduler+0xc0>)
 8005068:	2201      	movs	r2, #1
 800506a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800506c:	4b10      	ldr	r3, [pc, #64]	; (80050b0 <vTaskStartScheduler+0xc4>)
 800506e:	2200      	movs	r2, #0
 8005070:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005072:	f7fe ff5d 	bl	8003f30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005076:	e00d      	b.n	8005094 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800507e:	d109      	bne.n	8005094 <vTaskStartScheduler+0xa8>
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	60fb      	str	r3, [r7, #12]
 8005092:	e7fe      	b.n	8005092 <vTaskStartScheduler+0xa6>
}
 8005094:	bf00      	nop
 8005096:	3718      	adds	r7, #24
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}
 800509c:	08006134 	.word	0x08006134
 80050a0:	080056b5 	.word	0x080056b5
 80050a4:	20004804 	.word	0x20004804
 80050a8:	20004800 	.word	0x20004800
 80050ac:	200047ec 	.word	0x200047ec
 80050b0:	200047e4 	.word	0x200047e4

080050b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80050b8:	4b04      	ldr	r3, [pc, #16]	; (80050cc <vTaskSuspendAll+0x18>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3301      	adds	r3, #1
 80050be:	4a03      	ldr	r2, [pc, #12]	; (80050cc <vTaskSuspendAll+0x18>)
 80050c0:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80050c2:	bf00      	nop
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr
 80050cc:	20004808 	.word	0x20004808

080050d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80050da:	2300      	movs	r3, #0
 80050dc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80050de:	4b41      	ldr	r3, [pc, #260]	; (80051e4 <xTaskResumeAll+0x114>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d109      	bne.n	80050fa <xTaskResumeAll+0x2a>
 80050e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ea:	f383 8811 	msr	BASEPRI, r3
 80050ee:	f3bf 8f6f 	isb	sy
 80050f2:	f3bf 8f4f 	dsb	sy
 80050f6:	603b      	str	r3, [r7, #0]
 80050f8:	e7fe      	b.n	80050f8 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050fa:	f7fe ffb7 	bl	800406c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050fe:	4b39      	ldr	r3, [pc, #228]	; (80051e4 <xTaskResumeAll+0x114>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	3b01      	subs	r3, #1
 8005104:	4a37      	ldr	r2, [pc, #220]	; (80051e4 <xTaskResumeAll+0x114>)
 8005106:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005108:	4b36      	ldr	r3, [pc, #216]	; (80051e4 <xTaskResumeAll+0x114>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d162      	bne.n	80051d6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005110:	4b35      	ldr	r3, [pc, #212]	; (80051e8 <xTaskResumeAll+0x118>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d05e      	beq.n	80051d6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005118:	e02f      	b.n	800517a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800511a:	4b34      	ldr	r3, [pc, #208]	; (80051ec <xTaskResumeAll+0x11c>)
 800511c:	68db      	ldr	r3, [r3, #12]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	3318      	adds	r3, #24
 8005126:	4618      	mov	r0, r3
 8005128:	f7fe fe52 	bl	8003dd0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	3304      	adds	r3, #4
 8005130:	4618      	mov	r0, r3
 8005132:	f7fe fe4d 	bl	8003dd0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800513a:	4b2d      	ldr	r3, [pc, #180]	; (80051f0 <xTaskResumeAll+0x120>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	429a      	cmp	r2, r3
 8005140:	d903      	bls.n	800514a <xTaskResumeAll+0x7a>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005146:	4a2a      	ldr	r2, [pc, #168]	; (80051f0 <xTaskResumeAll+0x120>)
 8005148:	6013      	str	r3, [r2, #0]
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800514e:	4613      	mov	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4413      	add	r3, r2
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4a27      	ldr	r2, [pc, #156]	; (80051f4 <xTaskResumeAll+0x124>)
 8005158:	441a      	add	r2, r3
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	3304      	adds	r3, #4
 800515e:	4619      	mov	r1, r3
 8005160:	4610      	mov	r0, r2
 8005162:	f7fe fdd8 	bl	8003d16 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800516a:	4b23      	ldr	r3, [pc, #140]	; (80051f8 <xTaskResumeAll+0x128>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005170:	429a      	cmp	r2, r3
 8005172:	d302      	bcc.n	800517a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005174:	4b21      	ldr	r3, [pc, #132]	; (80051fc <xTaskResumeAll+0x12c>)
 8005176:	2201      	movs	r2, #1
 8005178:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800517a:	4b1c      	ldr	r3, [pc, #112]	; (80051ec <xTaskResumeAll+0x11c>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d1cb      	bne.n	800511a <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d001      	beq.n	800518c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005188:	f000 fb46 	bl	8005818 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800518c:	4b1c      	ldr	r3, [pc, #112]	; (8005200 <xTaskResumeAll+0x130>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d010      	beq.n	80051ba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005198:	f000 f846 	bl	8005228 <xTaskIncrementTick>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d002      	beq.n	80051a8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80051a2:	4b16      	ldr	r3, [pc, #88]	; (80051fc <xTaskResumeAll+0x12c>)
 80051a4:	2201      	movs	r2, #1
 80051a6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3b01      	subs	r3, #1
 80051ac:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d1f1      	bne.n	8005198 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80051b4:	4b12      	ldr	r3, [pc, #72]	; (8005200 <xTaskResumeAll+0x130>)
 80051b6:	2200      	movs	r2, #0
 80051b8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80051ba:	4b10      	ldr	r3, [pc, #64]	; (80051fc <xTaskResumeAll+0x12c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d009      	beq.n	80051d6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80051c2:	2301      	movs	r3, #1
 80051c4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80051c6:	4b0f      	ldr	r3, [pc, #60]	; (8005204 <xTaskResumeAll+0x134>)
 80051c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051cc:	601a      	str	r2, [r3, #0]
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80051d6:	f7fe ff77 	bl	80040c8 <vPortExitCritical>

	return xAlreadyYielded;
 80051da:	68bb      	ldr	r3, [r7, #8]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	20004808 	.word	0x20004808
 80051e8:	200047e0 	.word	0x200047e0
 80051ec:	200047a0 	.word	0x200047a0
 80051f0:	200047e8 	.word	0x200047e8
 80051f4:	20004310 	.word	0x20004310
 80051f8:	2000430c 	.word	0x2000430c
 80051fc:	200047f4 	.word	0x200047f4
 8005200:	200047f0 	.word	0x200047f0
 8005204:	e000ed04 	.word	0xe000ed04

08005208 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800520e:	4b05      	ldr	r3, [pc, #20]	; (8005224 <xTaskGetTickCount+0x1c>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005214:	687b      	ldr	r3, [r7, #4]
}
 8005216:	4618      	mov	r0, r3
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
 8005222:	bf00      	nop
 8005224:	200047e4 	.word	0x200047e4

08005228 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800522e:	2300      	movs	r3, #0
 8005230:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005232:	4b4e      	ldr	r3, [pc, #312]	; (800536c <xTaskIncrementTick+0x144>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	2b00      	cmp	r3, #0
 8005238:	f040 8088 	bne.w	800534c <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800523c:	4b4c      	ldr	r3, [pc, #304]	; (8005370 <xTaskIncrementTick+0x148>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3301      	adds	r3, #1
 8005242:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005244:	4a4a      	ldr	r2, [pc, #296]	; (8005370 <xTaskIncrementTick+0x148>)
 8005246:	693b      	ldr	r3, [r7, #16]
 8005248:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d11f      	bne.n	8005290 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005250:	4b48      	ldr	r3, [pc, #288]	; (8005374 <xTaskIncrementTick+0x14c>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d009      	beq.n	800526e <xTaskIncrementTick+0x46>
 800525a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800525e:	f383 8811 	msr	BASEPRI, r3
 8005262:	f3bf 8f6f 	isb	sy
 8005266:	f3bf 8f4f 	dsb	sy
 800526a:	603b      	str	r3, [r7, #0]
 800526c:	e7fe      	b.n	800526c <xTaskIncrementTick+0x44>
 800526e:	4b41      	ldr	r3, [pc, #260]	; (8005374 <xTaskIncrementTick+0x14c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	60fb      	str	r3, [r7, #12]
 8005274:	4b40      	ldr	r3, [pc, #256]	; (8005378 <xTaskIncrementTick+0x150>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a3e      	ldr	r2, [pc, #248]	; (8005374 <xTaskIncrementTick+0x14c>)
 800527a:	6013      	str	r3, [r2, #0]
 800527c:	4a3e      	ldr	r2, [pc, #248]	; (8005378 <xTaskIncrementTick+0x150>)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6013      	str	r3, [r2, #0]
 8005282:	4b3e      	ldr	r3, [pc, #248]	; (800537c <xTaskIncrementTick+0x154>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	3301      	adds	r3, #1
 8005288:	4a3c      	ldr	r2, [pc, #240]	; (800537c <xTaskIncrementTick+0x154>)
 800528a:	6013      	str	r3, [r2, #0]
 800528c:	f000 fac4 	bl	8005818 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005290:	4b3b      	ldr	r3, [pc, #236]	; (8005380 <xTaskIncrementTick+0x158>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	429a      	cmp	r2, r3
 8005298:	d349      	bcc.n	800532e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800529a:	4b36      	ldr	r3, [pc, #216]	; (8005374 <xTaskIncrementTick+0x14c>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d104      	bne.n	80052ae <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80052a4:	4b36      	ldr	r3, [pc, #216]	; (8005380 <xTaskIncrementTick+0x158>)
 80052a6:	f04f 32ff 	mov.w	r2, #4294967295
 80052aa:	601a      	str	r2, [r3, #0]
					break;
 80052ac:	e03f      	b.n	800532e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052ae:	4b31      	ldr	r3, [pc, #196]	; (8005374 <xTaskIncrementTick+0x14c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68db      	ldr	r3, [r3, #12]
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	429a      	cmp	r2, r3
 80052c4:	d203      	bcs.n	80052ce <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80052c6:	4a2e      	ldr	r2, [pc, #184]	; (8005380 <xTaskIncrementTick+0x158>)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80052cc:	e02f      	b.n	800532e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80052ce:	68bb      	ldr	r3, [r7, #8]
 80052d0:	3304      	adds	r3, #4
 80052d2:	4618      	mov	r0, r3
 80052d4:	f7fe fd7c 	bl	8003dd0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d004      	beq.n	80052ea <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	3318      	adds	r3, #24
 80052e4:	4618      	mov	r0, r3
 80052e6:	f7fe fd73 	bl	8003dd0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ee:	4b25      	ldr	r3, [pc, #148]	; (8005384 <xTaskIncrementTick+0x15c>)
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d903      	bls.n	80052fe <xTaskIncrementTick+0xd6>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fa:	4a22      	ldr	r2, [pc, #136]	; (8005384 <xTaskIncrementTick+0x15c>)
 80052fc:	6013      	str	r3, [r2, #0]
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005302:	4613      	mov	r3, r2
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	4413      	add	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	4a1f      	ldr	r2, [pc, #124]	; (8005388 <xTaskIncrementTick+0x160>)
 800530c:	441a      	add	r2, r3
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	3304      	adds	r3, #4
 8005312:	4619      	mov	r1, r3
 8005314:	4610      	mov	r0, r2
 8005316:	f7fe fcfe 	bl	8003d16 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800531e:	4b1b      	ldr	r3, [pc, #108]	; (800538c <xTaskIncrementTick+0x164>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005324:	429a      	cmp	r2, r3
 8005326:	d3b8      	bcc.n	800529a <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005328:	2301      	movs	r3, #1
 800532a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800532c:	e7b5      	b.n	800529a <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800532e:	4b17      	ldr	r3, [pc, #92]	; (800538c <xTaskIncrementTick+0x164>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005334:	4914      	ldr	r1, [pc, #80]	; (8005388 <xTaskIncrementTick+0x160>)
 8005336:	4613      	mov	r3, r2
 8005338:	009b      	lsls	r3, r3, #2
 800533a:	4413      	add	r3, r2
 800533c:	009b      	lsls	r3, r3, #2
 800533e:	440b      	add	r3, r1
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	2b01      	cmp	r3, #1
 8005344:	d907      	bls.n	8005356 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 8005346:	2301      	movs	r3, #1
 8005348:	617b      	str	r3, [r7, #20]
 800534a:	e004      	b.n	8005356 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800534c:	4b10      	ldr	r3, [pc, #64]	; (8005390 <xTaskIncrementTick+0x168>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	3301      	adds	r3, #1
 8005352:	4a0f      	ldr	r2, [pc, #60]	; (8005390 <xTaskIncrementTick+0x168>)
 8005354:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005356:	4b0f      	ldr	r3, [pc, #60]	; (8005394 <xTaskIncrementTick+0x16c>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d001      	beq.n	8005362 <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800535e:	2301      	movs	r3, #1
 8005360:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005362:	697b      	ldr	r3, [r7, #20]
}
 8005364:	4618      	mov	r0, r3
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	20004808 	.word	0x20004808
 8005370:	200047e4 	.word	0x200047e4
 8005374:	20004798 	.word	0x20004798
 8005378:	2000479c 	.word	0x2000479c
 800537c:	200047f8 	.word	0x200047f8
 8005380:	20004800 	.word	0x20004800
 8005384:	200047e8 	.word	0x200047e8
 8005388:	20004310 	.word	0x20004310
 800538c:	2000430c 	.word	0x2000430c
 8005390:	200047f0 	.word	0x200047f0
 8005394:	200047f4 	.word	0x200047f4

08005398 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005398:	b480      	push	{r7}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800539e:	4b27      	ldr	r3, [pc, #156]	; (800543c <vTaskSwitchContext+0xa4>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d003      	beq.n	80053ae <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80053a6:	4b26      	ldr	r3, [pc, #152]	; (8005440 <vTaskSwitchContext+0xa8>)
 80053a8:	2201      	movs	r2, #1
 80053aa:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80053ac:	e040      	b.n	8005430 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 80053ae:	4b24      	ldr	r3, [pc, #144]	; (8005440 <vTaskSwitchContext+0xa8>)
 80053b0:	2200      	movs	r2, #0
 80053b2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053b4:	4b23      	ldr	r3, [pc, #140]	; (8005444 <vTaskSwitchContext+0xac>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	60fb      	str	r3, [r7, #12]
 80053ba:	e00f      	b.n	80053dc <vTaskSwitchContext+0x44>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d109      	bne.n	80053d6 <vTaskSwitchContext+0x3e>
 80053c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c6:	f383 8811 	msr	BASEPRI, r3
 80053ca:	f3bf 8f6f 	isb	sy
 80053ce:	f3bf 8f4f 	dsb	sy
 80053d2:	607b      	str	r3, [r7, #4]
 80053d4:	e7fe      	b.n	80053d4 <vTaskSwitchContext+0x3c>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3b01      	subs	r3, #1
 80053da:	60fb      	str	r3, [r7, #12]
 80053dc:	491a      	ldr	r1, [pc, #104]	; (8005448 <vTaskSwitchContext+0xb0>)
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d0e5      	beq.n	80053bc <vTaskSwitchContext+0x24>
 80053f0:	68fa      	ldr	r2, [r7, #12]
 80053f2:	4613      	mov	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4413      	add	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4a13      	ldr	r2, [pc, #76]	; (8005448 <vTaskSwitchContext+0xb0>)
 80053fc:	4413      	add	r3, r2
 80053fe:	60bb      	str	r3, [r7, #8]
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	685a      	ldr	r2, [r3, #4]
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	605a      	str	r2, [r3, #4]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	685a      	ldr	r2, [r3, #4]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	3308      	adds	r3, #8
 8005412:	429a      	cmp	r2, r3
 8005414:	d104      	bne.n	8005420 <vTaskSwitchContext+0x88>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	605a      	str	r2, [r3, #4]
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	4a09      	ldr	r2, [pc, #36]	; (800544c <vTaskSwitchContext+0xb4>)
 8005428:	6013      	str	r3, [r2, #0]
 800542a:	4a06      	ldr	r2, [pc, #24]	; (8005444 <vTaskSwitchContext+0xac>)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6013      	str	r3, [r2, #0]
}
 8005430:	bf00      	nop
 8005432:	3714      	adds	r7, #20
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	20004808 	.word	0x20004808
 8005440:	200047f4 	.word	0x200047f4
 8005444:	200047e8 	.word	0x200047e8
 8005448:	20004310 	.word	0x20004310
 800544c:	2000430c 	.word	0x2000430c

08005450 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b084      	sub	sp, #16
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d109      	bne.n	8005474 <vTaskPlaceOnEventList+0x24>
 8005460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	60fb      	str	r3, [r7, #12]
 8005472:	e7fe      	b.n	8005472 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005474:	4b07      	ldr	r3, [pc, #28]	; (8005494 <vTaskPlaceOnEventList+0x44>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	3318      	adds	r3, #24
 800547a:	4619      	mov	r1, r3
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7fe fc6e 	bl	8003d5e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005482:	2101      	movs	r1, #1
 8005484:	6838      	ldr	r0, [r7, #0]
 8005486:	f000 fa71 	bl	800596c <prvAddCurrentTaskToDelayedList>
}
 800548a:	bf00      	nop
 800548c:	3710      	adds	r7, #16
 800548e:	46bd      	mov	sp, r7
 8005490:	bd80      	pop	{r7, pc}
 8005492:	bf00      	nop
 8005494:	2000430c 	.word	0x2000430c

08005498 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005498:	b580      	push	{r7, lr}
 800549a:	b086      	sub	sp, #24
 800549c:	af00      	add	r7, sp, #0
 800549e:	60f8      	str	r0, [r7, #12]
 80054a0:	60b9      	str	r1, [r7, #8]
 80054a2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d109      	bne.n	80054be <vTaskPlaceOnEventListRestricted+0x26>
 80054aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054ae:	f383 8811 	msr	BASEPRI, r3
 80054b2:	f3bf 8f6f 	isb	sy
 80054b6:	f3bf 8f4f 	dsb	sy
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	e7fe      	b.n	80054bc <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054be:	4b0a      	ldr	r3, [pc, #40]	; (80054e8 <vTaskPlaceOnEventListRestricted+0x50>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	3318      	adds	r3, #24
 80054c4:	4619      	mov	r1, r3
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f7fe fc25 	bl	8003d16 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d002      	beq.n	80054d8 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 80054d2:	f04f 33ff 	mov.w	r3, #4294967295
 80054d6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	68b8      	ldr	r0, [r7, #8]
 80054dc:	f000 fa46 	bl	800596c <prvAddCurrentTaskToDelayedList>
	}
 80054e0:	bf00      	nop
 80054e2:	3718      	adds	r7, #24
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bd80      	pop	{r7, pc}
 80054e8:	2000430c 	.word	0x2000430c

080054ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b086      	sub	sp, #24
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d109      	bne.n	8005516 <xTaskRemoveFromEventList+0x2a>
 8005502:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005506:	f383 8811 	msr	BASEPRI, r3
 800550a:	f3bf 8f6f 	isb	sy
 800550e:	f3bf 8f4f 	dsb	sy
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	e7fe      	b.n	8005514 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	3318      	adds	r3, #24
 800551a:	4618      	mov	r0, r3
 800551c:	f7fe fc58 	bl	8003dd0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005520:	4b1d      	ldr	r3, [pc, #116]	; (8005598 <xTaskRemoveFromEventList+0xac>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d11d      	bne.n	8005564 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	3304      	adds	r3, #4
 800552c:	4618      	mov	r0, r3
 800552e:	f7fe fc4f 	bl	8003dd0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005536:	4b19      	ldr	r3, [pc, #100]	; (800559c <xTaskRemoveFromEventList+0xb0>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	429a      	cmp	r2, r3
 800553c:	d903      	bls.n	8005546 <xTaskRemoveFromEventList+0x5a>
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005542:	4a16      	ldr	r2, [pc, #88]	; (800559c <xTaskRemoveFromEventList+0xb0>)
 8005544:	6013      	str	r3, [r2, #0]
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800554a:	4613      	mov	r3, r2
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	4413      	add	r3, r2
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	4a13      	ldr	r2, [pc, #76]	; (80055a0 <xTaskRemoveFromEventList+0xb4>)
 8005554:	441a      	add	r2, r3
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	3304      	adds	r3, #4
 800555a:	4619      	mov	r1, r3
 800555c:	4610      	mov	r0, r2
 800555e:	f7fe fbda 	bl	8003d16 <vListInsertEnd>
 8005562:	e005      	b.n	8005570 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	3318      	adds	r3, #24
 8005568:	4619      	mov	r1, r3
 800556a:	480e      	ldr	r0, [pc, #56]	; (80055a4 <xTaskRemoveFromEventList+0xb8>)
 800556c:	f7fe fbd3 	bl	8003d16 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005570:	693b      	ldr	r3, [r7, #16]
 8005572:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005574:	4b0c      	ldr	r3, [pc, #48]	; (80055a8 <xTaskRemoveFromEventList+0xbc>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800557a:	429a      	cmp	r2, r3
 800557c:	d905      	bls.n	800558a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800557e:	2301      	movs	r3, #1
 8005580:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005582:	4b0a      	ldr	r3, [pc, #40]	; (80055ac <xTaskRemoveFromEventList+0xc0>)
 8005584:	2201      	movs	r2, #1
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	e001      	b.n	800558e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800558a:	2300      	movs	r3, #0
 800558c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800558e:	697b      	ldr	r3, [r7, #20]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3718      	adds	r7, #24
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	20004808 	.word	0x20004808
 800559c:	200047e8 	.word	0x200047e8
 80055a0:	20004310 	.word	0x20004310
 80055a4:	200047a0 	.word	0x200047a0
 80055a8:	2000430c 	.word	0x2000430c
 80055ac:	200047f4 	.word	0x200047f4

080055b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80055b0:	b480      	push	{r7}
 80055b2:	b083      	sub	sp, #12
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80055b8:	4b06      	ldr	r3, [pc, #24]	; (80055d4 <vTaskInternalSetTimeOutState+0x24>)
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80055c0:	4b05      	ldr	r3, [pc, #20]	; (80055d8 <vTaskInternalSetTimeOutState+0x28>)
 80055c2:	681a      	ldr	r2, [r3, #0]
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	605a      	str	r2, [r3, #4]
}
 80055c8:	bf00      	nop
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr
 80055d4:	200047f8 	.word	0x200047f8
 80055d8:	200047e4 	.word	0x200047e4

080055dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b088      	sub	sp, #32
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d109      	bne.n	8005600 <xTaskCheckForTimeOut+0x24>
 80055ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f0:	f383 8811 	msr	BASEPRI, r3
 80055f4:	f3bf 8f6f 	isb	sy
 80055f8:	f3bf 8f4f 	dsb	sy
 80055fc:	613b      	str	r3, [r7, #16]
 80055fe:	e7fe      	b.n	80055fe <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d109      	bne.n	800561a <xTaskCheckForTimeOut+0x3e>
 8005606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	60fb      	str	r3, [r7, #12]
 8005618:	e7fe      	b.n	8005618 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800561a:	f7fe fd27 	bl	800406c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800561e:	4b1d      	ldr	r3, [pc, #116]	; (8005694 <xTaskCheckForTimeOut+0xb8>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	69ba      	ldr	r2, [r7, #24]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005636:	d102      	bne.n	800563e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005638:	2300      	movs	r3, #0
 800563a:	61fb      	str	r3, [r7, #28]
 800563c:	e023      	b.n	8005686 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681a      	ldr	r2, [r3, #0]
 8005642:	4b15      	ldr	r3, [pc, #84]	; (8005698 <xTaskCheckForTimeOut+0xbc>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	429a      	cmp	r2, r3
 8005648:	d007      	beq.n	800565a <xTaskCheckForTimeOut+0x7e>
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	429a      	cmp	r2, r3
 8005652:	d302      	bcc.n	800565a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005654:	2301      	movs	r3, #1
 8005656:	61fb      	str	r3, [r7, #28]
 8005658:	e015      	b.n	8005686 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	697a      	ldr	r2, [r7, #20]
 8005660:	429a      	cmp	r2, r3
 8005662:	d20b      	bcs.n	800567c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	1ad2      	subs	r2, r2, r3
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7ff ff9d 	bl	80055b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005676:	2300      	movs	r3, #0
 8005678:	61fb      	str	r3, [r7, #28]
 800567a:	e004      	b.n	8005686 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2200      	movs	r2, #0
 8005680:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005682:	2301      	movs	r3, #1
 8005684:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005686:	f7fe fd1f 	bl	80040c8 <vPortExitCritical>

	return xReturn;
 800568a:	69fb      	ldr	r3, [r7, #28]
}
 800568c:	4618      	mov	r0, r3
 800568e:	3720      	adds	r7, #32
 8005690:	46bd      	mov	sp, r7
 8005692:	bd80      	pop	{r7, pc}
 8005694:	200047e4 	.word	0x200047e4
 8005698:	200047f8 	.word	0x200047f8

0800569c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80056a0:	4b03      	ldr	r3, [pc, #12]	; (80056b0 <vTaskMissedYield+0x14>)
 80056a2:	2201      	movs	r2, #1
 80056a4:	601a      	str	r2, [r3, #0]
}
 80056a6:	bf00      	nop
 80056a8:	46bd      	mov	sp, r7
 80056aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ae:	4770      	bx	lr
 80056b0:	200047f4 	.word	0x200047f4

080056b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80056bc:	f000 f852 	bl	8005764 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80056c0:	4b06      	ldr	r3, [pc, #24]	; (80056dc <prvIdleTask+0x28>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d9f9      	bls.n	80056bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80056c8:	4b05      	ldr	r3, [pc, #20]	; (80056e0 <prvIdleTask+0x2c>)
 80056ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056ce:	601a      	str	r2, [r3, #0]
 80056d0:	f3bf 8f4f 	dsb	sy
 80056d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80056d8:	e7f0      	b.n	80056bc <prvIdleTask+0x8>
 80056da:	bf00      	nop
 80056dc:	20004310 	.word	0x20004310
 80056e0:	e000ed04 	.word	0xe000ed04

080056e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056ea:	2300      	movs	r3, #0
 80056ec:	607b      	str	r3, [r7, #4]
 80056ee:	e00c      	b.n	800570a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	4613      	mov	r3, r2
 80056f4:	009b      	lsls	r3, r3, #2
 80056f6:	4413      	add	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4a12      	ldr	r2, [pc, #72]	; (8005744 <prvInitialiseTaskLists+0x60>)
 80056fc:	4413      	add	r3, r2
 80056fe:	4618      	mov	r0, r3
 8005700:	f7fe fadc 	bl	8003cbc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	3301      	adds	r3, #1
 8005708:	607b      	str	r3, [r7, #4]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2b37      	cmp	r3, #55	; 0x37
 800570e:	d9ef      	bls.n	80056f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005710:	480d      	ldr	r0, [pc, #52]	; (8005748 <prvInitialiseTaskLists+0x64>)
 8005712:	f7fe fad3 	bl	8003cbc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005716:	480d      	ldr	r0, [pc, #52]	; (800574c <prvInitialiseTaskLists+0x68>)
 8005718:	f7fe fad0 	bl	8003cbc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800571c:	480c      	ldr	r0, [pc, #48]	; (8005750 <prvInitialiseTaskLists+0x6c>)
 800571e:	f7fe facd 	bl	8003cbc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005722:	480c      	ldr	r0, [pc, #48]	; (8005754 <prvInitialiseTaskLists+0x70>)
 8005724:	f7fe faca 	bl	8003cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005728:	480b      	ldr	r0, [pc, #44]	; (8005758 <prvInitialiseTaskLists+0x74>)
 800572a:	f7fe fac7 	bl	8003cbc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800572e:	4b0b      	ldr	r3, [pc, #44]	; (800575c <prvInitialiseTaskLists+0x78>)
 8005730:	4a05      	ldr	r2, [pc, #20]	; (8005748 <prvInitialiseTaskLists+0x64>)
 8005732:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005734:	4b0a      	ldr	r3, [pc, #40]	; (8005760 <prvInitialiseTaskLists+0x7c>)
 8005736:	4a05      	ldr	r2, [pc, #20]	; (800574c <prvInitialiseTaskLists+0x68>)
 8005738:	601a      	str	r2, [r3, #0]
}
 800573a:	bf00      	nop
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	20004310 	.word	0x20004310
 8005748:	20004770 	.word	0x20004770
 800574c:	20004784 	.word	0x20004784
 8005750:	200047a0 	.word	0x200047a0
 8005754:	200047b4 	.word	0x200047b4
 8005758:	200047cc 	.word	0x200047cc
 800575c:	20004798 	.word	0x20004798
 8005760:	2000479c 	.word	0x2000479c

08005764 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800576a:	e019      	b.n	80057a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800576c:	f7fe fc7e 	bl	800406c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005770:	4b0f      	ldr	r3, [pc, #60]	; (80057b0 <prvCheckTasksWaitingTermination+0x4c>)
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	68db      	ldr	r3, [r3, #12]
 8005776:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3304      	adds	r3, #4
 800577c:	4618      	mov	r0, r3
 800577e:	f7fe fb27 	bl	8003dd0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005782:	4b0c      	ldr	r3, [pc, #48]	; (80057b4 <prvCheckTasksWaitingTermination+0x50>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	3b01      	subs	r3, #1
 8005788:	4a0a      	ldr	r2, [pc, #40]	; (80057b4 <prvCheckTasksWaitingTermination+0x50>)
 800578a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800578c:	4b0a      	ldr	r3, [pc, #40]	; (80057b8 <prvCheckTasksWaitingTermination+0x54>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	3b01      	subs	r3, #1
 8005792:	4a09      	ldr	r2, [pc, #36]	; (80057b8 <prvCheckTasksWaitingTermination+0x54>)
 8005794:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005796:	f7fe fc97 	bl	80040c8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f000 f80e 	bl	80057bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80057a0:	4b05      	ldr	r3, [pc, #20]	; (80057b8 <prvCheckTasksWaitingTermination+0x54>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e1      	bne.n	800576c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80057a8:	bf00      	nop
 80057aa:	3708      	adds	r7, #8
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}
 80057b0:	200047b4 	.word	0x200047b4
 80057b4:	200047e0 	.word	0x200047e0
 80057b8:	200047c8 	.word	0x200047c8

080057bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b084      	sub	sp, #16
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d108      	bne.n	80057e0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fe f95e 	bl	8003a94 <vPortFree>
				vPortFree( pxTCB );
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f7fe f95b 	bl	8003a94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057de:	e017      	b.n	8005810 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057e6:	2b01      	cmp	r3, #1
 80057e8:	d103      	bne.n	80057f2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f7fe f952 	bl	8003a94 <vPortFree>
	}
 80057f0:	e00e      	b.n	8005810 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d009      	beq.n	8005810 <prvDeleteTCB+0x54>
 80057fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005800:	f383 8811 	msr	BASEPRI, r3
 8005804:	f3bf 8f6f 	isb	sy
 8005808:	f3bf 8f4f 	dsb	sy
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	e7fe      	b.n	800580e <prvDeleteTCB+0x52>
	}
 8005810:	bf00      	nop
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800581e:	4b0c      	ldr	r3, [pc, #48]	; (8005850 <prvResetNextTaskUnblockTime+0x38>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d104      	bne.n	8005832 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005828:	4b0a      	ldr	r3, [pc, #40]	; (8005854 <prvResetNextTaskUnblockTime+0x3c>)
 800582a:	f04f 32ff 	mov.w	r2, #4294967295
 800582e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005830:	e008      	b.n	8005844 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005832:	4b07      	ldr	r3, [pc, #28]	; (8005850 <prvResetNextTaskUnblockTime+0x38>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	68db      	ldr	r3, [r3, #12]
 800583a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	4a04      	ldr	r2, [pc, #16]	; (8005854 <prvResetNextTaskUnblockTime+0x3c>)
 8005842:	6013      	str	r3, [r2, #0]
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	20004798 	.word	0x20004798
 8005854:	20004800 	.word	0x20004800

08005858 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800585e:	4b0b      	ldr	r3, [pc, #44]	; (800588c <xTaskGetSchedulerState+0x34>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d102      	bne.n	800586c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005866:	2301      	movs	r3, #1
 8005868:	607b      	str	r3, [r7, #4]
 800586a:	e008      	b.n	800587e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800586c:	4b08      	ldr	r3, [pc, #32]	; (8005890 <xTaskGetSchedulerState+0x38>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d102      	bne.n	800587a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005874:	2302      	movs	r3, #2
 8005876:	607b      	str	r3, [r7, #4]
 8005878:	e001      	b.n	800587e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800587a:	2300      	movs	r3, #0
 800587c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800587e:	687b      	ldr	r3, [r7, #4]
	}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	200047ec 	.word	0x200047ec
 8005890:	20004808 	.word	0x20004808

08005894 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005894:	b580      	push	{r7, lr}
 8005896:	b086      	sub	sp, #24
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80058a0:	2300      	movs	r3, #0
 80058a2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d054      	beq.n	8005954 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80058aa:	4b2d      	ldr	r3, [pc, #180]	; (8005960 <xTaskPriorityDisinherit+0xcc>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	693a      	ldr	r2, [r7, #16]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d009      	beq.n	80058c8 <xTaskPriorityDisinherit+0x34>
 80058b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058b8:	f383 8811 	msr	BASEPRI, r3
 80058bc:	f3bf 8f6f 	isb	sy
 80058c0:	f3bf 8f4f 	dsb	sy
 80058c4:	60fb      	str	r3, [r7, #12]
 80058c6:	e7fe      	b.n	80058c6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d109      	bne.n	80058e4 <xTaskPriorityDisinherit+0x50>
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	60bb      	str	r3, [r7, #8]
 80058e2:	e7fe      	b.n	80058e2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058e8:	1e5a      	subs	r2, r3, #1
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d02c      	beq.n	8005954 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d128      	bne.n	8005954 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	3304      	adds	r3, #4
 8005906:	4618      	mov	r0, r3
 8005908:	f7fe fa62 	bl	8003dd0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005918:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800591c:	693b      	ldr	r3, [r7, #16]
 800591e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005924:	4b0f      	ldr	r3, [pc, #60]	; (8005964 <xTaskPriorityDisinherit+0xd0>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	429a      	cmp	r2, r3
 800592a:	d903      	bls.n	8005934 <xTaskPriorityDisinherit+0xa0>
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005930:	4a0c      	ldr	r2, [pc, #48]	; (8005964 <xTaskPriorityDisinherit+0xd0>)
 8005932:	6013      	str	r3, [r2, #0]
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005938:	4613      	mov	r3, r2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4413      	add	r3, r2
 800593e:	009b      	lsls	r3, r3, #2
 8005940:	4a09      	ldr	r2, [pc, #36]	; (8005968 <xTaskPriorityDisinherit+0xd4>)
 8005942:	441a      	add	r2, r3
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	3304      	adds	r3, #4
 8005948:	4619      	mov	r1, r3
 800594a:	4610      	mov	r0, r2
 800594c:	f7fe f9e3 	bl	8003d16 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005950:	2301      	movs	r3, #1
 8005952:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005954:	697b      	ldr	r3, [r7, #20]
	}
 8005956:	4618      	mov	r0, r3
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	2000430c 	.word	0x2000430c
 8005964:	200047e8 	.word	0x200047e8
 8005968:	20004310 	.word	0x20004310

0800596c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b084      	sub	sp, #16
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005976:	4b21      	ldr	r3, [pc, #132]	; (80059fc <prvAddCurrentTaskToDelayedList+0x90>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800597c:	4b20      	ldr	r3, [pc, #128]	; (8005a00 <prvAddCurrentTaskToDelayedList+0x94>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	3304      	adds	r3, #4
 8005982:	4618      	mov	r0, r3
 8005984:	f7fe fa24 	bl	8003dd0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800598e:	d10a      	bne.n	80059a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	2b00      	cmp	r3, #0
 8005994:	d007      	beq.n	80059a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005996:	4b1a      	ldr	r3, [pc, #104]	; (8005a00 <prvAddCurrentTaskToDelayedList+0x94>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	3304      	adds	r3, #4
 800599c:	4619      	mov	r1, r3
 800599e:	4819      	ldr	r0, [pc, #100]	; (8005a04 <prvAddCurrentTaskToDelayedList+0x98>)
 80059a0:	f7fe f9b9 	bl	8003d16 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80059a4:	e026      	b.n	80059f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80059a6:	68fa      	ldr	r2, [r7, #12]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	4413      	add	r3, r2
 80059ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80059ae:	4b14      	ldr	r3, [pc, #80]	; (8005a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80059b6:	68ba      	ldr	r2, [r7, #8]
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d209      	bcs.n	80059d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059be:	4b12      	ldr	r3, [pc, #72]	; (8005a08 <prvAddCurrentTaskToDelayedList+0x9c>)
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	4b0f      	ldr	r3, [pc, #60]	; (8005a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	3304      	adds	r3, #4
 80059c8:	4619      	mov	r1, r3
 80059ca:	4610      	mov	r0, r2
 80059cc:	f7fe f9c7 	bl	8003d5e <vListInsert>
}
 80059d0:	e010      	b.n	80059f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80059d2:	4b0e      	ldr	r3, [pc, #56]	; (8005a0c <prvAddCurrentTaskToDelayedList+0xa0>)
 80059d4:	681a      	ldr	r2, [r3, #0]
 80059d6:	4b0a      	ldr	r3, [pc, #40]	; (8005a00 <prvAddCurrentTaskToDelayedList+0x94>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	3304      	adds	r3, #4
 80059dc:	4619      	mov	r1, r3
 80059de:	4610      	mov	r0, r2
 80059e0:	f7fe f9bd 	bl	8003d5e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80059e4:	4b0a      	ldr	r3, [pc, #40]	; (8005a10 <prvAddCurrentTaskToDelayedList+0xa4>)
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d202      	bcs.n	80059f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80059ee:	4a08      	ldr	r2, [pc, #32]	; (8005a10 <prvAddCurrentTaskToDelayedList+0xa4>)
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	6013      	str	r3, [r2, #0]
}
 80059f4:	bf00      	nop
 80059f6:	3710      	adds	r7, #16
 80059f8:	46bd      	mov	sp, r7
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	200047e4 	.word	0x200047e4
 8005a00:	2000430c 	.word	0x2000430c
 8005a04:	200047cc 	.word	0x200047cc
 8005a08:	2000479c 	.word	0x2000479c
 8005a0c:	20004798 	.word	0x20004798
 8005a10:	20004800 	.word	0x20004800

08005a14 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b08a      	sub	sp, #40	; 0x28
 8005a18:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005a1e:	f000 faff 	bl	8006020 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005a22:	4b1c      	ldr	r3, [pc, #112]	; (8005a94 <xTimerCreateTimerTask+0x80>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d021      	beq.n	8005a6e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005a32:	1d3a      	adds	r2, r7, #4
 8005a34:	f107 0108 	add.w	r1, r7, #8
 8005a38:	f107 030c 	add.w	r3, r7, #12
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	f7fd ff4d 	bl	80038dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005a42:	6879      	ldr	r1, [r7, #4]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	9202      	str	r2, [sp, #8]
 8005a4a:	9301      	str	r3, [sp, #4]
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	9300      	str	r3, [sp, #0]
 8005a50:	2300      	movs	r3, #0
 8005a52:	460a      	mov	r2, r1
 8005a54:	4910      	ldr	r1, [pc, #64]	; (8005a98 <xTimerCreateTimerTask+0x84>)
 8005a56:	4811      	ldr	r0, [pc, #68]	; (8005a9c <xTimerCreateTimerTask+0x88>)
 8005a58:	f7ff f8f6 	bl	8004c48 <xTaskCreateStatic>
 8005a5c:	4602      	mov	r2, r0
 8005a5e:	4b10      	ldr	r3, [pc, #64]	; (8005aa0 <xTimerCreateTimerTask+0x8c>)
 8005a60:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005a62:	4b0f      	ldr	r3, [pc, #60]	; (8005aa0 <xTimerCreateTimerTask+0x8c>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d001      	beq.n	8005a6e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d109      	bne.n	8005a88 <xTimerCreateTimerTask+0x74>
 8005a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a78:	f383 8811 	msr	BASEPRI, r3
 8005a7c:	f3bf 8f6f 	isb	sy
 8005a80:	f3bf 8f4f 	dsb	sy
 8005a84:	613b      	str	r3, [r7, #16]
 8005a86:	e7fe      	b.n	8005a86 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8005a88:	697b      	ldr	r3, [r7, #20]
}
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	3718      	adds	r7, #24
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	bd80      	pop	{r7, pc}
 8005a92:	bf00      	nop
 8005a94:	2000483c 	.word	0x2000483c
 8005a98:	0800613c 	.word	0x0800613c
 8005a9c:	08005bd5 	.word	0x08005bd5
 8005aa0:	20004840 	.word	0x20004840

08005aa4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005aa4:	b580      	push	{r7, lr}
 8005aa6:	b08a      	sub	sp, #40	; 0x28
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	60f8      	str	r0, [r7, #12]
 8005aac:	60b9      	str	r1, [r7, #8]
 8005aae:	607a      	str	r2, [r7, #4]
 8005ab0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d109      	bne.n	8005ad0 <xTimerGenericCommand+0x2c>
 8005abc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ac0:	f383 8811 	msr	BASEPRI, r3
 8005ac4:	f3bf 8f6f 	isb	sy
 8005ac8:	f3bf 8f4f 	dsb	sy
 8005acc:	623b      	str	r3, [r7, #32]
 8005ace:	e7fe      	b.n	8005ace <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005ad0:	4b19      	ldr	r3, [pc, #100]	; (8005b38 <xTimerGenericCommand+0x94>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d02a      	beq.n	8005b2e <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	2b05      	cmp	r3, #5
 8005ae8:	dc18      	bgt.n	8005b1c <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005aea:	f7ff feb5 	bl	8005858 <xTaskGetSchedulerState>
 8005aee:	4603      	mov	r3, r0
 8005af0:	2b02      	cmp	r3, #2
 8005af2:	d109      	bne.n	8005b08 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005af4:	4b10      	ldr	r3, [pc, #64]	; (8005b38 <xTimerGenericCommand+0x94>)
 8005af6:	6818      	ldr	r0, [r3, #0]
 8005af8:	f107 0110 	add.w	r1, r7, #16
 8005afc:	2300      	movs	r3, #0
 8005afe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b00:	f7fe fccc 	bl	800449c <xQueueGenericSend>
 8005b04:	6278      	str	r0, [r7, #36]	; 0x24
 8005b06:	e012      	b.n	8005b2e <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005b08:	4b0b      	ldr	r3, [pc, #44]	; (8005b38 <xTimerGenericCommand+0x94>)
 8005b0a:	6818      	ldr	r0, [r3, #0]
 8005b0c:	f107 0110 	add.w	r1, r7, #16
 8005b10:	2300      	movs	r3, #0
 8005b12:	2200      	movs	r2, #0
 8005b14:	f7fe fcc2 	bl	800449c <xQueueGenericSend>
 8005b18:	6278      	str	r0, [r7, #36]	; 0x24
 8005b1a:	e008      	b.n	8005b2e <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005b1c:	4b06      	ldr	r3, [pc, #24]	; (8005b38 <xTimerGenericCommand+0x94>)
 8005b1e:	6818      	ldr	r0, [r3, #0]
 8005b20:	f107 0110 	add.w	r1, r7, #16
 8005b24:	2300      	movs	r3, #0
 8005b26:	683a      	ldr	r2, [r7, #0]
 8005b28:	f7fe fdb2 	bl	8004690 <xQueueGenericSendFromISR>
 8005b2c:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3728      	adds	r7, #40	; 0x28
 8005b34:	46bd      	mov	sp, r7
 8005b36:	bd80      	pop	{r7, pc}
 8005b38:	2000483c 	.word	0x2000483c

08005b3c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b088      	sub	sp, #32
 8005b40:	af02      	add	r7, sp, #8
 8005b42:	6078      	str	r0, [r7, #4]
 8005b44:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b46:	4b22      	ldr	r3, [pc, #136]	; (8005bd0 <prvProcessExpiredTimer+0x94>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	3304      	adds	r3, #4
 8005b54:	4618      	mov	r0, r3
 8005b56:	f7fe f93b 	bl	8003dd0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005b60:	f003 0304 	and.w	r3, r3, #4
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d021      	beq.n	8005bac <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	699a      	ldr	r2, [r3, #24]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	18d1      	adds	r1, r2, r3
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	6978      	ldr	r0, [r7, #20]
 8005b76:	f000 f8d1 	bl	8005d1c <prvInsertTimerInActiveList>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d01e      	beq.n	8005bbe <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b80:	2300      	movs	r3, #0
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	2300      	movs	r3, #0
 8005b86:	687a      	ldr	r2, [r7, #4]
 8005b88:	2100      	movs	r1, #0
 8005b8a:	6978      	ldr	r0, [r7, #20]
 8005b8c:	f7ff ff8a 	bl	8005aa4 <xTimerGenericCommand>
 8005b90:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d112      	bne.n	8005bbe <prvProcessExpiredTimer+0x82>
 8005b98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b9c:	f383 8811 	msr	BASEPRI, r3
 8005ba0:	f3bf 8f6f 	isb	sy
 8005ba4:	f3bf 8f4f 	dsb	sy
 8005ba8:	60fb      	str	r3, [r7, #12]
 8005baa:	e7fe      	b.n	8005baa <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005bb2:	f023 0301 	bic.w	r3, r3, #1
 8005bb6:	b2da      	uxtb	r2, r3
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	6a1b      	ldr	r3, [r3, #32]
 8005bc2:	6978      	ldr	r0, [r7, #20]
 8005bc4:	4798      	blx	r3
}
 8005bc6:	bf00      	nop
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	bf00      	nop
 8005bd0:	20004834 	.word	0x20004834

08005bd4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bdc:	f107 0308 	add.w	r3, r7, #8
 8005be0:	4618      	mov	r0, r3
 8005be2:	f000 f857 	bl	8005c94 <prvGetNextExpireTime>
 8005be6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	4619      	mov	r1, r3
 8005bec:	68f8      	ldr	r0, [r7, #12]
 8005bee:	f000 f803 	bl	8005bf8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005bf2:	f000 f8d5 	bl	8005da0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005bf6:	e7f1      	b.n	8005bdc <prvTimerTask+0x8>

08005bf8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005c02:	f7ff fa57 	bl	80050b4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c06:	f107 0308 	add.w	r3, r7, #8
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f000 f866 	bl	8005cdc <prvSampleTimeNow>
 8005c10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d130      	bne.n	8005c7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10a      	bne.n	8005c34 <prvProcessTimerOrBlockTask+0x3c>
 8005c1e:	687a      	ldr	r2, [r7, #4]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d806      	bhi.n	8005c34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005c26:	f7ff fa53 	bl	80050d0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005c2a:	68f9      	ldr	r1, [r7, #12]
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7ff ff85 	bl	8005b3c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005c32:	e024      	b.n	8005c7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d008      	beq.n	8005c4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005c3a:	4b13      	ldr	r3, [pc, #76]	; (8005c88 <prvProcessTimerOrBlockTask+0x90>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d101      	bne.n	8005c48 <prvProcessTimerOrBlockTask+0x50>
 8005c44:	2301      	movs	r3, #1
 8005c46:	e000      	b.n	8005c4a <prvProcessTimerOrBlockTask+0x52>
 8005c48:	2300      	movs	r3, #0
 8005c4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005c4c:	4b0f      	ldr	r3, [pc, #60]	; (8005c8c <prvProcessTimerOrBlockTask+0x94>)
 8005c4e:	6818      	ldr	r0, [r3, #0]
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	683a      	ldr	r2, [r7, #0]
 8005c58:	4619      	mov	r1, r3
 8005c5a:	f7fe ffc1 	bl	8004be0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005c5e:	f7ff fa37 	bl	80050d0 <xTaskResumeAll>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10a      	bne.n	8005c7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005c68:	4b09      	ldr	r3, [pc, #36]	; (8005c90 <prvProcessTimerOrBlockTask+0x98>)
 8005c6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c6e:	601a      	str	r2, [r3, #0]
 8005c70:	f3bf 8f4f 	dsb	sy
 8005c74:	f3bf 8f6f 	isb	sy
}
 8005c78:	e001      	b.n	8005c7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005c7a:	f7ff fa29 	bl	80050d0 <xTaskResumeAll>
}
 8005c7e:	bf00      	nop
 8005c80:	3710      	adds	r7, #16
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	20004838 	.word	0x20004838
 8005c8c:	2000483c 	.word	0x2000483c
 8005c90:	e000ed04 	.word	0xe000ed04

08005c94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005c94:	b480      	push	{r7}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005c9c:	4b0e      	ldr	r3, [pc, #56]	; (8005cd8 <prvGetNextExpireTime+0x44>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d101      	bne.n	8005caa <prvGetNextExpireTime+0x16>
 8005ca6:	2201      	movs	r2, #1
 8005ca8:	e000      	b.n	8005cac <prvGetNextExpireTime+0x18>
 8005caa:	2200      	movs	r2, #0
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d105      	bne.n	8005cc4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005cb8:	4b07      	ldr	r3, [pc, #28]	; (8005cd8 <prvGetNextExpireTime+0x44>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	e001      	b.n	8005cc8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	3714      	adds	r7, #20
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd4:	4770      	bx	lr
 8005cd6:	bf00      	nop
 8005cd8:	20004834 	.word	0x20004834

08005cdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005ce4:	f7ff fa90 	bl	8005208 <xTaskGetTickCount>
 8005ce8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005cea:	4b0b      	ldr	r3, [pc, #44]	; (8005d18 <prvSampleTimeNow+0x3c>)
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d205      	bcs.n	8005d00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005cf4:	f000 f930 	bl	8005f58 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2201      	movs	r2, #1
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	e002      	b.n	8005d06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2200      	movs	r2, #0
 8005d04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005d06:	4a04      	ldr	r2, [pc, #16]	; (8005d18 <prvSampleTimeNow+0x3c>)
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3710      	adds	r7, #16
 8005d12:	46bd      	mov	sp, r7
 8005d14:	bd80      	pop	{r7, pc}
 8005d16:	bf00      	nop
 8005d18:	20004844 	.word	0x20004844

08005d1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005d3a:	68ba      	ldr	r2, [r7, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d812      	bhi.n	8005d68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d42:	687a      	ldr	r2, [r7, #4]
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	1ad2      	subs	r2, r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	699b      	ldr	r3, [r3, #24]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d302      	bcc.n	8005d56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005d50:	2301      	movs	r3, #1
 8005d52:	617b      	str	r3, [r7, #20]
 8005d54:	e01b      	b.n	8005d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005d56:	4b10      	ldr	r3, [pc, #64]	; (8005d98 <prvInsertTimerInActiveList+0x7c>)
 8005d58:	681a      	ldr	r2, [r3, #0]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	3304      	adds	r3, #4
 8005d5e:	4619      	mov	r1, r3
 8005d60:	4610      	mov	r0, r2
 8005d62:	f7fd fffc 	bl	8003d5e <vListInsert>
 8005d66:	e012      	b.n	8005d8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005d68:	687a      	ldr	r2, [r7, #4]
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	429a      	cmp	r2, r3
 8005d6e:	d206      	bcs.n	8005d7e <prvInsertTimerInActiveList+0x62>
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	429a      	cmp	r2, r3
 8005d76:	d302      	bcc.n	8005d7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	617b      	str	r3, [r7, #20]
 8005d7c:	e007      	b.n	8005d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d7e:	4b07      	ldr	r3, [pc, #28]	; (8005d9c <prvInsertTimerInActiveList+0x80>)
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	3304      	adds	r3, #4
 8005d86:	4619      	mov	r1, r3
 8005d88:	4610      	mov	r0, r2
 8005d8a:	f7fd ffe8 	bl	8003d5e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005d8e:	697b      	ldr	r3, [r7, #20]
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3718      	adds	r7, #24
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	20004838 	.word	0x20004838
 8005d9c:	20004834 	.word	0x20004834

08005da0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b08e      	sub	sp, #56	; 0x38
 8005da4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005da6:	e0c6      	b.n	8005f36 <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	da17      	bge.n	8005dde <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005dae:	1d3b      	adds	r3, r7, #4
 8005db0:	3304      	adds	r3, #4
 8005db2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005db4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d109      	bne.n	8005dce <prvProcessReceivedCommands+0x2e>
 8005dba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dbe:	f383 8811 	msr	BASEPRI, r3
 8005dc2:	f3bf 8f6f 	isb	sy
 8005dc6:	f3bf 8f4f 	dsb	sy
 8005dca:	61fb      	str	r3, [r7, #28]
 8005dcc:	e7fe      	b.n	8005dcc <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dd4:	6850      	ldr	r0, [r2, #4]
 8005dd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005dd8:	6892      	ldr	r2, [r2, #8]
 8005dda:	4611      	mov	r1, r2
 8005ddc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f2c0 80a7 	blt.w	8005f34 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005dec:	695b      	ldr	r3, [r3, #20]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d004      	beq.n	8005dfc <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df4:	3304      	adds	r3, #4
 8005df6:	4618      	mov	r0, r3
 8005df8:	f7fd ffea 	bl	8003dd0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005dfc:	463b      	mov	r3, r7
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff ff6c 	bl	8005cdc <prvSampleTimeNow>
 8005e04:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2b09      	cmp	r3, #9
 8005e0a:	f200 8094 	bhi.w	8005f36 <prvProcessReceivedCommands+0x196>
 8005e0e:	a201      	add	r2, pc, #4	; (adr r2, 8005e14 <prvProcessReceivedCommands+0x74>)
 8005e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e14:	08005e3d 	.word	0x08005e3d
 8005e18:	08005e3d 	.word	0x08005e3d
 8005e1c:	08005e3d 	.word	0x08005e3d
 8005e20:	08005eaf 	.word	0x08005eaf
 8005e24:	08005ec3 	.word	0x08005ec3
 8005e28:	08005f0b 	.word	0x08005f0b
 8005e2c:	08005e3d 	.word	0x08005e3d
 8005e30:	08005e3d 	.word	0x08005e3d
 8005e34:	08005eaf 	.word	0x08005eaf
 8005e38:	08005ec3 	.word	0x08005ec3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e3e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e42:	f043 0301 	orr.w	r3, r3, #1
 8005e46:	b2da      	uxtb	r2, r3
 8005e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005e4e:	68ba      	ldr	r2, [r7, #8]
 8005e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e52:	699b      	ldr	r3, [r3, #24]
 8005e54:	18d1      	adds	r1, r2, r3
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e5c:	f7ff ff5e 	bl	8005d1c <prvInsertTimerInActiveList>
 8005e60:	4603      	mov	r3, r0
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d067      	beq.n	8005f36 <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e6c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005e74:	f003 0304 	and.w	r3, r3, #4
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d05c      	beq.n	8005f36 <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005e7c:	68ba      	ldr	r2, [r7, #8]
 8005e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	441a      	add	r2, r3
 8005e84:	2300      	movs	r3, #0
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	2300      	movs	r3, #0
 8005e8a:	2100      	movs	r1, #0
 8005e8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005e8e:	f7ff fe09 	bl	8005aa4 <xTimerGenericCommand>
 8005e92:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005e94:	6a3b      	ldr	r3, [r7, #32]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d14d      	bne.n	8005f36 <prvProcessReceivedCommands+0x196>
 8005e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	61bb      	str	r3, [r7, #24]
 8005eac:	e7fe      	b.n	8005eac <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005eae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005eb4:	f023 0301 	bic.w	r3, r3, #1
 8005eb8:	b2da      	uxtb	r2, r3
 8005eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ebc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8005ec0:	e039      	b.n	8005f36 <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ec4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005ec8:	f043 0301 	orr.w	r3, r3, #1
 8005ecc:	b2da      	uxtb	r2, r3
 8005ece:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005ed4:	68ba      	ldr	r2, [r7, #8]
 8005ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ed8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005edc:	699b      	ldr	r3, [r3, #24]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d109      	bne.n	8005ef6 <prvProcessReceivedCommands+0x156>
 8005ee2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	617b      	str	r3, [r7, #20]
 8005ef4:	e7fe      	b.n	8005ef4 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005ef6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ef8:	699a      	ldr	r2, [r3, #24]
 8005efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005efc:	18d1      	adds	r1, r2, r3
 8005efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f02:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f04:	f7ff ff0a 	bl	8005d1c <prvInsertTimerInActiveList>
					break;
 8005f08:	e015      	b.n	8005f36 <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f10:	f003 0302 	and.w	r3, r3, #2
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d103      	bne.n	8005f20 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 8005f18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005f1a:	f7fd fdbb 	bl	8003a94 <vPortFree>
 8005f1e:	e00a      	b.n	8005f36 <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f26:	f023 0301 	bic.w	r3, r3, #1
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005f32:	e000      	b.n	8005f36 <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8005f34:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005f36:	4b07      	ldr	r3, [pc, #28]	; (8005f54 <prvProcessReceivedCommands+0x1b4>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	1d39      	adds	r1, r7, #4
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fe fc3a 	bl	80047b8 <xQueueReceive>
 8005f44:	4603      	mov	r3, r0
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f47f af2e 	bne.w	8005da8 <prvProcessReceivedCommands+0x8>
	}
}
 8005f4c:	bf00      	nop
 8005f4e:	3730      	adds	r7, #48	; 0x30
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	2000483c 	.word	0x2000483c

08005f58 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b088      	sub	sp, #32
 8005f5c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005f5e:	e047      	b.n	8005ff0 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f60:	4b2d      	ldr	r3, [pc, #180]	; (8006018 <prvSwitchTimerLists+0xc0>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f6a:	4b2b      	ldr	r3, [pc, #172]	; (8006018 <prvSwitchTimerLists+0xc0>)
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	68db      	ldr	r3, [r3, #12]
 8005f72:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	3304      	adds	r3, #4
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f7fd ff29 	bl	8003dd0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	68f8      	ldr	r0, [r7, #12]
 8005f84:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d02d      	beq.n	8005ff0 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	4413      	add	r3, r2
 8005f9c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005f9e:	68ba      	ldr	r2, [r7, #8]
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	429a      	cmp	r2, r3
 8005fa4:	d90e      	bls.n	8005fc4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	68fa      	ldr	r2, [r7, #12]
 8005fb0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005fb2:	4b19      	ldr	r3, [pc, #100]	; (8006018 <prvSwitchTimerLists+0xc0>)
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	3304      	adds	r3, #4
 8005fba:	4619      	mov	r1, r3
 8005fbc:	4610      	mov	r0, r2
 8005fbe:	f7fd fece 	bl	8003d5e <vListInsert>
 8005fc2:	e015      	b.n	8005ff0 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	9300      	str	r3, [sp, #0]
 8005fc8:	2300      	movs	r3, #0
 8005fca:	693a      	ldr	r2, [r7, #16]
 8005fcc:	2100      	movs	r1, #0
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f7ff fd68 	bl	8005aa4 <xTimerGenericCommand>
 8005fd4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d109      	bne.n	8005ff0 <prvSwitchTimerLists+0x98>
 8005fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fe0:	f383 8811 	msr	BASEPRI, r3
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	f3bf 8f4f 	dsb	sy
 8005fec:	603b      	str	r3, [r7, #0]
 8005fee:	e7fe      	b.n	8005fee <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005ff0:	4b09      	ldr	r3, [pc, #36]	; (8006018 <prvSwitchTimerLists+0xc0>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1b2      	bne.n	8005f60 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005ffa:	4b07      	ldr	r3, [pc, #28]	; (8006018 <prvSwitchTimerLists+0xc0>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006000:	4b06      	ldr	r3, [pc, #24]	; (800601c <prvSwitchTimerLists+0xc4>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a04      	ldr	r2, [pc, #16]	; (8006018 <prvSwitchTimerLists+0xc0>)
 8006006:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006008:	4a04      	ldr	r2, [pc, #16]	; (800601c <prvSwitchTimerLists+0xc4>)
 800600a:	697b      	ldr	r3, [r7, #20]
 800600c:	6013      	str	r3, [r2, #0]
}
 800600e:	bf00      	nop
 8006010:	3718      	adds	r7, #24
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
 8006016:	bf00      	nop
 8006018:	20004834 	.word	0x20004834
 800601c:	20004838 	.word	0x20004838

08006020 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b082      	sub	sp, #8
 8006024:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006026:	f7fe f821 	bl	800406c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800602a:	4b15      	ldr	r3, [pc, #84]	; (8006080 <prvCheckForValidListAndQueue+0x60>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2b00      	cmp	r3, #0
 8006030:	d120      	bne.n	8006074 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006032:	4814      	ldr	r0, [pc, #80]	; (8006084 <prvCheckForValidListAndQueue+0x64>)
 8006034:	f7fd fe42 	bl	8003cbc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006038:	4813      	ldr	r0, [pc, #76]	; (8006088 <prvCheckForValidListAndQueue+0x68>)
 800603a:	f7fd fe3f 	bl	8003cbc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800603e:	4b13      	ldr	r3, [pc, #76]	; (800608c <prvCheckForValidListAndQueue+0x6c>)
 8006040:	4a10      	ldr	r2, [pc, #64]	; (8006084 <prvCheckForValidListAndQueue+0x64>)
 8006042:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006044:	4b12      	ldr	r3, [pc, #72]	; (8006090 <prvCheckForValidListAndQueue+0x70>)
 8006046:	4a10      	ldr	r2, [pc, #64]	; (8006088 <prvCheckForValidListAndQueue+0x68>)
 8006048:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800604a:	2300      	movs	r3, #0
 800604c:	9300      	str	r3, [sp, #0]
 800604e:	4b11      	ldr	r3, [pc, #68]	; (8006094 <prvCheckForValidListAndQueue+0x74>)
 8006050:	4a11      	ldr	r2, [pc, #68]	; (8006098 <prvCheckForValidListAndQueue+0x78>)
 8006052:	2110      	movs	r1, #16
 8006054:	200a      	movs	r0, #10
 8006056:	f7fe f98b 	bl	8004370 <xQueueGenericCreateStatic>
 800605a:	4602      	mov	r2, r0
 800605c:	4b08      	ldr	r3, [pc, #32]	; (8006080 <prvCheckForValidListAndQueue+0x60>)
 800605e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006060:	4b07      	ldr	r3, [pc, #28]	; (8006080 <prvCheckForValidListAndQueue+0x60>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d005      	beq.n	8006074 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006068:	4b05      	ldr	r3, [pc, #20]	; (8006080 <prvCheckForValidListAndQueue+0x60>)
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	490b      	ldr	r1, [pc, #44]	; (800609c <prvCheckForValidListAndQueue+0x7c>)
 800606e:	4618      	mov	r0, r3
 8006070:	f7fe fd8e 	bl	8004b90 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006074:	f7fe f828 	bl	80040c8 <vPortExitCritical>
}
 8006078:	bf00      	nop
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	2000483c 	.word	0x2000483c
 8006084:	2000480c 	.word	0x2000480c
 8006088:	20004820 	.word	0x20004820
 800608c:	20004834 	.word	0x20004834
 8006090:	20004838 	.word	0x20004838
 8006094:	200048e8 	.word	0x200048e8
 8006098:	20004848 	.word	0x20004848
 800609c:	08006144 	.word	0x08006144

080060a0 <__libc_init_array>:
 80060a0:	b570      	push	{r4, r5, r6, lr}
 80060a2:	4e0d      	ldr	r6, [pc, #52]	; (80060d8 <__libc_init_array+0x38>)
 80060a4:	4c0d      	ldr	r4, [pc, #52]	; (80060dc <__libc_init_array+0x3c>)
 80060a6:	1ba4      	subs	r4, r4, r6
 80060a8:	10a4      	asrs	r4, r4, #2
 80060aa:	2500      	movs	r5, #0
 80060ac:	42a5      	cmp	r5, r4
 80060ae:	d109      	bne.n	80060c4 <__libc_init_array+0x24>
 80060b0:	4e0b      	ldr	r6, [pc, #44]	; (80060e0 <__libc_init_array+0x40>)
 80060b2:	4c0c      	ldr	r4, [pc, #48]	; (80060e4 <__libc_init_array+0x44>)
 80060b4:	f000 f82c 	bl	8006110 <_init>
 80060b8:	1ba4      	subs	r4, r4, r6
 80060ba:	10a4      	asrs	r4, r4, #2
 80060bc:	2500      	movs	r5, #0
 80060be:	42a5      	cmp	r5, r4
 80060c0:	d105      	bne.n	80060ce <__libc_init_array+0x2e>
 80060c2:	bd70      	pop	{r4, r5, r6, pc}
 80060c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060c8:	4798      	blx	r3
 80060ca:	3501      	adds	r5, #1
 80060cc:	e7ee      	b.n	80060ac <__libc_init_array+0xc>
 80060ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060d2:	4798      	blx	r3
 80060d4:	3501      	adds	r5, #1
 80060d6:	e7f2      	b.n	80060be <__libc_init_array+0x1e>
 80060d8:	08006180 	.word	0x08006180
 80060dc:	08006180 	.word	0x08006180
 80060e0:	08006180 	.word	0x08006180
 80060e4:	08006184 	.word	0x08006184

080060e8 <memcpy>:
 80060e8:	b510      	push	{r4, lr}
 80060ea:	1e43      	subs	r3, r0, #1
 80060ec:	440a      	add	r2, r1
 80060ee:	4291      	cmp	r1, r2
 80060f0:	d100      	bne.n	80060f4 <memcpy+0xc>
 80060f2:	bd10      	pop	{r4, pc}
 80060f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80060f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80060fc:	e7f7      	b.n	80060ee <memcpy+0x6>

080060fe <memset>:
 80060fe:	4402      	add	r2, r0
 8006100:	4603      	mov	r3, r0
 8006102:	4293      	cmp	r3, r2
 8006104:	d100      	bne.n	8006108 <memset+0xa>
 8006106:	4770      	bx	lr
 8006108:	f803 1b01 	strb.w	r1, [r3], #1
 800610c:	e7f9      	b.n	8006102 <memset+0x4>
	...

08006110 <_init>:
 8006110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006112:	bf00      	nop
 8006114:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006116:	bc08      	pop	{r3}
 8006118:	469e      	mov	lr, r3
 800611a:	4770      	bx	lr

0800611c <_fini>:
 800611c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800611e:	bf00      	nop
 8006120:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006122:	bc08      	pop	{r3}
 8006124:	469e      	mov	lr, r3
 8006126:	4770      	bx	lr
