; ModuleID = '/vivado_proj/spk_packet_protocol/tx/spk_tx/spk_tx/solution1/.autopilot/db/a.o.2.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@state_A_9 = internal unnamed_addr global i2 0
@state_A_8 = internal unnamed_addr global i2 0
@state_A_7 = internal unnamed_addr global i2 0
@state_A_6 = internal unnamed_addr global i2 0
@state_A_5 = internal unnamed_addr global i2 0
@state_A_4 = internal unnamed_addr global i2 0
@state_A_31 = internal unnamed_addr global i2 0
@state_A_30 = internal unnamed_addr global i2 0
@state_A_3 = internal unnamed_addr global i2 0
@state_A_29 = internal unnamed_addr global i2 0
@state_A_28 = internal unnamed_addr global i2 0
@state_A_27 = internal unnamed_addr global i2 0
@state_A_26 = internal unnamed_addr global i2 0
@state_A_25 = internal unnamed_addr global i2 0
@state_A_24 = internal unnamed_addr global i2 0
@state_A_23 = internal unnamed_addr global i2 0
@state_A_22 = internal unnamed_addr global i2 0
@state_A_21 = internal unnamed_addr global i2 0
@state_A_20 = internal unnamed_addr global i2 0
@state_A_2 = internal unnamed_addr global i2 0
@state_A_19 = internal unnamed_addr global i2 0
@state_A_18 = internal unnamed_addr global i2 0
@state_A_17 = internal unnamed_addr global i2 0
@state_A_16 = internal unnamed_addr global i2 0
@state_A_15 = internal unnamed_addr global i2 0
@state_A_14 = internal unnamed_addr global i2 0
@state_A_13 = internal unnamed_addr global i2 0
@state_A_12 = internal unnamed_addr global i2 0
@state_A_11 = internal unnamed_addr global i2 0
@state_A_10 = internal unnamed_addr global i2 0
@state_A_1 = internal unnamed_addr global i2 0
@state_A_0 = internal unnamed_addr global i2 0
@spk_packet_tx_str = internal unnamed_addr constant [14 x i8] c"spk_packet_tx\00"
@llvm_global_ctors_1 = appending global [1 x void ()*] [void ()* @_GLOBAL__I_a]
@llvm_global_ctors_0 = appending global [1 x i32] [i32 65535]
@cnt_A_V_9 = internal unnamed_addr global i4 0
@cnt_A_V_8 = internal unnamed_addr global i4 0
@cnt_A_V_7 = internal unnamed_addr global i4 0
@cnt_A_V_6 = internal unnamed_addr global i4 0
@cnt_A_V_5 = internal unnamed_addr global i4 0
@cnt_A_V_4 = internal unnamed_addr global i4 0
@cnt_A_V_31 = internal unnamed_addr global i4 0
@cnt_A_V_30 = internal unnamed_addr global i4 0
@cnt_A_V_3 = internal unnamed_addr global i4 0
@cnt_A_V_29 = internal unnamed_addr global i4 0
@cnt_A_V_28 = internal unnamed_addr global i4 0
@cnt_A_V_27 = internal unnamed_addr global i4 0
@cnt_A_V_26 = internal unnamed_addr global i4 0
@cnt_A_V_25 = internal unnamed_addr global i4 0
@cnt_A_V_24 = internal unnamed_addr global i4 0
@cnt_A_V_23 = internal unnamed_addr global i4 0
@cnt_A_V_22 = internal unnamed_addr global i4 0
@cnt_A_V_21 = internal unnamed_addr global i4 0
@cnt_A_V_20 = internal unnamed_addr global i4 0
@cnt_A_V_2 = internal unnamed_addr global i4 0
@cnt_A_V_19 = internal unnamed_addr global i4 0
@cnt_A_V_18 = internal unnamed_addr global i4 0
@cnt_A_V_17 = internal unnamed_addr global i4 0
@cnt_A_V_16 = internal unnamed_addr global i4 0
@cnt_A_V_15 = internal unnamed_addr global i4 0
@cnt_A_V_14 = internal unnamed_addr global i4 0
@cnt_A_V_13 = internal unnamed_addr global i4 0
@cnt_A_V_12 = internal unnamed_addr global i4 0
@cnt_A_V_11 = internal unnamed_addr global i4 0
@cnt_A_V_10 = internal unnamed_addr global i4 0
@cnt_A_V_1 = internal unnamed_addr global i4 0
@cnt_A_V_0 = internal unnamed_addr global i4 0
@buf_2d_V_9 = internal global [32 x i96] zeroinitializer
@buf_2d_V_8 = internal global [32 x i96] zeroinitializer
@buf_2d_V_7 = internal global [32 x i96] zeroinitializer
@buf_2d_V_6 = internal global [32 x i96] zeroinitializer
@buf_2d_V_5 = internal global [32 x i96] zeroinitializer
@buf_2d_V_4 = internal global [32 x i96] zeroinitializer
@buf_2d_V_31 = internal global [32 x i96] zeroinitializer
@buf_2d_V_30 = internal global [32 x i96] zeroinitializer
@buf_2d_V_3 = internal global [32 x i96] zeroinitializer
@buf_2d_V_29 = internal global [32 x i96] zeroinitializer
@buf_2d_V_28 = internal global [32 x i96] zeroinitializer
@buf_2d_V_27 = internal global [32 x i96] zeroinitializer
@buf_2d_V_26 = internal global [32 x i96] zeroinitializer
@buf_2d_V_25 = internal global [32 x i96] zeroinitializer
@buf_2d_V_24 = internal global [32 x i96] zeroinitializer
@buf_2d_V_23 = internal global [32 x i96] zeroinitializer
@buf_2d_V_22 = internal global [32 x i96] zeroinitializer
@buf_2d_V_21 = internal global [32 x i96] zeroinitializer
@buf_2d_V_20 = internal global [32 x i96] zeroinitializer
@buf_2d_V_2 = internal global [32 x i96] zeroinitializer
@buf_2d_V_19 = internal global [32 x i96] zeroinitializer
@buf_2d_V_18 = internal global [32 x i96] zeroinitializer
@buf_2d_V_17 = internal global [32 x i96] zeroinitializer
@buf_2d_V_16 = internal global [32 x i96] zeroinitializer
@buf_2d_V_15 = internal global [32 x i96] zeroinitializer
@buf_2d_V_14 = internal global [32 x i96] zeroinitializer
@buf_2d_V_13 = internal global [32 x i96] zeroinitializer
@buf_2d_V_12 = internal global [32 x i96] zeroinitializer
@buf_2d_V_11 = internal global [32 x i96] zeroinitializer
@buf_2d_V_10 = internal global [32 x i96] zeroinitializer
@buf_2d_V_1 = internal global [32 x i96] zeroinitializer
@buf_2d_V_0 = internal global [32 x i96] zeroinitializer
@p_busy_V = internal unnamed_addr global i32 0
@p_str4 = private unnamed_addr constant [15 x i8] c"RAM_S2P_LUTRAM\00", align 1
@p_str2 = private unnamed_addr constant [5 x i8] c"axis\00", align 1
@p_str1 = private unnamed_addr constant [1 x i8] zeroinitializer, align 1
@p_str = private unnamed_addr constant [13 x i8] c"ap_ctrl_none\00", align 1

define void @spk_packet_tx(i32* %mua_stream_V_user, i5* %mua_stream_V_id_V, i96* %mua_stream_V_data_V, i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i32* %time_stamp_V, i32* %busy_V) {
.preheader.preheader:
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %mua_stream_V_user), !map !85
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %mua_stream_V_id_V), !map !89
  call void (...)* @_ssdm_op_SpecBitsMap(i96* %mua_stream_V_data_V), !map !93
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_pre_V_user_V), !map !97
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_pre_V_id_V), !map !101
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_pre_V_last), !map !105
  call void (...)* @_ssdm_op_SpecBitsMap(i96* %out_pre_V_data_V), !map !109
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_post_V_user_V), !map !113
  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_post_V_id_V), !map !117
  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_post_V_last), !map !121
  call void (...)* @_ssdm_op_SpecBitsMap(i96* %out_post_V_data_V), !map !125
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %time_stamp_V), !map !129
  call void (...)* @_ssdm_op_SpecBitsMap(i32* %busy_V), !map !133
  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @spk_packet_tx_str) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %mua_stream_V_user, i5* %mua_stream_V_id_V, i96* %mua_stream_V_data_V, [5 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, [5 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, [5 x i8]* @p_str2, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecInterface(i32* %time_stamp_V, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind
  call void (...)* @_ssdm_op_SpecMemCore([32 x i96]* @buf_2d_V_0, [32 x i96]* @buf_2d_V_1, [32 x i96]* @buf_2d_V_2, [32 x i96]* @buf_2d_V_3, [32 x i96]* @buf_2d_V_4, [32 x i96]* @buf_2d_V_5, [32 x i96]* @buf_2d_V_6, [32 x i96]* @buf_2d_V_7, [32 x i96]* @buf_2d_V_8, [32 x i96]* @buf_2d_V_9, [32 x i96]* @buf_2d_V_10, [32 x i96]* @buf_2d_V_11, [32 x i96]* @buf_2d_V_12, [32 x i96]* @buf_2d_V_13, [32 x i96]* @buf_2d_V_14, [32 x i96]* @buf_2d_V_15, [32 x i96]* @buf_2d_V_16, [32 x i96]* @buf_2d_V_17, [32 x i96]* @buf_2d_V_18, [32 x i96]* @buf_2d_V_19, [32 x i96]* @buf_2d_V_20, [32 x i96]* @buf_2d_V_21, [32 x i96]* @buf_2d_V_22, [32 x i96]* @buf_2d_V_23, [32 x i96]* @buf_2d_V_24, [32 x i96]* @buf_2d_V_25, [32 x i96]* @buf_2d_V_26, [32 x i96]* @buf_2d_V_27, [32 x i96]* @buf_2d_V_28, [32 x i96]* @buf_2d_V_29, [32 x i96]* @buf_2d_V_30, [32 x i96]* @buf_2d_V_31, [1 x i8]* @p_str1, [15 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)
  %p_Val2_s = load i32* @p_busy_V, align 4
  call void @_ssdm_op_Write.ap_auto.i32P(i32* %busy_V, i32 %p_Val2_s)
  %empty = call { i32, i5, i96 } @_ssdm_op_Read.axis.volatile.i32P.i5P.i96P(i32* %mua_stream_V_user, i5* %mua_stream_V_id_V, i96* %mua_stream_V_data_V)
  %tmp_user = extractvalue { i32, i5, i96 } %empty, 0
  %tmp_id_V = extractvalue { i32, i5, i96 } %empty, 1
  %tmp_data_V_1 = extractvalue { i32, i5, i96 } %empty, 2
  %t_V = trunc i32 %tmp_user to i5
  %tmp_3 = zext i5 %tmp_id_V to i64
  %buf_2d_V_0_addr = getelementptr [32 x i96]* @buf_2d_V_0, i64 0, i64 %tmp_3
  %buf_2d_V_1_addr = getelementptr [32 x i96]* @buf_2d_V_1, i64 0, i64 %tmp_3
  %buf_2d_V_2_addr = getelementptr [32 x i96]* @buf_2d_V_2, i64 0, i64 %tmp_3
  %buf_2d_V_3_addr = getelementptr [32 x i96]* @buf_2d_V_3, i64 0, i64 %tmp_3
  %buf_2d_V_4_addr = getelementptr [32 x i96]* @buf_2d_V_4, i64 0, i64 %tmp_3
  %buf_2d_V_5_addr = getelementptr [32 x i96]* @buf_2d_V_5, i64 0, i64 %tmp_3
  %buf_2d_V_6_addr = getelementptr [32 x i96]* @buf_2d_V_6, i64 0, i64 %tmp_3
  %buf_2d_V_7_addr = getelementptr [32 x i96]* @buf_2d_V_7, i64 0, i64 %tmp_3
  %buf_2d_V_8_addr = getelementptr [32 x i96]* @buf_2d_V_8, i64 0, i64 %tmp_3
  %buf_2d_V_9_addr = getelementptr [32 x i96]* @buf_2d_V_9, i64 0, i64 %tmp_3
  %buf_2d_V_10_addr = getelementptr [32 x i96]* @buf_2d_V_10, i64 0, i64 %tmp_3
  %buf_2d_V_11_addr = getelementptr [32 x i96]* @buf_2d_V_11, i64 0, i64 %tmp_3
  %buf_2d_V_12_addr = getelementptr [32 x i96]* @buf_2d_V_12, i64 0, i64 %tmp_3
  %buf_2d_V_13_addr = getelementptr [32 x i96]* @buf_2d_V_13, i64 0, i64 %tmp_3
  %buf_2d_V_14_addr = getelementptr [32 x i96]* @buf_2d_V_14, i64 0, i64 %tmp_3
  %buf_2d_V_15_addr = getelementptr [32 x i96]* @buf_2d_V_15, i64 0, i64 %tmp_3
  %buf_2d_V_16_addr = getelementptr [32 x i96]* @buf_2d_V_16, i64 0, i64 %tmp_3
  %buf_2d_V_17_addr = getelementptr [32 x i96]* @buf_2d_V_17, i64 0, i64 %tmp_3
  %buf_2d_V_18_addr = getelementptr [32 x i96]* @buf_2d_V_18, i64 0, i64 %tmp_3
  %buf_2d_V_19_addr = getelementptr [32 x i96]* @buf_2d_V_19, i64 0, i64 %tmp_3
  %buf_2d_V_20_addr = getelementptr [32 x i96]* @buf_2d_V_20, i64 0, i64 %tmp_3
  %buf_2d_V_21_addr = getelementptr [32 x i96]* @buf_2d_V_21, i64 0, i64 %tmp_3
  %buf_2d_V_22_addr = getelementptr [32 x i96]* @buf_2d_V_22, i64 0, i64 %tmp_3
  %buf_2d_V_23_addr = getelementptr [32 x i96]* @buf_2d_V_23, i64 0, i64 %tmp_3
  %buf_2d_V_24_addr = getelementptr [32 x i96]* @buf_2d_V_24, i64 0, i64 %tmp_3
  %buf_2d_V_25_addr = getelementptr [32 x i96]* @buf_2d_V_25, i64 0, i64 %tmp_3
  %buf_2d_V_26_addr = getelementptr [32 x i96]* @buf_2d_V_26, i64 0, i64 %tmp_3
  %buf_2d_V_27_addr = getelementptr [32 x i96]* @buf_2d_V_27, i64 0, i64 %tmp_3
  %buf_2d_V_28_addr = getelementptr [32 x i96]* @buf_2d_V_28, i64 0, i64 %tmp_3
  %buf_2d_V_29_addr = getelementptr [32 x i96]* @buf_2d_V_29, i64 0, i64 %tmp_3
  %buf_2d_V_30_addr = getelementptr [32 x i96]* @buf_2d_V_30, i64 0, i64 %tmp_3
  %buf_2d_V_31_addr = getelementptr [32 x i96]* @buf_2d_V_31, i64 0, i64 %tmp_3
  switch i5 %t_V, label %branch31 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
    i5 -8, label %branch24
    i5 -7, label %branch25
    i5 -6, label %branch26
    i5 -5, label %branch27
    i5 -4, label %branch28
    i5 -3, label %branch29
    i5 -2, label %branch30
  ]

.preheader.preheader34:                           ; preds = %branch31, %branch30, %branch29, %branch28, %branch27, %branch26, %branch25, %branch24, %branch23, %branch22, %branch21, %branch20, %branch19, %branch18, %branch17, %branch16, %branch15, %branch14, %branch13, %branch12, %branch11, %branch10, %branch9, %branch8, %branch7, %branch6, %branch5, %branch4, %branch3, %branch2, %branch1, %branch0
  %tmp_5 = add i5 %t_V, -8
  %buf_2d_V_0_load = load i96* %buf_2d_V_0_addr, align 16
  %buf_2d_V_1_load = load i96* %buf_2d_V_1_addr, align 16
  %buf_2d_V_2_load = load i96* %buf_2d_V_2_addr, align 16
  %buf_2d_V_3_load = load i96* %buf_2d_V_3_addr, align 16
  %buf_2d_V_4_load = load i96* %buf_2d_V_4_addr, align 16
  %buf_2d_V_5_load = load i96* %buf_2d_V_5_addr, align 16
  %buf_2d_V_6_load = load i96* %buf_2d_V_6_addr, align 16
  %buf_2d_V_7_load = load i96* %buf_2d_V_7_addr, align 16
  %buf_2d_V_8_load = load i96* %buf_2d_V_8_addr, align 16
  %buf_2d_V_9_load = load i96* %buf_2d_V_9_addr, align 16
  %buf_2d_V_10_load = load i96* %buf_2d_V_10_addr, align 16
  %buf_2d_V_11_load = load i96* %buf_2d_V_11_addr, align 16
  %buf_2d_V_12_load = load i96* %buf_2d_V_12_addr, align 16
  %buf_2d_V_13_load = load i96* %buf_2d_V_13_addr, align 16
  %buf_2d_V_14_load = load i96* %buf_2d_V_14_addr, align 16
  %buf_2d_V_15_load = load i96* %buf_2d_V_15_addr, align 16
  %buf_2d_V_16_load = load i96* %buf_2d_V_16_addr, align 16
  %buf_2d_V_17_load = load i96* %buf_2d_V_17_addr, align 16
  %buf_2d_V_18_load = load i96* %buf_2d_V_18_addr, align 16
  %buf_2d_V_19_load = load i96* %buf_2d_V_19_addr, align 16
  %buf_2d_V_20_load = load i96* %buf_2d_V_20_addr, align 16
  %buf_2d_V_21_load = load i96* %buf_2d_V_21_addr, align 16
  %buf_2d_V_22_load = load i96* %buf_2d_V_22_addr, align 16
  %buf_2d_V_23_load = load i96* %buf_2d_V_23_addr, align 16
  %buf_2d_V_24_load = load i96* %buf_2d_V_24_addr, align 16
  %buf_2d_V_25_load = load i96* %buf_2d_V_25_addr, align 16
  %buf_2d_V_26_load = load i96* %buf_2d_V_26_addr, align 16
  %buf_2d_V_27_load = load i96* %buf_2d_V_27_addr, align 16
  %buf_2d_V_28_load = load i96* %buf_2d_V_28_addr, align 16
  %buf_2d_V_29_load = load i96* %buf_2d_V_29_addr, align 16
  %buf_2d_V_30_load = load i96* %buf_2d_V_30_addr, align 16
  %buf_2d_V_31_load = load i96* %buf_2d_V_31_addr, align 16
  %pre_V = call i96 @_ssdm_op_Mux.ap_auto.32i96.i5(i96 %buf_2d_V_0_load, i96 %buf_2d_V_1_load, i96 %buf_2d_V_2_load, i96 %buf_2d_V_3_load, i96 %buf_2d_V_4_load, i96 %buf_2d_V_5_load, i96 %buf_2d_V_6_load, i96 %buf_2d_V_7_load, i96 %buf_2d_V_8_load, i96 %buf_2d_V_9_load, i96 %buf_2d_V_10_load, i96 %buf_2d_V_11_load, i96 %buf_2d_V_12_load, i96 %buf_2d_V_13_load, i96 %buf_2d_V_14_load, i96 %buf_2d_V_15_load, i96 %buf_2d_V_16_load, i96 %buf_2d_V_17_load, i96 %buf_2d_V_18_load, i96 %buf_2d_V_19_load, i96 %buf_2d_V_20_load, i96 %buf_2d_V_21_load, i96 %buf_2d_V_22_load, i96 %buf_2d_V_23_load, i96 %buf_2d_V_24_load, i96 %buf_2d_V_25_load, i96 %buf_2d_V_26_load, i96 %buf_2d_V_27_load, i96 %buf_2d_V_28_load, i96 %buf_2d_V_29_load, i96 %buf_2d_V_30_load, i96 %buf_2d_V_31_load, i5 %tmp_5)
  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i96.i32(i96 %tmp_data_V_1, i32 32)
  %state_A_0_load = load i2* @state_A_0, align 1
  %state_A_1_load = load i2* @state_A_1, align 1
  %state_A_2_load = load i2* @state_A_2, align 1
  %state_A_3_load = load i2* @state_A_3, align 1
  %state_A_4_load = load i2* @state_A_4, align 1
  %state_A_5_load = load i2* @state_A_5, align 1
  %state_A_6_load = load i2* @state_A_6, align 1
  %state_A_7_load = load i2* @state_A_7, align 1
  %state_A_8_load = load i2* @state_A_8, align 1
  %state_A_9_load = load i2* @state_A_9, align 1
  %state_A_10_load = load i2* @state_A_10, align 1
  %state_A_11_load = load i2* @state_A_11, align 1
  %state_A_12_load = load i2* @state_A_12, align 1
  %state_A_13_load = load i2* @state_A_13, align 1
  %state_A_14_load = load i2* @state_A_14, align 1
  %state_A_15_load = load i2* @state_A_15, align 1
  %state_A_16_load = load i2* @state_A_16, align 1
  %state_A_17_load = load i2* @state_A_17, align 1
  %state_A_18_load = load i2* @state_A_18, align 1
  %state_A_19_load = load i2* @state_A_19, align 1
  %state_A_20_load = load i2* @state_A_20, align 1
  %state_A_21_load = load i2* @state_A_21, align 1
  %state_A_22_load = load i2* @state_A_22, align 1
  %state_A_23_load = load i2* @state_A_23, align 1
  %state_A_24_load = load i2* @state_A_24, align 1
  %state_A_25_load = load i2* @state_A_25, align 1
  %state_A_26_load = load i2* @state_A_26, align 1
  %state_A_27_load = load i2* @state_A_27, align 1
  %state_A_28_load = load i2* @state_A_28, align 1
  %state_A_29_load = load i2* @state_A_29, align 1
  %state_A_30_load = load i2* @state_A_30, align 1
  %state_A_31_load = load i2* @state_A_31, align 1
  %tmp = call i2 @_ssdm_op_Mux.ap_auto.32i2.i5(i2 %state_A_0_load, i2 %state_A_1_load, i2 %state_A_2_load, i2 %state_A_3_load, i2 %state_A_4_load, i2 %state_A_5_load, i2 %state_A_6_load, i2 %state_A_7_load, i2 %state_A_8_load, i2 %state_A_9_load, i2 %state_A_10_load, i2 %state_A_11_load, i2 %state_A_12_load, i2 %state_A_13_load, i2 %state_A_14_load, i2 %state_A_15_load, i2 %state_A_16_load, i2 %state_A_17_load, i2 %state_A_18_load, i2 %state_A_19_load, i2 %state_A_20_load, i2 %state_A_21_load, i2 %state_A_22_load, i2 %state_A_23_load, i2 %state_A_24_load, i2 %state_A_25_load, i2 %state_A_26_load, i2 %state_A_27_load, i2 %state_A_28_load, i2 %state_A_29_load, i2 %state_A_30_load, i2 %state_A_31_load, i5 %tmp_id_V)
  switch i2 %tmp, label %._crit_edge652 [
    i2 0, label %0
    i2 1, label %6
    i2 -2, label %17
  ]

; <label>:0                                       ; preds = %.preheader.preheader34
  br i1 %tmp_9, label %1, label %3

; <label>:1                                       ; preds = %0
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 0, i5 %tmp_id_V, i1 false, i96 %pre_V)
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 8, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)
  %cnt_A_V_0_load = load i4* @cnt_A_V_0, align 1
  %cnt_A_V_1_load = load i4* @cnt_A_V_1, align 1
  %cnt_A_V_2_load = load i4* @cnt_A_V_2, align 1
  %cnt_A_V_3_load = load i4* @cnt_A_V_3, align 1
  %cnt_A_V_4_load = load i4* @cnt_A_V_4, align 1
  %cnt_A_V_5_load = load i4* @cnt_A_V_5, align 1
  %cnt_A_V_6_load = load i4* @cnt_A_V_6, align 1
  %cnt_A_V_7_load = load i4* @cnt_A_V_7, align 1
  %cnt_A_V_8_load = load i4* @cnt_A_V_8, align 1
  %cnt_A_V_9_load = load i4* @cnt_A_V_9, align 1
  %cnt_A_V_10_load = load i4* @cnt_A_V_10, align 1
  %cnt_A_V_11_load = load i4* @cnt_A_V_11, align 1
  %cnt_A_V_12_load = load i4* @cnt_A_V_12, align 1
  %cnt_A_V_13_load = load i4* @cnt_A_V_13, align 1
  %cnt_A_V_14_load = load i4* @cnt_A_V_14, align 1
  %cnt_A_V_15_load = load i4* @cnt_A_V_15, align 1
  %cnt_A_V_16_load = load i4* @cnt_A_V_16, align 1
  %cnt_A_V_17_load = load i4* @cnt_A_V_17, align 1
  %cnt_A_V_18_load = load i4* @cnt_A_V_18, align 1
  %cnt_A_V_19_load = load i4* @cnt_A_V_19, align 1
  %cnt_A_V_20_load = load i4* @cnt_A_V_20, align 1
  %cnt_A_V_21_load = load i4* @cnt_A_V_21, align 1
  %cnt_A_V_22_load = load i4* @cnt_A_V_22, align 1
  %cnt_A_V_23_load = load i4* @cnt_A_V_23, align 1
  %cnt_A_V_24_load = load i4* @cnt_A_V_24, align 1
  %cnt_A_V_25_load = load i4* @cnt_A_V_25, align 1
  %cnt_A_V_26_load = load i4* @cnt_A_V_26, align 1
  %cnt_A_V_27_load = load i4* @cnt_A_V_27, align 1
  %cnt_A_V_28_load = load i4* @cnt_A_V_28, align 1
  %cnt_A_V_29_load = load i4* @cnt_A_V_29, align 1
  %cnt_A_V_30_load = load i4* @cnt_A_V_30, align 1
  %cnt_A_V_31_load = load i4* @cnt_A_V_31, align 1
  %tmp_1 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %cnt_A_V_0_load, i4 %cnt_A_V_1_load, i4 %cnt_A_V_2_load, i4 %cnt_A_V_3_load, i4 %cnt_A_V_4_load, i4 %cnt_A_V_5_load, i4 %cnt_A_V_6_load, i4 %cnt_A_V_7_load, i4 %cnt_A_V_8_load, i4 %cnt_A_V_9_load, i4 %cnt_A_V_10_load, i4 %cnt_A_V_11_load, i4 %cnt_A_V_12_load, i4 %cnt_A_V_13_load, i4 %cnt_A_V_14_load, i4 %cnt_A_V_15_load, i4 %cnt_A_V_16_load, i4 %cnt_A_V_17_load, i4 %cnt_A_V_18_load, i4 %cnt_A_V_19_load, i4 %cnt_A_V_20_load, i4 %cnt_A_V_21_load, i4 %cnt_A_V_22_load, i4 %cnt_A_V_23_load, i4 %cnt_A_V_24_load, i4 %cnt_A_V_25_load, i4 %cnt_A_V_26_load, i4 %cnt_A_V_27_load, i4 %cnt_A_V_28_load, i4 %cnt_A_V_29_load, i4 %cnt_A_V_30_load, i4 %cnt_A_V_31_load, i5 %tmp_id_V)
  %tmp_s = add i4 %tmp_1, 1
  switch i5 %tmp_id_V, label %branch255 [
    i5 0, label %branch224
    i5 1, label %branch225
    i5 2, label %branch226
    i5 3, label %branch227
    i5 4, label %branch228
    i5 5, label %branch229
    i5 6, label %branch230
    i5 7, label %branch231
    i5 8, label %branch232
    i5 9, label %branch233
    i5 10, label %branch234
    i5 11, label %branch235
    i5 12, label %branch236
    i5 13, label %branch237
    i5 14, label %branch238
    i5 15, label %branch239
    i5 -16, label %branch240
    i5 -15, label %branch241
    i5 -14, label %branch242
    i5 -13, label %branch243
    i5 -12, label %branch244
    i5 -11, label %branch245
    i5 -10, label %branch246
    i5 -9, label %branch247
    i5 -8, label %branch248
    i5 -7, label %branch249
    i5 -6, label %branch250
    i5 -5, label %branch251
    i5 -4, label %branch252
    i5 -3, label %branch253
    i5 -2, label %branch254
  ]

; <label>:2                                       ; preds = %branch255, %branch254, %branch253, %branch252, %branch251, %branch250, %branch249, %branch248, %branch247, %branch246, %branch245, %branch244, %branch243, %branch242, %branch241, %branch240, %branch239, %branch238, %branch237, %branch236, %branch235, %branch234, %branch233, %branch232, %branch231, %branch230, %branch229, %branch228, %branch227, %branch226, %branch225, %branch224
  br label %5

; <label>:3                                       ; preds = %0
  switch i5 %tmp_id_V, label %branch223 [
    i5 0, label %branch192
    i5 1, label %branch193
    i5 2, label %branch194
    i5 3, label %branch195
    i5 4, label %branch196
    i5 5, label %branch197
    i5 6, label %branch198
    i5 7, label %branch199
    i5 8, label %branch200
    i5 9, label %branch201
    i5 10, label %branch202
    i5 11, label %branch203
    i5 12, label %branch204
    i5 13, label %branch205
    i5 14, label %branch206
    i5 15, label %branch207
    i5 -16, label %branch208
    i5 -15, label %branch209
    i5 -14, label %branch210
    i5 -13, label %branch211
    i5 -12, label %branch212
    i5 -11, label %branch213
    i5 -10, label %branch214
    i5 -9, label %branch215
    i5 -8, label %branch216
    i5 -7, label %branch217
    i5 -6, label %branch218
    i5 -5, label %branch219
    i5 -4, label %branch220
    i5 -3, label %branch221
    i5 -2, label %branch222
  ]

; <label>:4                                       ; preds = %branch223, %branch222, %branch221, %branch220, %branch219, %branch218, %branch217, %branch216, %branch215, %branch214, %branch213, %branch212, %branch211, %branch210, %branch209, %branch208, %branch207, %branch206, %branch205, %branch204, %branch203, %branch202, %branch201, %branch200, %branch199, %branch198, %branch197, %branch196, %branch195, %branch194, %branch193, %branch192
  %bvh_d_index_2 = zext i5 %tmp_id_V to i32
  %p_Result_2 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32 %p_Val2_s, i32 %bvh_d_index_2, i64 0)
  store i32 %p_Result_2, i32* @p_busy_V, align 4
  br label %5

; <label>:5                                       ; preds = %4, %2
  br label %._crit_edge652

; <label>:6                                       ; preds = %.preheader.preheader34
  br i1 %tmp_9, label %7, label %._crit_edge653

; <label>:7                                       ; preds = %6
  %bvh_d_index = zext i5 %tmp_id_V to i32
  %p_Result_s = call i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32 %p_Val2_s, i32 %bvh_d_index, i64 1)
  store i32 %p_Result_s, i32* @p_busy_V, align 4
  br label %._crit_edge653

._crit_edge653:                                   ; preds = %7, %6
  %cnt_A_V_0_load_1 = load i4* @cnt_A_V_0, align 1
  %cnt_A_V_1_load_1 = load i4* @cnt_A_V_1, align 1
  %cnt_A_V_2_load_1 = load i4* @cnt_A_V_2, align 1
  %cnt_A_V_3_load_1 = load i4* @cnt_A_V_3, align 1
  %cnt_A_V_4_load_1 = load i4* @cnt_A_V_4, align 1
  %cnt_A_V_5_load_1 = load i4* @cnt_A_V_5, align 1
  %cnt_A_V_6_load_1 = load i4* @cnt_A_V_6, align 1
  %cnt_A_V_7_load_1 = load i4* @cnt_A_V_7, align 1
  %cnt_A_V_8_load_1 = load i4* @cnt_A_V_8, align 1
  %cnt_A_V_9_load_1 = load i4* @cnt_A_V_9, align 1
  %cnt_A_V_10_load_1 = load i4* @cnt_A_V_10, align 1
  %cnt_A_V_11_load_1 = load i4* @cnt_A_V_11, align 1
  %cnt_A_V_12_load_1 = load i4* @cnt_A_V_12, align 1
  %cnt_A_V_13_load_1 = load i4* @cnt_A_V_13, align 1
  %cnt_A_V_14_load_1 = load i4* @cnt_A_V_14, align 1
  %cnt_A_V_15_load_1 = load i4* @cnt_A_V_15, align 1
  %cnt_A_V_16_load_1 = load i4* @cnt_A_V_16, align 1
  %cnt_A_V_17_load_1 = load i4* @cnt_A_V_17, align 1
  %cnt_A_V_18_load_1 = load i4* @cnt_A_V_18, align 1
  %cnt_A_V_19_load_1 = load i4* @cnt_A_V_19, align 1
  %cnt_A_V_20_load_1 = load i4* @cnt_A_V_20, align 1
  %cnt_A_V_21_load_1 = load i4* @cnt_A_V_21, align 1
  %cnt_A_V_22_load_1 = load i4* @cnt_A_V_22, align 1
  %cnt_A_V_23_load_1 = load i4* @cnt_A_V_23, align 1
  %cnt_A_V_24_load_1 = load i4* @cnt_A_V_24, align 1
  %cnt_A_V_25_load_1 = load i4* @cnt_A_V_25, align 1
  %cnt_A_V_26_load_1 = load i4* @cnt_A_V_26, align 1
  %cnt_A_V_27_load_1 = load i4* @cnt_A_V_27, align 1
  %cnt_A_V_28_load_1 = load i4* @cnt_A_V_28, align 1
  %cnt_A_V_29_load_1 = load i4* @cnt_A_V_29, align 1
  %cnt_A_V_30_load_1 = load i4* @cnt_A_V_30, align 1
  %cnt_A_V_31_load_1 = load i4* @cnt_A_V_31, align 1
  %tmp_2 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %cnt_A_V_0_load_1, i4 %cnt_A_V_1_load_1, i4 %cnt_A_V_2_load_1, i4 %cnt_A_V_3_load_1, i4 %cnt_A_V_4_load_1, i4 %cnt_A_V_5_load_1, i4 %cnt_A_V_6_load_1, i4 %cnt_A_V_7_load_1, i4 %cnt_A_V_8_load_1, i4 %cnt_A_V_9_load_1, i4 %cnt_A_V_10_load_1, i4 %cnt_A_V_11_load_1, i4 %cnt_A_V_12_load_1, i4 %cnt_A_V_13_load_1, i4 %cnt_A_V_14_load_1, i4 %cnt_A_V_15_load_1, i4 %cnt_A_V_16_load_1, i4 %cnt_A_V_17_load_1, i4 %cnt_A_V_18_load_1, i4 %cnt_A_V_19_load_1, i4 %cnt_A_V_20_load_1, i4 %cnt_A_V_21_load_1, i4 %cnt_A_V_22_load_1, i4 %cnt_A_V_23_load_1, i4 %cnt_A_V_24_load_1, i4 %cnt_A_V_25_load_1, i4 %cnt_A_V_26_load_1, i4 %cnt_A_V_27_load_1, i4 %cnt_A_V_28_load_1, i4 %cnt_A_V_29_load_1, i4 %cnt_A_V_30_load_1, i4 %cnt_A_V_31_load_1, i5 %tmp_id_V)
  %tmp_4 = icmp ult i4 %tmp_2, 7
  br i1 %tmp_4, label %8, label %10

; <label>:8                                       ; preds = %._crit_edge653
  %tmp_user_V = zext i4 %tmp_2 to i5
  %tmp_user_V_1 = xor i4 %tmp_2, -8
  %tmp_user_V_2 = zext i4 %tmp_user_V_1 to i5
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 %tmp_user_V, i5 %tmp_id_V, i1 false, i96 %pre_V)
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 %tmp_user_V_2, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)
  %tmp_8 = add i4 %tmp_2, 1
  switch i5 %tmp_id_V, label %branch351 [
    i5 0, label %branch320
    i5 1, label %branch321
    i5 2, label %branch322
    i5 3, label %branch323
    i5 4, label %branch324
    i5 5, label %branch325
    i5 6, label %branch326
    i5 7, label %branch327
    i5 8, label %branch328
    i5 9, label %branch329
    i5 10, label %branch330
    i5 11, label %branch331
    i5 12, label %branch332
    i5 13, label %branch333
    i5 14, label %branch334
    i5 15, label %branch335
    i5 -16, label %branch336
    i5 -15, label %branch337
    i5 -14, label %branch338
    i5 -13, label %branch339
    i5 -12, label %branch340
    i5 -11, label %branch341
    i5 -10, label %branch342
    i5 -9, label %branch343
    i5 -8, label %branch344
    i5 -7, label %branch345
    i5 -6, label %branch346
    i5 -5, label %branch347
    i5 -4, label %branch348
    i5 -3, label %branch349
    i5 -2, label %branch350
  ]

; <label>:9                                       ; preds = %branch351, %branch350, %branch349, %branch348, %branch347, %branch346, %branch345, %branch344, %branch343, %branch342, %branch341, %branch340, %branch339, %branch338, %branch337, %branch336, %branch335, %branch334, %branch333, %branch332, %branch331, %branch330, %branch329, %branch328, %branch327, %branch326, %branch325, %branch324, %branch323, %branch322, %branch321, %branch320
  br label %16

; <label>:10                                      ; preds = %._crit_edge653
  %tmp_10 = icmp eq i4 %tmp_2, 7
  br i1 %tmp_10, label %11, label %13

; <label>:11                                      ; preds = %10
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_pre_V_user_V, i5* %out_pre_V_id_V, i1* %out_pre_V_last, i96* %out_pre_V_data_V, i5 7, i5 %tmp_id_V, i1 true, i96 %pre_V)
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 15, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)
  switch i5 %tmp_id_V, label %branch383 [
    i5 0, label %branch352
    i5 1, label %branch353
    i5 2, label %branch354
    i5 3, label %branch355
    i5 4, label %branch356
    i5 5, label %branch357
    i5 6, label %branch358
    i5 7, label %branch359
    i5 8, label %branch360
    i5 9, label %branch361
    i5 10, label %branch362
    i5 11, label %branch363
    i5 12, label %branch364
    i5 13, label %branch365
    i5 14, label %branch366
    i5 15, label %branch367
    i5 -16, label %branch368
    i5 -15, label %branch369
    i5 -14, label %branch370
    i5 -13, label %branch371
    i5 -12, label %branch372
    i5 -11, label %branch373
    i5 -10, label %branch374
    i5 -9, label %branch375
    i5 -8, label %branch376
    i5 -7, label %branch377
    i5 -6, label %branch378
    i5 -5, label %branch379
    i5 -4, label %branch380
    i5 -3, label %branch381
    i5 -2, label %branch382
  ]

; <label>:12                                      ; preds = %branch383, %branch382, %branch381, %branch380, %branch379, %branch378, %branch377, %branch376, %branch375, %branch374, %branch373, %branch372, %branch371, %branch370, %branch369, %branch368, %branch367, %branch366, %branch365, %branch364, %branch363, %branch362, %branch361, %branch360, %branch359, %branch358, %branch357, %branch356, %branch355, %branch354, %branch353, %branch352
  br label %15

; <label>:13                                      ; preds = %10
  switch i5 %tmp_id_V, label %branch127 [
    i5 0, label %branch96
    i5 1, label %branch97
    i5 2, label %branch98
    i5 3, label %branch99
    i5 4, label %branch100
    i5 5, label %branch101
    i5 6, label %branch102
    i5 7, label %branch103
    i5 8, label %branch104
    i5 9, label %branch105
    i5 10, label %branch106
    i5 11, label %branch107
    i5 12, label %branch108
    i5 13, label %branch109
    i5 14, label %branch110
    i5 15, label %branch111
    i5 -16, label %branch112
    i5 -15, label %branch113
    i5 -14, label %branch114
    i5 -13, label %branch115
    i5 -12, label %branch116
    i5 -11, label %branch117
    i5 -10, label %branch118
    i5 -9, label %branch119
    i5 -8, label %branch120
    i5 -7, label %branch121
    i5 -6, label %branch122
    i5 -5, label %branch123
    i5 -4, label %branch124
    i5 -3, label %branch125
    i5 -2, label %branch126
  ]

; <label>:14                                      ; preds = %branch127, %branch126, %branch125, %branch124, %branch123, %branch122, %branch121, %branch120, %branch119, %branch118, %branch117, %branch116, %branch115, %branch114, %branch113, %branch112, %branch111, %branch110, %branch109, %branch108, %branch107, %branch106, %branch105, %branch104, %branch103, %branch102, %branch101, %branch100, %branch99, %branch98, %branch97, %branch96
  br label %15

; <label>:15                                      ; preds = %14, %12
  br label %16

; <label>:16                                      ; preds = %15, %9
  br label %._crit_edge652

; <label>:17                                      ; preds = %.preheader.preheader34
  br i1 %tmp_9, label %18, label %._crit_edge654

; <label>:18                                      ; preds = %17
  %bvh_d_index_1 = zext i5 %tmp_id_V to i32
  %p_Result_1 = call i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32 %p_Val2_s, i32 %bvh_d_index_1, i64 1)
  store i32 %p_Result_1, i32* @p_busy_V, align 4
  br label %._crit_edge654

._crit_edge654:                                   ; preds = %18, %17
  %cnt_A_V_0_load_2 = load i4* @cnt_A_V_0, align 1
  %cnt_A_V_1_load_2 = load i4* @cnt_A_V_1, align 1
  %cnt_A_V_2_load_2 = load i4* @cnt_A_V_2, align 1
  %cnt_A_V_3_load_2 = load i4* @cnt_A_V_3, align 1
  %cnt_A_V_4_load_2 = load i4* @cnt_A_V_4, align 1
  %cnt_A_V_5_load_2 = load i4* @cnt_A_V_5, align 1
  %cnt_A_V_6_load_2 = load i4* @cnt_A_V_6, align 1
  %cnt_A_V_7_load_2 = load i4* @cnt_A_V_7, align 1
  %cnt_A_V_8_load_2 = load i4* @cnt_A_V_8, align 1
  %cnt_A_V_9_load_2 = load i4* @cnt_A_V_9, align 1
  %cnt_A_V_10_load_2 = load i4* @cnt_A_V_10, align 1
  %cnt_A_V_11_load_2 = load i4* @cnt_A_V_11, align 1
  %cnt_A_V_12_load_2 = load i4* @cnt_A_V_12, align 1
  %cnt_A_V_13_load_2 = load i4* @cnt_A_V_13, align 1
  %cnt_A_V_14_load_2 = load i4* @cnt_A_V_14, align 1
  %cnt_A_V_15_load_2 = load i4* @cnt_A_V_15, align 1
  %cnt_A_V_16_load_2 = load i4* @cnt_A_V_16, align 1
  %cnt_A_V_17_load_2 = load i4* @cnt_A_V_17, align 1
  %cnt_A_V_18_load_2 = load i4* @cnt_A_V_18, align 1
  %cnt_A_V_19_load_2 = load i4* @cnt_A_V_19, align 1
  %cnt_A_V_20_load_2 = load i4* @cnt_A_V_20, align 1
  %cnt_A_V_21_load_2 = load i4* @cnt_A_V_21, align 1
  %cnt_A_V_22_load_2 = load i4* @cnt_A_V_22, align 1
  %cnt_A_V_23_load_2 = load i4* @cnt_A_V_23, align 1
  %cnt_A_V_24_load_2 = load i4* @cnt_A_V_24, align 1
  %cnt_A_V_25_load_2 = load i4* @cnt_A_V_25, align 1
  %cnt_A_V_26_load_2 = load i4* @cnt_A_V_26, align 1
  %cnt_A_V_27_load_2 = load i4* @cnt_A_V_27, align 1
  %cnt_A_V_28_load_2 = load i4* @cnt_A_V_28, align 1
  %cnt_A_V_29_load_2 = load i4* @cnt_A_V_29, align 1
  %cnt_A_V_30_load_2 = load i4* @cnt_A_V_30, align 1
  %cnt_A_V_31_load_2 = load i4* @cnt_A_V_31, align 1
  %tmp_6 = call i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4 %cnt_A_V_0_load_2, i4 %cnt_A_V_1_load_2, i4 %cnt_A_V_2_load_2, i4 %cnt_A_V_3_load_2, i4 %cnt_A_V_4_load_2, i4 %cnt_A_V_5_load_2, i4 %cnt_A_V_6_load_2, i4 %cnt_A_V_7_load_2, i4 %cnt_A_V_8_load_2, i4 %cnt_A_V_9_load_2, i4 %cnt_A_V_10_load_2, i4 %cnt_A_V_11_load_2, i4 %cnt_A_V_12_load_2, i4 %cnt_A_V_13_load_2, i4 %cnt_A_V_14_load_2, i4 %cnt_A_V_15_load_2, i4 %cnt_A_V_16_load_2, i4 %cnt_A_V_17_load_2, i4 %cnt_A_V_18_load_2, i4 %cnt_A_V_19_load_2, i4 %cnt_A_V_20_load_2, i4 %cnt_A_V_21_load_2, i4 %cnt_A_V_22_load_2, i4 %cnt_A_V_23_load_2, i4 %cnt_A_V_24_load_2, i4 %cnt_A_V_25_load_2, i4 %cnt_A_V_26_load_2, i4 %cnt_A_V_27_load_2, i4 %cnt_A_V_28_load_2, i4 %cnt_A_V_29_load_2, i4 %cnt_A_V_30_load_2, i4 %cnt_A_V_31_load_2, i5 %tmp_id_V)
  %tmp_7 = icmp ult i4 %tmp_6, -6
  br i1 %tmp_7, label %19, label %21

; <label>:19                                      ; preds = %._crit_edge654
  %tmp_11 = zext i4 %tmp_6 to i5
  %tmp_user_V_3 = add i5 %tmp_11, 8
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 %tmp_user_V_3, i5 %tmp_id_V, i1 false, i96 %tmp_data_V_1)
  %tmp_12 = add i4 %tmp_6, 1
  switch i5 %tmp_id_V, label %branch447 [
    i5 0, label %branch416
    i5 1, label %branch417
    i5 2, label %branch418
    i5 3, label %branch419
    i5 4, label %branch420
    i5 5, label %branch421
    i5 6, label %branch422
    i5 7, label %branch423
    i5 8, label %branch424
    i5 9, label %branch425
    i5 10, label %branch426
    i5 11, label %branch427
    i5 12, label %branch428
    i5 13, label %branch429
    i5 14, label %branch430
    i5 15, label %branch431
    i5 -16, label %branch432
    i5 -15, label %branch433
    i5 -14, label %branch434
    i5 -13, label %branch435
    i5 -12, label %branch436
    i5 -11, label %branch437
    i5 -10, label %branch438
    i5 -9, label %branch439
    i5 -8, label %branch440
    i5 -7, label %branch441
    i5 -6, label %branch442
    i5 -5, label %branch443
    i5 -4, label %branch444
    i5 -3, label %branch445
    i5 -2, label %branch446
  ]

; <label>:20                                      ; preds = %branch447, %branch446, %branch445, %branch444, %branch443, %branch442, %branch441, %branch440, %branch439, %branch438, %branch437, %branch436, %branch435, %branch434, %branch433, %branch432, %branch431, %branch430, %branch429, %branch428, %branch427, %branch426, %branch425, %branch424, %branch423, %branch422, %branch421, %branch420, %branch419, %branch418, %branch417, %branch416
  br label %25

; <label>:21                                      ; preds = %._crit_edge654
  %tmp_13 = icmp eq i4 %tmp_6, -6
  br i1 %tmp_13, label %22, label %23

; <label>:22                                      ; preds = %21
  %tmp_18 = add nsw i32 %tmp_user, -10
  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %time_stamp_V, i32 %tmp_18)
  call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5* %out_post_V_user_V, i5* %out_post_V_id_V, i1* %out_post_V_last, i96* %out_post_V_data_V, i5 -14, i5 %tmp_id_V, i1 true, i96 %tmp_data_V_1)
  br label %23

; <label>:23                                      ; preds = %22, %21
  switch i5 %tmp_id_V, label %branch63 [
    i5 0, label %branch32
    i5 1, label %branch33
    i5 2, label %branch34
    i5 3, label %branch35
    i5 4, label %branch36
    i5 5, label %branch37
    i5 6, label %branch38
    i5 7, label %branch39
    i5 8, label %branch40
    i5 9, label %branch41
    i5 10, label %branch42
    i5 11, label %branch43
    i5 12, label %branch44
    i5 13, label %branch45
    i5 14, label %branch46
    i5 15, label %branch47
    i5 -16, label %branch48
    i5 -15, label %branch49
    i5 -14, label %branch50
    i5 -13, label %branch51
    i5 -12, label %branch52
    i5 -11, label %branch53
    i5 -10, label %branch54
    i5 -9, label %branch55
    i5 -8, label %branch56
    i5 -7, label %branch57
    i5 -6, label %branch58
    i5 -5, label %branch59
    i5 -4, label %branch60
    i5 -3, label %branch61
    i5 -2, label %branch62
  ]

; <label>:24                                      ; preds = %branch63, %branch62, %branch61, %branch60, %branch59, %branch58, %branch57, %branch56, %branch55, %branch54, %branch53, %branch52, %branch51, %branch50, %branch49, %branch48, %branch47, %branch46, %branch45, %branch44, %branch43, %branch42, %branch41, %branch40, %branch39, %branch38, %branch37, %branch36, %branch35, %branch34, %branch33, %branch32
  br label %25

; <label>:25                                      ; preds = %24, %20
  br label %._crit_edge652

._crit_edge652:                                   ; preds = %25, %16, %5, %.preheader.preheader34
  ret void

branch0:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_0_addr, align 16
  br label %.preheader.preheader34

branch1:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_1_addr, align 16
  br label %.preheader.preheader34

branch2:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_2_addr, align 16
  br label %.preheader.preheader34

branch3:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_3_addr, align 16
  br label %.preheader.preheader34

branch4:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_4_addr, align 16
  br label %.preheader.preheader34

branch5:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_5_addr, align 16
  br label %.preheader.preheader34

branch6:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_6_addr, align 16
  br label %.preheader.preheader34

branch7:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_7_addr, align 16
  br label %.preheader.preheader34

branch8:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_8_addr, align 16
  br label %.preheader.preheader34

branch9:                                          ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_9_addr, align 16
  br label %.preheader.preheader34

branch10:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_10_addr, align 16
  br label %.preheader.preheader34

branch11:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_11_addr, align 16
  br label %.preheader.preheader34

branch12:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_12_addr, align 16
  br label %.preheader.preheader34

branch13:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_13_addr, align 16
  br label %.preheader.preheader34

branch14:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_14_addr, align 16
  br label %.preheader.preheader34

branch15:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_15_addr, align 16
  br label %.preheader.preheader34

branch16:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_16_addr, align 16
  br label %.preheader.preheader34

branch17:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_17_addr, align 16
  br label %.preheader.preheader34

branch18:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_18_addr, align 16
  br label %.preheader.preheader34

branch19:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_19_addr, align 16
  br label %.preheader.preheader34

branch20:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_20_addr, align 16
  br label %.preheader.preheader34

branch21:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_21_addr, align 16
  br label %.preheader.preheader34

branch22:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_22_addr, align 16
  br label %.preheader.preheader34

branch23:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_23_addr, align 16
  br label %.preheader.preheader34

branch24:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_24_addr, align 16
  br label %.preheader.preheader34

branch25:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_25_addr, align 16
  br label %.preheader.preheader34

branch26:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_26_addr, align 16
  br label %.preheader.preheader34

branch27:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_27_addr, align 16
  br label %.preheader.preheader34

branch28:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_28_addr, align 16
  br label %.preheader.preheader34

branch29:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_29_addr, align 16
  br label %.preheader.preheader34

branch30:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_30_addr, align 16
  br label %.preheader.preheader34

branch31:                                         ; preds = %.preheader.preheader
  store i96 %tmp_data_V_1, i96* %buf_2d_V_31_addr, align 16
  br label %.preheader.preheader34

branch32:                                         ; preds = %23
  store i2 0, i2* @state_A_0, align 1
  store i4 0, i4* @cnt_A_V_0, align 1
  br label %24

branch33:                                         ; preds = %23
  store i2 0, i2* @state_A_1, align 1
  store i4 0, i4* @cnt_A_V_1, align 1
  br label %24

branch34:                                         ; preds = %23
  store i2 0, i2* @state_A_2, align 1
  store i4 0, i4* @cnt_A_V_2, align 1
  br label %24

branch35:                                         ; preds = %23
  store i2 0, i2* @state_A_3, align 1
  store i4 0, i4* @cnt_A_V_3, align 1
  br label %24

branch36:                                         ; preds = %23
  store i2 0, i2* @state_A_4, align 1
  store i4 0, i4* @cnt_A_V_4, align 1
  br label %24

branch37:                                         ; preds = %23
  store i2 0, i2* @state_A_5, align 1
  store i4 0, i4* @cnt_A_V_5, align 1
  br label %24

branch38:                                         ; preds = %23
  store i2 0, i2* @state_A_6, align 1
  store i4 0, i4* @cnt_A_V_6, align 1
  br label %24

branch39:                                         ; preds = %23
  store i2 0, i2* @state_A_7, align 1
  store i4 0, i4* @cnt_A_V_7, align 1
  br label %24

branch40:                                         ; preds = %23
  store i2 0, i2* @state_A_8, align 1
  store i4 0, i4* @cnt_A_V_8, align 1
  br label %24

branch41:                                         ; preds = %23
  store i2 0, i2* @state_A_9, align 1
  store i4 0, i4* @cnt_A_V_9, align 1
  br label %24

branch42:                                         ; preds = %23
  store i2 0, i2* @state_A_10, align 1
  store i4 0, i4* @cnt_A_V_10, align 1
  br label %24

branch43:                                         ; preds = %23
  store i2 0, i2* @state_A_11, align 1
  store i4 0, i4* @cnt_A_V_11, align 1
  br label %24

branch44:                                         ; preds = %23
  store i2 0, i2* @state_A_12, align 1
  store i4 0, i4* @cnt_A_V_12, align 1
  br label %24

branch45:                                         ; preds = %23
  store i2 0, i2* @state_A_13, align 1
  store i4 0, i4* @cnt_A_V_13, align 1
  br label %24

branch46:                                         ; preds = %23
  store i2 0, i2* @state_A_14, align 1
  store i4 0, i4* @cnt_A_V_14, align 1
  br label %24

branch47:                                         ; preds = %23
  store i2 0, i2* @state_A_15, align 1
  store i4 0, i4* @cnt_A_V_15, align 1
  br label %24

branch48:                                         ; preds = %23
  store i2 0, i2* @state_A_16, align 1
  store i4 0, i4* @cnt_A_V_16, align 1
  br label %24

branch49:                                         ; preds = %23
  store i2 0, i2* @state_A_17, align 1
  store i4 0, i4* @cnt_A_V_17, align 1
  br label %24

branch50:                                         ; preds = %23
  store i2 0, i2* @state_A_18, align 1
  store i4 0, i4* @cnt_A_V_18, align 1
  br label %24

branch51:                                         ; preds = %23
  store i2 0, i2* @state_A_19, align 1
  store i4 0, i4* @cnt_A_V_19, align 1
  br label %24

branch52:                                         ; preds = %23
  store i2 0, i2* @state_A_20, align 1
  store i4 0, i4* @cnt_A_V_20, align 1
  br label %24

branch53:                                         ; preds = %23
  store i2 0, i2* @state_A_21, align 1
  store i4 0, i4* @cnt_A_V_21, align 1
  br label %24

branch54:                                         ; preds = %23
  store i2 0, i2* @state_A_22, align 1
  store i4 0, i4* @cnt_A_V_22, align 1
  br label %24

branch55:                                         ; preds = %23
  store i2 0, i2* @state_A_23, align 1
  store i4 0, i4* @cnt_A_V_23, align 1
  br label %24

branch56:                                         ; preds = %23
  store i2 0, i2* @state_A_24, align 1
  store i4 0, i4* @cnt_A_V_24, align 1
  br label %24

branch57:                                         ; preds = %23
  store i2 0, i2* @state_A_25, align 1
  store i4 0, i4* @cnt_A_V_25, align 1
  br label %24

branch58:                                         ; preds = %23
  store i2 0, i2* @state_A_26, align 1
  store i4 0, i4* @cnt_A_V_26, align 1
  br label %24

branch59:                                         ; preds = %23
  store i2 0, i2* @state_A_27, align 1
  store i4 0, i4* @cnt_A_V_27, align 1
  br label %24

branch60:                                         ; preds = %23
  store i2 0, i2* @state_A_28, align 1
  store i4 0, i4* @cnt_A_V_28, align 1
  br label %24

branch61:                                         ; preds = %23
  store i2 0, i2* @state_A_29, align 1
  store i4 0, i4* @cnt_A_V_29, align 1
  br label %24

branch62:                                         ; preds = %23
  store i2 0, i2* @state_A_30, align 1
  store i4 0, i4* @cnt_A_V_30, align 1
  br label %24

branch63:                                         ; preds = %23
  store i2 0, i2* @state_A_31, align 1
  store i4 0, i4* @cnt_A_V_31, align 1
  br label %24

branch96:                                         ; preds = %13
  store i2 0, i2* @state_A_0, align 1
  store i4 0, i4* @cnt_A_V_0, align 1
  br label %14

branch97:                                         ; preds = %13
  store i2 0, i2* @state_A_1, align 1
  store i4 0, i4* @cnt_A_V_1, align 1
  br label %14

branch98:                                         ; preds = %13
  store i2 0, i2* @state_A_2, align 1
  store i4 0, i4* @cnt_A_V_2, align 1
  br label %14

branch99:                                         ; preds = %13
  store i2 0, i2* @state_A_3, align 1
  store i4 0, i4* @cnt_A_V_3, align 1
  br label %14

branch100:                                        ; preds = %13
  store i2 0, i2* @state_A_4, align 1
  store i4 0, i4* @cnt_A_V_4, align 1
  br label %14

branch101:                                        ; preds = %13
  store i2 0, i2* @state_A_5, align 1
  store i4 0, i4* @cnt_A_V_5, align 1
  br label %14

branch102:                                        ; preds = %13
  store i2 0, i2* @state_A_6, align 1
  store i4 0, i4* @cnt_A_V_6, align 1
  br label %14

branch103:                                        ; preds = %13
  store i2 0, i2* @state_A_7, align 1
  store i4 0, i4* @cnt_A_V_7, align 1
  br label %14

branch104:                                        ; preds = %13
  store i2 0, i2* @state_A_8, align 1
  store i4 0, i4* @cnt_A_V_8, align 1
  br label %14

branch105:                                        ; preds = %13
  store i2 0, i2* @state_A_9, align 1
  store i4 0, i4* @cnt_A_V_9, align 1
  br label %14

branch106:                                        ; preds = %13
  store i2 0, i2* @state_A_10, align 1
  store i4 0, i4* @cnt_A_V_10, align 1
  br label %14

branch107:                                        ; preds = %13
  store i2 0, i2* @state_A_11, align 1
  store i4 0, i4* @cnt_A_V_11, align 1
  br label %14

branch108:                                        ; preds = %13
  store i2 0, i2* @state_A_12, align 1
  store i4 0, i4* @cnt_A_V_12, align 1
  br label %14

branch109:                                        ; preds = %13
  store i2 0, i2* @state_A_13, align 1
  store i4 0, i4* @cnt_A_V_13, align 1
  br label %14

branch110:                                        ; preds = %13
  store i2 0, i2* @state_A_14, align 1
  store i4 0, i4* @cnt_A_V_14, align 1
  br label %14

branch111:                                        ; preds = %13
  store i2 0, i2* @state_A_15, align 1
  store i4 0, i4* @cnt_A_V_15, align 1
  br label %14

branch112:                                        ; preds = %13
  store i2 0, i2* @state_A_16, align 1
  store i4 0, i4* @cnt_A_V_16, align 1
  br label %14

branch113:                                        ; preds = %13
  store i2 0, i2* @state_A_17, align 1
  store i4 0, i4* @cnt_A_V_17, align 1
  br label %14

branch114:                                        ; preds = %13
  store i2 0, i2* @state_A_18, align 1
  store i4 0, i4* @cnt_A_V_18, align 1
  br label %14

branch115:                                        ; preds = %13
  store i2 0, i2* @state_A_19, align 1
  store i4 0, i4* @cnt_A_V_19, align 1
  br label %14

branch116:                                        ; preds = %13
  store i2 0, i2* @state_A_20, align 1
  store i4 0, i4* @cnt_A_V_20, align 1
  br label %14

branch117:                                        ; preds = %13
  store i2 0, i2* @state_A_21, align 1
  store i4 0, i4* @cnt_A_V_21, align 1
  br label %14

branch118:                                        ; preds = %13
  store i2 0, i2* @state_A_22, align 1
  store i4 0, i4* @cnt_A_V_22, align 1
  br label %14

branch119:                                        ; preds = %13
  store i2 0, i2* @state_A_23, align 1
  store i4 0, i4* @cnt_A_V_23, align 1
  br label %14

branch120:                                        ; preds = %13
  store i2 0, i2* @state_A_24, align 1
  store i4 0, i4* @cnt_A_V_24, align 1
  br label %14

branch121:                                        ; preds = %13
  store i2 0, i2* @state_A_25, align 1
  store i4 0, i4* @cnt_A_V_25, align 1
  br label %14

branch122:                                        ; preds = %13
  store i2 0, i2* @state_A_26, align 1
  store i4 0, i4* @cnt_A_V_26, align 1
  br label %14

branch123:                                        ; preds = %13
  store i2 0, i2* @state_A_27, align 1
  store i4 0, i4* @cnt_A_V_27, align 1
  br label %14

branch124:                                        ; preds = %13
  store i2 0, i2* @state_A_28, align 1
  store i4 0, i4* @cnt_A_V_28, align 1
  br label %14

branch125:                                        ; preds = %13
  store i2 0, i2* @state_A_29, align 1
  store i4 0, i4* @cnt_A_V_29, align 1
  br label %14

branch126:                                        ; preds = %13
  store i2 0, i2* @state_A_30, align 1
  store i4 0, i4* @cnt_A_V_30, align 1
  br label %14

branch127:                                        ; preds = %13
  store i2 0, i2* @state_A_31, align 1
  store i4 0, i4* @cnt_A_V_31, align 1
  br label %14

branch192:                                        ; preds = %3
  store i2 0, i2* @state_A_0, align 1
  store i4 0, i4* @cnt_A_V_0, align 1
  br label %4

branch193:                                        ; preds = %3
  store i2 0, i2* @state_A_1, align 1
  store i4 0, i4* @cnt_A_V_1, align 1
  br label %4

branch194:                                        ; preds = %3
  store i2 0, i2* @state_A_2, align 1
  store i4 0, i4* @cnt_A_V_2, align 1
  br label %4

branch195:                                        ; preds = %3
  store i2 0, i2* @state_A_3, align 1
  store i4 0, i4* @cnt_A_V_3, align 1
  br label %4

branch196:                                        ; preds = %3
  store i2 0, i2* @state_A_4, align 1
  store i4 0, i4* @cnt_A_V_4, align 1
  br label %4

branch197:                                        ; preds = %3
  store i2 0, i2* @state_A_5, align 1
  store i4 0, i4* @cnt_A_V_5, align 1
  br label %4

branch198:                                        ; preds = %3
  store i2 0, i2* @state_A_6, align 1
  store i4 0, i4* @cnt_A_V_6, align 1
  br label %4

branch199:                                        ; preds = %3
  store i2 0, i2* @state_A_7, align 1
  store i4 0, i4* @cnt_A_V_7, align 1
  br label %4

branch200:                                        ; preds = %3
  store i2 0, i2* @state_A_8, align 1
  store i4 0, i4* @cnt_A_V_8, align 1
  br label %4

branch201:                                        ; preds = %3
  store i2 0, i2* @state_A_9, align 1
  store i4 0, i4* @cnt_A_V_9, align 1
  br label %4

branch202:                                        ; preds = %3
  store i2 0, i2* @state_A_10, align 1
  store i4 0, i4* @cnt_A_V_10, align 1
  br label %4

branch203:                                        ; preds = %3
  store i2 0, i2* @state_A_11, align 1
  store i4 0, i4* @cnt_A_V_11, align 1
  br label %4

branch204:                                        ; preds = %3
  store i2 0, i2* @state_A_12, align 1
  store i4 0, i4* @cnt_A_V_12, align 1
  br label %4

branch205:                                        ; preds = %3
  store i2 0, i2* @state_A_13, align 1
  store i4 0, i4* @cnt_A_V_13, align 1
  br label %4

branch206:                                        ; preds = %3
  store i2 0, i2* @state_A_14, align 1
  store i4 0, i4* @cnt_A_V_14, align 1
  br label %4

branch207:                                        ; preds = %3
  store i2 0, i2* @state_A_15, align 1
  store i4 0, i4* @cnt_A_V_15, align 1
  br label %4

branch208:                                        ; preds = %3
  store i2 0, i2* @state_A_16, align 1
  store i4 0, i4* @cnt_A_V_16, align 1
  br label %4

branch209:                                        ; preds = %3
  store i2 0, i2* @state_A_17, align 1
  store i4 0, i4* @cnt_A_V_17, align 1
  br label %4

branch210:                                        ; preds = %3
  store i2 0, i2* @state_A_18, align 1
  store i4 0, i4* @cnt_A_V_18, align 1
  br label %4

branch211:                                        ; preds = %3
  store i2 0, i2* @state_A_19, align 1
  store i4 0, i4* @cnt_A_V_19, align 1
  br label %4

branch212:                                        ; preds = %3
  store i2 0, i2* @state_A_20, align 1
  store i4 0, i4* @cnt_A_V_20, align 1
  br label %4

branch213:                                        ; preds = %3
  store i2 0, i2* @state_A_21, align 1
  store i4 0, i4* @cnt_A_V_21, align 1
  br label %4

branch214:                                        ; preds = %3
  store i2 0, i2* @state_A_22, align 1
  store i4 0, i4* @cnt_A_V_22, align 1
  br label %4

branch215:                                        ; preds = %3
  store i2 0, i2* @state_A_23, align 1
  store i4 0, i4* @cnt_A_V_23, align 1
  br label %4

branch216:                                        ; preds = %3
  store i2 0, i2* @state_A_24, align 1
  store i4 0, i4* @cnt_A_V_24, align 1
  br label %4

branch217:                                        ; preds = %3
  store i2 0, i2* @state_A_25, align 1
  store i4 0, i4* @cnt_A_V_25, align 1
  br label %4

branch218:                                        ; preds = %3
  store i2 0, i2* @state_A_26, align 1
  store i4 0, i4* @cnt_A_V_26, align 1
  br label %4

branch219:                                        ; preds = %3
  store i2 0, i2* @state_A_27, align 1
  store i4 0, i4* @cnt_A_V_27, align 1
  br label %4

branch220:                                        ; preds = %3
  store i2 0, i2* @state_A_28, align 1
  store i4 0, i4* @cnt_A_V_28, align 1
  br label %4

branch221:                                        ; preds = %3
  store i2 0, i2* @state_A_29, align 1
  store i4 0, i4* @cnt_A_V_29, align 1
  br label %4

branch222:                                        ; preds = %3
  store i2 0, i2* @state_A_30, align 1
  store i4 0, i4* @cnt_A_V_30, align 1
  br label %4

branch223:                                        ; preds = %3
  store i2 0, i2* @state_A_31, align 1
  store i4 0, i4* @cnt_A_V_31, align 1
  br label %4

branch224:                                        ; preds = %1
  store i2 1, i2* @state_A_0, align 1
  store i4 %tmp_s, i4* @cnt_A_V_0, align 1
  br label %2

branch225:                                        ; preds = %1
  store i2 1, i2* @state_A_1, align 1
  store i4 %tmp_s, i4* @cnt_A_V_1, align 1
  br label %2

branch226:                                        ; preds = %1
  store i2 1, i2* @state_A_2, align 1
  store i4 %tmp_s, i4* @cnt_A_V_2, align 1
  br label %2

branch227:                                        ; preds = %1
  store i2 1, i2* @state_A_3, align 1
  store i4 %tmp_s, i4* @cnt_A_V_3, align 1
  br label %2

branch228:                                        ; preds = %1
  store i2 1, i2* @state_A_4, align 1
  store i4 %tmp_s, i4* @cnt_A_V_4, align 1
  br label %2

branch229:                                        ; preds = %1
  store i2 1, i2* @state_A_5, align 1
  store i4 %tmp_s, i4* @cnt_A_V_5, align 1
  br label %2

branch230:                                        ; preds = %1
  store i2 1, i2* @state_A_6, align 1
  store i4 %tmp_s, i4* @cnt_A_V_6, align 1
  br label %2

branch231:                                        ; preds = %1
  store i2 1, i2* @state_A_7, align 1
  store i4 %tmp_s, i4* @cnt_A_V_7, align 1
  br label %2

branch232:                                        ; preds = %1
  store i2 1, i2* @state_A_8, align 1
  store i4 %tmp_s, i4* @cnt_A_V_8, align 1
  br label %2

branch233:                                        ; preds = %1
  store i2 1, i2* @state_A_9, align 1
  store i4 %tmp_s, i4* @cnt_A_V_9, align 1
  br label %2

branch234:                                        ; preds = %1
  store i2 1, i2* @state_A_10, align 1
  store i4 %tmp_s, i4* @cnt_A_V_10, align 1
  br label %2

branch235:                                        ; preds = %1
  store i2 1, i2* @state_A_11, align 1
  store i4 %tmp_s, i4* @cnt_A_V_11, align 1
  br label %2

branch236:                                        ; preds = %1
  store i2 1, i2* @state_A_12, align 1
  store i4 %tmp_s, i4* @cnt_A_V_12, align 1
  br label %2

branch237:                                        ; preds = %1
  store i2 1, i2* @state_A_13, align 1
  store i4 %tmp_s, i4* @cnt_A_V_13, align 1
  br label %2

branch238:                                        ; preds = %1
  store i2 1, i2* @state_A_14, align 1
  store i4 %tmp_s, i4* @cnt_A_V_14, align 1
  br label %2

branch239:                                        ; preds = %1
  store i2 1, i2* @state_A_15, align 1
  store i4 %tmp_s, i4* @cnt_A_V_15, align 1
  br label %2

branch240:                                        ; preds = %1
  store i2 1, i2* @state_A_16, align 1
  store i4 %tmp_s, i4* @cnt_A_V_16, align 1
  br label %2

branch241:                                        ; preds = %1
  store i2 1, i2* @state_A_17, align 1
  store i4 %tmp_s, i4* @cnt_A_V_17, align 1
  br label %2

branch242:                                        ; preds = %1
  store i2 1, i2* @state_A_18, align 1
  store i4 %tmp_s, i4* @cnt_A_V_18, align 1
  br label %2

branch243:                                        ; preds = %1
  store i2 1, i2* @state_A_19, align 1
  store i4 %tmp_s, i4* @cnt_A_V_19, align 1
  br label %2

branch244:                                        ; preds = %1
  store i2 1, i2* @state_A_20, align 1
  store i4 %tmp_s, i4* @cnt_A_V_20, align 1
  br label %2

branch245:                                        ; preds = %1
  store i2 1, i2* @state_A_21, align 1
  store i4 %tmp_s, i4* @cnt_A_V_21, align 1
  br label %2

branch246:                                        ; preds = %1
  store i2 1, i2* @state_A_22, align 1
  store i4 %tmp_s, i4* @cnt_A_V_22, align 1
  br label %2

branch247:                                        ; preds = %1
  store i2 1, i2* @state_A_23, align 1
  store i4 %tmp_s, i4* @cnt_A_V_23, align 1
  br label %2

branch248:                                        ; preds = %1
  store i2 1, i2* @state_A_24, align 1
  store i4 %tmp_s, i4* @cnt_A_V_24, align 1
  br label %2

branch249:                                        ; preds = %1
  store i2 1, i2* @state_A_25, align 1
  store i4 %tmp_s, i4* @cnt_A_V_25, align 1
  br label %2

branch250:                                        ; preds = %1
  store i2 1, i2* @state_A_26, align 1
  store i4 %tmp_s, i4* @cnt_A_V_26, align 1
  br label %2

branch251:                                        ; preds = %1
  store i2 1, i2* @state_A_27, align 1
  store i4 %tmp_s, i4* @cnt_A_V_27, align 1
  br label %2

branch252:                                        ; preds = %1
  store i2 1, i2* @state_A_28, align 1
  store i4 %tmp_s, i4* @cnt_A_V_28, align 1
  br label %2

branch253:                                        ; preds = %1
  store i2 1, i2* @state_A_29, align 1
  store i4 %tmp_s, i4* @cnt_A_V_29, align 1
  br label %2

branch254:                                        ; preds = %1
  store i2 1, i2* @state_A_30, align 1
  store i4 %tmp_s, i4* @cnt_A_V_30, align 1
  br label %2

branch255:                                        ; preds = %1
  store i2 1, i2* @state_A_31, align 1
  store i4 %tmp_s, i4* @cnt_A_V_31, align 1
  br label %2

branch320:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_0, align 1
  store i2 1, i2* @state_A_0, align 1
  br label %9

branch321:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_1, align 1
  store i2 1, i2* @state_A_1, align 1
  br label %9

branch322:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_2, align 1
  store i2 1, i2* @state_A_2, align 1
  br label %9

branch323:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_3, align 1
  store i2 1, i2* @state_A_3, align 1
  br label %9

branch324:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_4, align 1
  store i2 1, i2* @state_A_4, align 1
  br label %9

branch325:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_5, align 1
  store i2 1, i2* @state_A_5, align 1
  br label %9

branch326:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_6, align 1
  store i2 1, i2* @state_A_6, align 1
  br label %9

branch327:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_7, align 1
  store i2 1, i2* @state_A_7, align 1
  br label %9

branch328:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_8, align 1
  store i2 1, i2* @state_A_8, align 1
  br label %9

branch329:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_9, align 1
  store i2 1, i2* @state_A_9, align 1
  br label %9

branch330:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_10, align 1
  store i2 1, i2* @state_A_10, align 1
  br label %9

branch331:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_11, align 1
  store i2 1, i2* @state_A_11, align 1
  br label %9

branch332:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_12, align 1
  store i2 1, i2* @state_A_12, align 1
  br label %9

branch333:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_13, align 1
  store i2 1, i2* @state_A_13, align 1
  br label %9

branch334:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_14, align 1
  store i2 1, i2* @state_A_14, align 1
  br label %9

branch335:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_15, align 1
  store i2 1, i2* @state_A_15, align 1
  br label %9

branch336:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_16, align 1
  store i2 1, i2* @state_A_16, align 1
  br label %9

branch337:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_17, align 1
  store i2 1, i2* @state_A_17, align 1
  br label %9

branch338:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_18, align 1
  store i2 1, i2* @state_A_18, align 1
  br label %9

branch339:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_19, align 1
  store i2 1, i2* @state_A_19, align 1
  br label %9

branch340:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_20, align 1
  store i2 1, i2* @state_A_20, align 1
  br label %9

branch341:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_21, align 1
  store i2 1, i2* @state_A_21, align 1
  br label %9

branch342:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_22, align 1
  store i2 1, i2* @state_A_22, align 1
  br label %9

branch343:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_23, align 1
  store i2 1, i2* @state_A_23, align 1
  br label %9

branch344:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_24, align 1
  store i2 1, i2* @state_A_24, align 1
  br label %9

branch345:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_25, align 1
  store i2 1, i2* @state_A_25, align 1
  br label %9

branch346:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_26, align 1
  store i2 1, i2* @state_A_26, align 1
  br label %9

branch347:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_27, align 1
  store i2 1, i2* @state_A_27, align 1
  br label %9

branch348:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_28, align 1
  store i2 1, i2* @state_A_28, align 1
  br label %9

branch349:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_29, align 1
  store i2 1, i2* @state_A_29, align 1
  br label %9

branch350:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_30, align 1
  store i2 1, i2* @state_A_30, align 1
  br label %9

branch351:                                        ; preds = %8
  store i4 %tmp_8, i4* @cnt_A_V_31, align 1
  store i2 1, i2* @state_A_31, align 1
  br label %9

branch352:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_0, align 1
  store i2 -2, i2* @state_A_0, align 1
  br label %12

branch353:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_1, align 1
  store i2 -2, i2* @state_A_1, align 1
  br label %12

branch354:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_2, align 1
  store i2 -2, i2* @state_A_2, align 1
  br label %12

branch355:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_3, align 1
  store i2 -2, i2* @state_A_3, align 1
  br label %12

branch356:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_4, align 1
  store i2 -2, i2* @state_A_4, align 1
  br label %12

branch357:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_5, align 1
  store i2 -2, i2* @state_A_5, align 1
  br label %12

branch358:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_6, align 1
  store i2 -2, i2* @state_A_6, align 1
  br label %12

branch359:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_7, align 1
  store i2 -2, i2* @state_A_7, align 1
  br label %12

branch360:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_8, align 1
  store i2 -2, i2* @state_A_8, align 1
  br label %12

branch361:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_9, align 1
  store i2 -2, i2* @state_A_9, align 1
  br label %12

branch362:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_10, align 1
  store i2 -2, i2* @state_A_10, align 1
  br label %12

branch363:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_11, align 1
  store i2 -2, i2* @state_A_11, align 1
  br label %12

branch364:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_12, align 1
  store i2 -2, i2* @state_A_12, align 1
  br label %12

branch365:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_13, align 1
  store i2 -2, i2* @state_A_13, align 1
  br label %12

branch366:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_14, align 1
  store i2 -2, i2* @state_A_14, align 1
  br label %12

branch367:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_15, align 1
  store i2 -2, i2* @state_A_15, align 1
  br label %12

branch368:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_16, align 1
  store i2 -2, i2* @state_A_16, align 1
  br label %12

branch369:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_17, align 1
  store i2 -2, i2* @state_A_17, align 1
  br label %12

branch370:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_18, align 1
  store i2 -2, i2* @state_A_18, align 1
  br label %12

branch371:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_19, align 1
  store i2 -2, i2* @state_A_19, align 1
  br label %12

branch372:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_20, align 1
  store i2 -2, i2* @state_A_20, align 1
  br label %12

branch373:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_21, align 1
  store i2 -2, i2* @state_A_21, align 1
  br label %12

branch374:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_22, align 1
  store i2 -2, i2* @state_A_22, align 1
  br label %12

branch375:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_23, align 1
  store i2 -2, i2* @state_A_23, align 1
  br label %12

branch376:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_24, align 1
  store i2 -2, i2* @state_A_24, align 1
  br label %12

branch377:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_25, align 1
  store i2 -2, i2* @state_A_25, align 1
  br label %12

branch378:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_26, align 1
  store i2 -2, i2* @state_A_26, align 1
  br label %12

branch379:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_27, align 1
  store i2 -2, i2* @state_A_27, align 1
  br label %12

branch380:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_28, align 1
  store i2 -2, i2* @state_A_28, align 1
  br label %12

branch381:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_29, align 1
  store i2 -2, i2* @state_A_29, align 1
  br label %12

branch382:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_30, align 1
  store i2 -2, i2* @state_A_30, align 1
  br label %12

branch383:                                        ; preds = %11
  store i4 -8, i4* @cnt_A_V_31, align 1
  store i2 -2, i2* @state_A_31, align 1
  br label %12

branch416:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_0, align 1
  store i2 -2, i2* @state_A_0, align 1
  br label %20

branch417:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_1, align 1
  store i2 -2, i2* @state_A_1, align 1
  br label %20

branch418:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_2, align 1
  store i2 -2, i2* @state_A_2, align 1
  br label %20

branch419:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_3, align 1
  store i2 -2, i2* @state_A_3, align 1
  br label %20

branch420:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_4, align 1
  store i2 -2, i2* @state_A_4, align 1
  br label %20

branch421:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_5, align 1
  store i2 -2, i2* @state_A_5, align 1
  br label %20

branch422:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_6, align 1
  store i2 -2, i2* @state_A_6, align 1
  br label %20

branch423:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_7, align 1
  store i2 -2, i2* @state_A_7, align 1
  br label %20

branch424:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_8, align 1
  store i2 -2, i2* @state_A_8, align 1
  br label %20

branch425:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_9, align 1
  store i2 -2, i2* @state_A_9, align 1
  br label %20

branch426:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_10, align 1
  store i2 -2, i2* @state_A_10, align 1
  br label %20

branch427:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_11, align 1
  store i2 -2, i2* @state_A_11, align 1
  br label %20

branch428:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_12, align 1
  store i2 -2, i2* @state_A_12, align 1
  br label %20

branch429:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_13, align 1
  store i2 -2, i2* @state_A_13, align 1
  br label %20

branch430:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_14, align 1
  store i2 -2, i2* @state_A_14, align 1
  br label %20

branch431:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_15, align 1
  store i2 -2, i2* @state_A_15, align 1
  br label %20

branch432:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_16, align 1
  store i2 -2, i2* @state_A_16, align 1
  br label %20

branch433:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_17, align 1
  store i2 -2, i2* @state_A_17, align 1
  br label %20

branch434:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_18, align 1
  store i2 -2, i2* @state_A_18, align 1
  br label %20

branch435:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_19, align 1
  store i2 -2, i2* @state_A_19, align 1
  br label %20

branch436:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_20, align 1
  store i2 -2, i2* @state_A_20, align 1
  br label %20

branch437:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_21, align 1
  store i2 -2, i2* @state_A_21, align 1
  br label %20

branch438:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_22, align 1
  store i2 -2, i2* @state_A_22, align 1
  br label %20

branch439:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_23, align 1
  store i2 -2, i2* @state_A_23, align 1
  br label %20

branch440:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_24, align 1
  store i2 -2, i2* @state_A_24, align 1
  br label %20

branch441:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_25, align 1
  store i2 -2, i2* @state_A_25, align 1
  br label %20

branch442:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_26, align 1
  store i2 -2, i2* @state_A_26, align 1
  br label %20

branch443:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_27, align 1
  store i2 -2, i2* @state_A_27, align 1
  br label %20

branch444:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_28, align 1
  store i2 -2, i2* @state_A_28, align 1
  br label %20

branch445:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_29, align 1
  store i2 -2, i2* @state_A_29, align 1
  br label %20

branch446:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_30, align 1
  store i2 -2, i2* @state_A_30, align 1
  br label %20

branch447:                                        ; preds = %19
  store i4 %tmp_12, i4* @cnt_A_V_31, align 1
  store i2 -2, i2* @state_A_31, align 1
  br label %20
}

declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

define weak void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i96P(i5*, i5*, i1*, i96*, i5, i5, i1, i96) {
entry:
  store i5 %4, i5* %0
  store i5 %5, i5* %1
  store i1 %6, i1* %2
  store i96 %7, i96* %3
  ret void
}

define weak void @_ssdm_op_Write.axis.volatile.i32P(i32*, i32) {
entry:
  store i32 %1, i32* %0
  ret void
}

define weak void @_ssdm_op_Write.ap_auto.i32P(i32*, i32) {
entry:
  store i32 %1, i32* %0
  ret void
}

define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecPipeline(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecMemCore(...) {
entry:
  ret void
}

define weak void @_ssdm_op_SpecInterface(...) nounwind {
entry:
  ret void
}

define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

define weak { i32, i5, i96 } @_ssdm_op_Read.axis.volatile.i32P.i5P.i96P(i32*, i5*, i96*) {
entry:
  %empty = load i32* %0
  %empty_2 = load i5* %1
  %empty_3 = load i96* %2
  %mrv_0 = insertvalue { i32, i5, i96 } undef, i32 %empty, 0
  %mrv1 = insertvalue { i32, i5, i96 } %mrv_0, i5 %empty_2, 1
  %mrv2 = insertvalue { i32, i5, i96 } %mrv1, i96 %empty_3, 2
  ret { i32, i5, i96 } %mrv2
}

declare i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32, i32, i32) nounwind readnone

define weak i96 @_ssdm_op_Mux.ap_auto.32i96.i5(i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i96, i5) {
entry:
  switch i5 %32, label %case31 [
    i5 0, label %case0
    i5 1, label %case1
    i5 2, label %case2
    i5 3, label %case3
    i5 4, label %case4
    i5 5, label %case5
    i5 6, label %case6
    i5 7, label %case7
    i5 8, label %case8
    i5 9, label %case9
    i5 10, label %case10
    i5 11, label %case11
    i5 12, label %case12
    i5 13, label %case13
    i5 14, label %case14
    i5 15, label %case15
    i5 -16, label %case16
    i5 -15, label %case17
    i5 -14, label %case18
    i5 -13, label %case19
    i5 -12, label %case20
    i5 -11, label %case21
    i5 -10, label %case22
    i5 -9, label %case23
    i5 -8, label %case24
    i5 -7, label %case25
    i5 -6, label %case26
    i5 -5, label %case27
    i5 -4, label %case28
    i5 -3, label %case29
    i5 -2, label %case30
  ]

case0:                                            ; preds = %case31, %case30, %case29, %case28, %case27, %case26, %case25, %case24, %case23, %case22, %case21, %case20, %case19, %case18, %case17, %case16, %case15, %case14, %case13, %case12, %case11, %case10, %case9, %case8, %case7, %case6, %case5, %case4, %case3, %case2, %case1, %entry
  %merge = phi i96 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ], [ %4, %case4 ], [ %5, %case5 ], [ %6, %case6 ], [ %7, %case7 ], [ %8, %case8 ], [ %9, %case9 ], [ %10, %case10 ], [ %11, %case11 ], [ %12, %case12 ], [ %13, %case13 ], [ %14, %case14 ], [ %15, %case15 ], [ %16, %case16 ], [ %17, %case17 ], [ %18, %case18 ], [ %19, %case19 ], [ %20, %case20 ], [ %21, %case21 ], [ %22, %case22 ], [ %23, %case23 ], [ %24, %case24 ], [ %25, %case25 ], [ %26, %case26 ], [ %27, %case27 ], [ %28, %case28 ], [ %29, %case29 ], [ %30, %case30 ], [ %31, %case31 ]
  ret i96 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0

case4:                                            ; preds = %entry
  br label %case0

case5:                                            ; preds = %entry
  br label %case0

case6:                                            ; preds = %entry
  br label %case0

case7:                                            ; preds = %entry
  br label %case0

case8:                                            ; preds = %entry
  br label %case0

case9:                                            ; preds = %entry
  br label %case0

case10:                                           ; preds = %entry
  br label %case0

case11:                                           ; preds = %entry
  br label %case0

case12:                                           ; preds = %entry
  br label %case0

case13:                                           ; preds = %entry
  br label %case0

case14:                                           ; preds = %entry
  br label %case0

case15:                                           ; preds = %entry
  br label %case0

case16:                                           ; preds = %entry
  br label %case0

case17:                                           ; preds = %entry
  br label %case0

case18:                                           ; preds = %entry
  br label %case0

case19:                                           ; preds = %entry
  br label %case0

case20:                                           ; preds = %entry
  br label %case0

case21:                                           ; preds = %entry
  br label %case0

case22:                                           ; preds = %entry
  br label %case0

case23:                                           ; preds = %entry
  br label %case0

case24:                                           ; preds = %entry
  br label %case0

case25:                                           ; preds = %entry
  br label %case0

case26:                                           ; preds = %entry
  br label %case0

case27:                                           ; preds = %entry
  br label %case0

case28:                                           ; preds = %entry
  br label %case0

case29:                                           ; preds = %entry
  br label %case0

case30:                                           ; preds = %entry
  br label %case0

case31:                                           ; preds = %entry
  br label %case0
}

define weak i4 @_ssdm_op_Mux.ap_auto.32i4.i5(i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i4, i5) {
entry:
  switch i5 %32, label %case31 [
    i5 0, label %case0
    i5 1, label %case1
    i5 2, label %case2
    i5 3, label %case3
    i5 4, label %case4
    i5 5, label %case5
    i5 6, label %case6
    i5 7, label %case7
    i5 8, label %case8
    i5 9, label %case9
    i5 10, label %case10
    i5 11, label %case11
    i5 12, label %case12
    i5 13, label %case13
    i5 14, label %case14
    i5 15, label %case15
    i5 -16, label %case16
    i5 -15, label %case17
    i5 -14, label %case18
    i5 -13, label %case19
    i5 -12, label %case20
    i5 -11, label %case21
    i5 -10, label %case22
    i5 -9, label %case23
    i5 -8, label %case24
    i5 -7, label %case25
    i5 -6, label %case26
    i5 -5, label %case27
    i5 -4, label %case28
    i5 -3, label %case29
    i5 -2, label %case30
  ]

case0:                                            ; preds = %case31, %case30, %case29, %case28, %case27, %case26, %case25, %case24, %case23, %case22, %case21, %case20, %case19, %case18, %case17, %case16, %case15, %case14, %case13, %case12, %case11, %case10, %case9, %case8, %case7, %case6, %case5, %case4, %case3, %case2, %case1, %entry
  %merge = phi i4 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ], [ %4, %case4 ], [ %5, %case5 ], [ %6, %case6 ], [ %7, %case7 ], [ %8, %case8 ], [ %9, %case9 ], [ %10, %case10 ], [ %11, %case11 ], [ %12, %case12 ], [ %13, %case13 ], [ %14, %case14 ], [ %15, %case15 ], [ %16, %case16 ], [ %17, %case17 ], [ %18, %case18 ], [ %19, %case19 ], [ %20, %case20 ], [ %21, %case21 ], [ %22, %case22 ], [ %23, %case23 ], [ %24, %case24 ], [ %25, %case25 ], [ %26, %case26 ], [ %27, %case27 ], [ %28, %case28 ], [ %29, %case29 ], [ %30, %case30 ], [ %31, %case31 ]
  ret i4 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0

case4:                                            ; preds = %entry
  br label %case0

case5:                                            ; preds = %entry
  br label %case0

case6:                                            ; preds = %entry
  br label %case0

case7:                                            ; preds = %entry
  br label %case0

case8:                                            ; preds = %entry
  br label %case0

case9:                                            ; preds = %entry
  br label %case0

case10:                                           ; preds = %entry
  br label %case0

case11:                                           ; preds = %entry
  br label %case0

case12:                                           ; preds = %entry
  br label %case0

case13:                                           ; preds = %entry
  br label %case0

case14:                                           ; preds = %entry
  br label %case0

case15:                                           ; preds = %entry
  br label %case0

case16:                                           ; preds = %entry
  br label %case0

case17:                                           ; preds = %entry
  br label %case0

case18:                                           ; preds = %entry
  br label %case0

case19:                                           ; preds = %entry
  br label %case0

case20:                                           ; preds = %entry
  br label %case0

case21:                                           ; preds = %entry
  br label %case0

case22:                                           ; preds = %entry
  br label %case0

case23:                                           ; preds = %entry
  br label %case0

case24:                                           ; preds = %entry
  br label %case0

case25:                                           ; preds = %entry
  br label %case0

case26:                                           ; preds = %entry
  br label %case0

case27:                                           ; preds = %entry
  br label %case0

case28:                                           ; preds = %entry
  br label %case0

case29:                                           ; preds = %entry
  br label %case0

case30:                                           ; preds = %entry
  br label %case0

case31:                                           ; preds = %entry
  br label %case0
}

define weak i2 @_ssdm_op_Mux.ap_auto.32i2.i5(i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i2, i5) {
entry:
  switch i5 %32, label %case31 [
    i5 0, label %case0
    i5 1, label %case1
    i5 2, label %case2
    i5 3, label %case3
    i5 4, label %case4
    i5 5, label %case5
    i5 6, label %case6
    i5 7, label %case7
    i5 8, label %case8
    i5 9, label %case9
    i5 10, label %case10
    i5 11, label %case11
    i5 12, label %case12
    i5 13, label %case13
    i5 14, label %case14
    i5 15, label %case15
    i5 -16, label %case16
    i5 -15, label %case17
    i5 -14, label %case18
    i5 -13, label %case19
    i5 -12, label %case20
    i5 -11, label %case21
    i5 -10, label %case22
    i5 -9, label %case23
    i5 -8, label %case24
    i5 -7, label %case25
    i5 -6, label %case26
    i5 -5, label %case27
    i5 -4, label %case28
    i5 -3, label %case29
    i5 -2, label %case30
  ]

case0:                                            ; preds = %case31, %case30, %case29, %case28, %case27, %case26, %case25, %case24, %case23, %case22, %case21, %case20, %case19, %case18, %case17, %case16, %case15, %case14, %case13, %case12, %case11, %case10, %case9, %case8, %case7, %case6, %case5, %case4, %case3, %case2, %case1, %entry
  %merge = phi i2 [ %0, %entry ], [ %1, %case1 ], [ %2, %case2 ], [ %3, %case3 ], [ %4, %case4 ], [ %5, %case5 ], [ %6, %case6 ], [ %7, %case7 ], [ %8, %case8 ], [ %9, %case9 ], [ %10, %case10 ], [ %11, %case11 ], [ %12, %case12 ], [ %13, %case13 ], [ %14, %case14 ], [ %15, %case15 ], [ %16, %case16 ], [ %17, %case17 ], [ %18, %case18 ], [ %19, %case19 ], [ %20, %case20 ], [ %21, %case21 ], [ %22, %case22 ], [ %23, %case23 ], [ %24, %case24 ], [ %25, %case25 ], [ %26, %case26 ], [ %27, %case27 ], [ %28, %case28 ], [ %29, %case29 ], [ %30, %case30 ], [ %31, %case31 ]
  ret i2 %merge

case1:                                            ; preds = %entry
  br label %case0

case2:                                            ; preds = %entry
  br label %case0

case3:                                            ; preds = %entry
  br label %case0

case4:                                            ; preds = %entry
  br label %case0

case5:                                            ; preds = %entry
  br label %case0

case6:                                            ; preds = %entry
  br label %case0

case7:                                            ; preds = %entry
  br label %case0

case8:                                            ; preds = %entry
  br label %case0

case9:                                            ; preds = %entry
  br label %case0

case10:                                           ; preds = %entry
  br label %case0

case11:                                           ; preds = %entry
  br label %case0

case12:                                           ; preds = %entry
  br label %case0

case13:                                           ; preds = %entry
  br label %case0

case14:                                           ; preds = %entry
  br label %case0

case15:                                           ; preds = %entry
  br label %case0

case16:                                           ; preds = %entry
  br label %case0

case17:                                           ; preds = %entry
  br label %case0

case18:                                           ; preds = %entry
  br label %case0

case19:                                           ; preds = %entry
  br label %case0

case20:                                           ; preds = %entry
  br label %case0

case21:                                           ; preds = %entry
  br label %case0

case22:                                           ; preds = %entry
  br label %case0

case23:                                           ; preds = %entry
  br label %case0

case24:                                           ; preds = %entry
  br label %case0

case25:                                           ; preds = %entry
  br label %case0

case26:                                           ; preds = %entry
  br label %case0

case27:                                           ; preds = %entry
  br label %case0

case28:                                           ; preds = %entry
  br label %case0

case29:                                           ; preds = %entry
  br label %case0

case30:                                           ; preds = %entry
  br label %case0

case31:                                           ; preds = %entry
  br label %case0
}

define weak i32 @_ssdm_op_BitSet.i32.i32.i32.i64(i32, i32, i64) nounwind readnone {
entry:
  %empty = icmp ne i64 %2, 0
  %empty_4 = zext i1 %empty to i32
  %empty_5 = bitcast i32 %1 to i32
  %empty_6 = shl i32 %empty_4, %empty_5
  %empty_7 = shl i32 1, %empty_5
  %empty_8 = xor i32 %empty_7, -1
  %empty_9 = and i32 %empty_8, %0
  %empty_10 = or i32 %empty_6, %empty_9
  ret i32 %empty_10
}

define weak i1 @_ssdm_op_BitSelect.i1.i96.i32(i96, i32) nounwind readnone {
entry:
  %empty = zext i32 %1 to i96
  %empty_11 = shl i96 1, %empty
  %empty_12 = and i96 %0, %empty_11
  %empty_13 = icmp ne i96 %empty_12, 0
  ret i1 %empty_13
}

declare void @_ssdm_SpecDependence(...) nounwind

declare void @_GLOBAL__I_a() nounwind section ".text.startup"

!opencl.kernels = !{!0, !7, !13, !19, !19, !22, !28, !31, !33, !22, !22, !22, !35, !35, !36, !36, !38, !38, !22, !22, !13, !28, !40, !43, !22, !46, !46, !50, !51, !28, !53, !22, !55, !55, !55, !22, !22, !58, !59, !59, !61, !61, !63, !65, !67, !67, !22, !68, !68, !69, !71, !22, !73, !68, !68, !22, !22, !22, !22, !22, !22, !22, !22, !68, !68, !22, !22, !22, !22, !75, !22, !22, !22, !22}
!hls.encrypted.func = !{}
!llvm.map.gv = !{!78}

!0 = metadata !{null, metadata !1, metadata !2, metadata !3, metadata !4, metadata !5, metadata !6}
!1 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0, i32 0, i32 0, i32 1}
!2 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none", metadata !"none", metadata !"none", metadata !"none"}
!3 = metadata !{metadata !"kernel_arg_type", metadata !"hls::stream<mua_struct> &", metadata !"hls::stream<spk_struct> &", metadata !"hls::stream<spk_struct> &", metadata !"hls::stream<int> &", metadata !"ap_uint<32>*"}
!4 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !"", metadata !"", metadata !"", metadata !""}
!5 = metadata !{metadata !"kernel_arg_name", metadata !"mua_stream", metadata !"out_pre", metadata !"out_post", metadata !"time_stamp", metadata !"busy"}
!6 = metadata !{metadata !"reqd_work_group_size", i32 1, i32 1, i32 1}
!7 = metadata !{null, metadata !8, metadata !9, metadata !10, metadata !11, metadata !12, metadata !6}
!8 = metadata !{metadata !"kernel_arg_addr_space", i32 0}
!9 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none"}
!10 = metadata !{metadata !"kernel_arg_type", metadata !"const int &"}
!11 = metadata !{metadata !"kernel_arg_type_qual", metadata !""}
!12 = metadata !{metadata !"kernel_arg_name", metadata !"din"}
!13 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !18, metadata !6}
!14 = metadata !{metadata !"kernel_arg_addr_space", i32 0, i32 0}
!15 = metadata !{metadata !"kernel_arg_access_qual", metadata !"none", metadata !"none"}
!16 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &", metadata !"int"}
!17 = metadata !{metadata !"kernel_arg_type_qual", metadata !"", metadata !""}
!18 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"op2"}
!19 = metadata !{null, metadata !8, metadata !9, metadata !20, metadata !11, metadata !21, metadata !6}
!20 = metadata !{metadata !"kernel_arg_type", metadata !"int"}
!21 = metadata !{metadata !"kernel_arg_name", metadata !"op"}
!22 = metadata !{null, metadata !23, metadata !24, metadata !25, metadata !26, metadata !27, metadata !6}
!23 = metadata !{metadata !"kernel_arg_addr_space"}
!24 = metadata !{metadata !"kernel_arg_access_qual"}
!25 = metadata !{metadata !"kernel_arg_type"}
!26 = metadata !{metadata !"kernel_arg_type_qual"}
!27 = metadata !{metadata !"kernel_arg_name"}
!28 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !30, metadata !6}
!29 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<32, true> &"}
!30 = metadata !{metadata !"kernel_arg_name", metadata !"op2"}
!31 = metadata !{null, metadata !14, metadata !15, metadata !16, metadata !17, metadata !32, metadata !6}
!32 = metadata !{metadata !"kernel_arg_name", metadata !"op", metadata !"i_op"}
!33 = metadata !{null, metadata !14, metadata !15, metadata !34, metadata !17, metadata !18, metadata !6}
!34 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &", metadata !"const ap_int_base<32, true> &"}
!35 = metadata !{null, metadata !8, metadata !9, metadata !29, metadata !11, metadata !21, metadata !6}
!36 = metadata !{null, metadata !8, metadata !9, metadata !37, metadata !11, metadata !21, metadata !6}
!37 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<4, false> &"}
!38 = metadata !{null, metadata !8, metadata !9, metadata !39, metadata !11, metadata !21, metadata !6}
!39 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<4> &"}
!40 = metadata !{null, metadata !8, metadata !9, metadata !41, metadata !11, metadata !42, metadata !6}
!41 = metadata !{metadata !"kernel_arg_type", metadata !"ulong long"}
!42 = metadata !{metadata !"kernel_arg_name", metadata !"val"}
!43 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !45, metadata !6}
!44 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<5, false> &"}
!45 = metadata !{metadata !"kernel_arg_name", metadata !"index"}
!46 = metadata !{null, metadata !47, metadata !15, metadata !48, metadata !17, metadata !49, metadata !6}
!47 = metadata !{metadata !"kernel_arg_addr_space", i32 1, i32 0}
!48 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<32, false>*", metadata !"int"}
!49 = metadata !{metadata !"kernel_arg_name", metadata !"bv", metadata !"index"}
!50 = metadata !{null, metadata !8, metadata !9, metadata !39, metadata !11, metadata !30, metadata !6}
!51 = metadata !{null, metadata !14, metadata !15, metadata !52, metadata !17, metadata !18, metadata !6}
!52 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<4, false> &", metadata !"int"}
!53 = metadata !{null, metadata !8, metadata !9, metadata !54, metadata !11, metadata !12, metadata !6}
!54 = metadata !{metadata !"kernel_arg_type", metadata !"const struct spk_struct &"}
!55 = metadata !{null, metadata !8, metadata !9, metadata !56, metadata !11, metadata !57, metadata !6}
!56 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_bit_ref<96, false> &"}
!57 = metadata !{metadata !"kernel_arg_name", metadata !"ref"}
!58 = metadata !{null, metadata !8, metadata !9, metadata !20, metadata !11, metadata !45, metadata !6}
!59 = metadata !{null, metadata !47, metadata !15, metadata !60, metadata !17, metadata !49, metadata !6}
!60 = metadata !{metadata !"kernel_arg_type", metadata !"ap_int_base<96, false>*", metadata !"int"}
!61 = metadata !{null, metadata !8, metadata !9, metadata !62, metadata !11, metadata !21, metadata !6}
!62 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<33, true> &"}
!63 = metadata !{null, metadata !14, metadata !15, metadata !64, metadata !17, metadata !32, metadata !6}
!64 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<5, false> &", metadata !"int"}
!65 = metadata !{null, metadata !14, metadata !15, metadata !66, metadata !17, metadata !18, metadata !6}
!66 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_int_base<5, false> &", metadata !"const ap_int_base<32, true> &"}
!67 = metadata !{null, metadata !8, metadata !9, metadata !44, metadata !11, metadata !21, metadata !6}
!68 = metadata !{null, metadata !8, metadata !9, metadata !20, metadata !11, metadata !42, metadata !6}
!69 = metadata !{null, metadata !8, metadata !9, metadata !70, metadata !11, metadata !30, metadata !6}
!70 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<96> &"}
!71 = metadata !{null, metadata !8, metadata !9, metadata !72, metadata !11, metadata !30, metadata !6}
!72 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<5> &"}
!73 = metadata !{null, metadata !8, metadata !9, metadata !74, metadata !11, metadata !30, metadata !6}
!74 = metadata !{metadata !"kernel_arg_type", metadata !"const ap_uint<32> &"}
!75 = metadata !{null, metadata !8, metadata !9, metadata !76, metadata !11, metadata !77, metadata !6}
!76 = metadata !{metadata !"kernel_arg_type", metadata !"const struct mua_struct &"}
!77 = metadata !{metadata !"kernel_arg_name", metadata !""}
!78 = metadata !{metadata !79, [1 x i32]* @llvm_global_ctors_0}
!79 = metadata !{metadata !80}
!80 = metadata !{i32 0, i32 31, metadata !81}
!81 = metadata !{metadata !82}
!82 = metadata !{metadata !"llvm.global_ctors.0", metadata !83, metadata !"", i32 0, i32 31}
!83 = metadata !{metadata !84}
!84 = metadata !{i32 0, i32 0, i32 1}
!85 = metadata !{metadata !86}
!86 = metadata !{i32 0, i32 31, metadata !87}
!87 = metadata !{metadata !88}
!88 = metadata !{metadata !"mua_stream.V.user", metadata !83, metadata !"int", i32 0, i32 31}
!89 = metadata !{metadata !90}
!90 = metadata !{i32 0, i32 4, metadata !91}
!91 = metadata !{metadata !92}
!92 = metadata !{metadata !"mua_stream.V.id.V", metadata !83, metadata !"uint5", i32 0, i32 4}
!93 = metadata !{metadata !94}
!94 = metadata !{i32 0, i32 95, metadata !95}
!95 = metadata !{metadata !96}
!96 = metadata !{metadata !"mua_stream.V.data.V", metadata !83, metadata !"uint96", i32 0, i32 95}
!97 = metadata !{metadata !98}
!98 = metadata !{i32 0, i32 4, metadata !99}
!99 = metadata !{metadata !100}
!100 = metadata !{metadata !"out_pre.V.user.V", metadata !83, metadata !"uint5", i32 0, i32 4}
!101 = metadata !{metadata !102}
!102 = metadata !{i32 0, i32 4, metadata !103}
!103 = metadata !{metadata !104}
!104 = metadata !{metadata !"out_pre.V.id.V", metadata !83, metadata !"uint5", i32 0, i32 4}
!105 = metadata !{metadata !106}
!106 = metadata !{i32 0, i32 0, metadata !107}
!107 = metadata !{metadata !108}
!108 = metadata !{metadata !"out_pre.V.last", metadata !83, metadata !"bool", i32 0, i32 0}
!109 = metadata !{metadata !110}
!110 = metadata !{i32 0, i32 95, metadata !111}
!111 = metadata !{metadata !112}
!112 = metadata !{metadata !"out_pre.V.data.V", metadata !83, metadata !"uint96", i32 0, i32 95}
!113 = metadata !{metadata !114}
!114 = metadata !{i32 0, i32 4, metadata !115}
!115 = metadata !{metadata !116}
!116 = metadata !{metadata !"out_post.V.user.V", metadata !83, metadata !"uint5", i32 0, i32 4}
!117 = metadata !{metadata !118}
!118 = metadata !{i32 0, i32 4, metadata !119}
!119 = metadata !{metadata !120}
!120 = metadata !{metadata !"out_post.V.id.V", metadata !83, metadata !"uint5", i32 0, i32 4}
!121 = metadata !{metadata !122}
!122 = metadata !{i32 0, i32 0, metadata !123}
!123 = metadata !{metadata !124}
!124 = metadata !{metadata !"out_post.V.last", metadata !83, metadata !"bool", i32 0, i32 0}
!125 = metadata !{metadata !126}
!126 = metadata !{i32 0, i32 95, metadata !127}
!127 = metadata !{metadata !128}
!128 = metadata !{metadata !"out_post.V.data.V", metadata !83, metadata !"uint96", i32 0, i32 95}
!129 = metadata !{metadata !130}
!130 = metadata !{i32 0, i32 31, metadata !131}
!131 = metadata !{metadata !132}
!132 = metadata !{metadata !"time_stamp.V", metadata !83, metadata !"int", i32 0, i32 31}
!133 = metadata !{metadata !134}
!134 = metadata !{i32 0, i32 31, metadata !135}
!135 = metadata !{metadata !136}
!136 = metadata !{metadata !"busy.V", metadata !83, metadata !"uint32", i32 0, i32 31}
