read_sverilog rtl_src/alu.sv
compile
report_timing
report_area   
report_hierarchy
write -format verilog -hierarchy -output alu.gate.v
quit!
