

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row'
================================================================
* Date:           Thu Apr  6 15:00:05 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dct_prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row  |        9|        9|         3|          1|          1|     8|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg72 = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74"   --->   Operation 8 'read' 'sext_ln74_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln74_cast = sext i58 %sext_ln74_read"   --->   Operation 9 'sext' 'sext_ln74_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i384 0, i384 %shiftreg72"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %RD_Loop_Col.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_2 = load i4 %r"   --->   Operation 14 'load' 'r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "%icmp_ln74 = icmp_eq  i4 %r_2, i4 8" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 15 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln74 = add i4 %r_2, i4 1" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 16 'add' 'add_ln74' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %RD_Loop_Col.i.split, void %DCT_Inner_Loop.i.i.preheader.exitStub" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 17 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_30 = trunc i4 %r_2"   --->   Operation 18 'trunc' 'empty_30' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.44ns)   --->   "%icmp_ln76 = icmp_eq  i2 %empty_30, i2 0" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 19 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %add_ln74, i4 %r" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 20 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln74_cast" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 22 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 25 'read' 'gmem_addr_read' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.10>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg72_load = load i384 %shiftreg72"   --->   Operation 26 'load' 'shiftreg72_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shiftreg72_cast = zext i384 %shiftreg72_load"   --->   Operation 27 'zext' 'shiftreg72_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%r_cast19 = zext i4 %r_2"   --->   Operation 28 'zext' 'r_cast19' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:71]   --->   Operation 29 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %RD_Loop_Col.i.split._crit_edge, void" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 30 'br' 'br_ln76' <Predicate = (!icmp_ln74)> <Delay = 0.42>
ST_3 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln76 = br void %RD_Loop_Col.i.split._crit_edge" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 31 'br' 'br_ln76' <Predicate = (!icmp_ln74 & icmp_ln76)> <Delay = 0.42>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_29 = phi i512 %gmem_addr_read, void, i512 %shiftreg72_cast, void %RD_Loop_Col.i.split" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76]   --->   Operation 32 'phi' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i512 %empty_29" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 33 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%buf_2d_in_0_addr = getelementptr i16 %buf_2d_in_0, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 34 'getelementptr' 'buf_2d_in_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78, i3 %buf_2d_in_0_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 35 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 16, i32 31" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 36 'partselect' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 37 'getelementptr' 'buf_2d_in_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_1, i3 %buf_2d_in_1_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 38 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 32, i32 47" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 39 'partselect' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 40 'getelementptr' 'buf_2d_in_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_2, i3 %buf_2d_in_2_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 41 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 48, i32 63" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 42 'partselect' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 43 'getelementptr' 'buf_2d_in_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_3, i3 %buf_2d_in_3_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 44 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln78_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 64, i32 79" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 45 'partselect' 'trunc_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 46 'getelementptr' 'buf_2d_in_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_4, i3 %buf_2d_in_4_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 47 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln78_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 80, i32 95" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 48 'partselect' 'trunc_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 49 'getelementptr' 'buf_2d_in_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_5, i3 %buf_2d_in_5_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 50 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln78_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 96, i32 111" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 51 'partselect' 'trunc_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 52 'getelementptr' 'buf_2d_in_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_6, i3 %buf_2d_in_6_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 53 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln78_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 112, i32 127" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 54 'partselect' 'trunc_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %r_cast19" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 55 'getelementptr' 'buf_2d_in_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.67ns)   --->   "%store_ln78 = store i16 %trunc_ln78_7, i3 %buf_2d_in_7_addr" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78]   --->   Operation 56 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_29, i32 128, i32 511" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 57 'partselect' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln74 = store i384 %trunc_ln74_1, i384 %shiftreg72" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 58 'store' 'store_ln74' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln74 = br void %RD_Loop_Col.i" [C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74]   --->   Operation 59 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('r') [12]  (0 ns)
	'load' operation ('r') on local variable 'r' [20]  (0 ns)
	'add' operation ('add_ln74', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74) [26]  (0.797 ns)
	'store' operation ('store_ln74', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74) of variable 'add_ln74', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74 on local variable 'r' [66]  (0.427 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74) [22]  (0 ns)
	bus read operation ('gmem_addr_read', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) on port 'gmem' (C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) [37]  (7.3 ns)

 <State 3>: 1.1ns
The critical path consists of the following:
	'load' operation ('shiftreg72_load') on local variable 'shiftreg72' [29]  (0 ns)
	multiplexor before 'phi' operation ('empty_29', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) with incoming values : ('shiftreg72_cast') ('gmem_addr_read', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) [40]  (0.427 ns)
	'phi' operation ('empty_29', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) with incoming values : ('shiftreg72_cast') ('gmem_addr_read', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:76) [40]  (0 ns)
	'store' operation ('store_ln78', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78) of variable 'trunc_ln78', C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:78 on array 'buf_2d_in_0' [43]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
