Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Universal_tb_behav xil_defaultlib.Universal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Baudrate_clk
Compiling module xil_defaultlib.Baudrate_clk_Rx
Compiling module xil_defaultlib.FIFO_default
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.UART
Compiling module xil_defaultlib.real_time
Compiling module xil_defaultlib.Test_default
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.Universal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Universal_tb_behav
