{
	"cts__timing__setup__tns__pre_repair": 0,
	"cts__timing__setup__ws__pre_repair": 549.03,
	"cts__clock__skew__setup__pre_repair": 194.103,
	"cts__clock__skew__hold__pre_repair": 194.103,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.220046,
	"cts__timing__drv__max_slew__pre_repair": 63,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.00122937,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 0,
	"cts__timing__drv__hold_violation_count__pre_repair": 1126,
	"cts__power__internal__total__pre_repair": 0.0475119,
	"cts__power__switching__total__pre_repair": 0.0138283,
	"cts__power__leakage__total__pre_repair": 0.00362726,
	"cts__power__total__pre_repair": 0.0649674,
	"cts__design__io__pre_repair": 1416,
	"cts__design__die__area__pre_repair": 330000,
	"cts__design__core__area__pre_repair": 318395,
	"cts__design__instance__count__pre_repair": 186413,
	"cts__design__instance__area__pre_repair": 46599.3,
	"cts__design__instance__count__stdcell__pre_repair": 186385,
	"cts__design__instance__area__stdcell__pre_repair": 19671.6,
	"cts__design__instance__count__macros__pre_repair": 28,
	"cts__design__instance__area__macros__pre_repair": 26927.7,
	"cts__design__instance__utilization__pre_repair": 0.146357,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.0674916,
	"cts__timing__setup__tns__post_repair": 0,
	"cts__timing__setup__ws__post_repair": 549.03,
	"cts__clock__skew__setup__post_repair": 157.434,
	"cts__clock__skew__hold__post_repair": 157.434,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0677452,
	"cts__timing__drv__max_slew__post_repair": 62,
	"cts__timing__drv__max_cap_limit__post_repair": 0.00122937,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 0,
	"cts__timing__drv__hold_violation_count__post_repair": 768,
	"cts__power__internal__total__post_repair": 0.0475225,
	"cts__power__switching__total__post_repair": 0.0138393,
	"cts__power__leakage__total__post_repair": 0.00362726,
	"cts__power__total__post_repair": 0.064989,
	"cts__design__io__post_repair": 1416,
	"cts__design__die__area__post_repair": 330000,
	"cts__design__core__area__post_repair": 318395,
	"cts__design__instance__count__post_repair": 186416,
	"cts__design__instance__area__post_repair": 46600.3,
	"cts__design__instance__count__stdcell__post_repair": 186388,
	"cts__design__instance__area__stdcell__post_repair": 19672.6,
	"cts__design__instance__count__macros__post_repair": 28,
	"cts__design__instance__area__macros__post_repair": 26927.7,
	"cts__design__instance__utilization__post_repair": 0.14636,
	"cts__design__instance__utilization__stdcell__post_repair": 0.0674949,
	"cts__design__instance__displacement__total": 208.514,
	"cts__design__instance__displacement__mean": 0.001,
	"cts__design__instance__displacement__max": 4.104,
	"cts__route__wirelength__estimated": 1.51989e+06,
	"cts__design__instance__count__setup_buffer": 0,
	"cts__design__instance__count__hold_buffer": 4839,
	"cts__design__instance__displacement__total": 32109.8,
	"cts__design__instance__displacement__mean": 0.167,
	"cts__design__instance__displacement__max": 18.914,
	"cts__route__wirelength__estimated": 1.54597e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 553.556,
	"cts__clock__skew__setup": 155.448,
	"cts__clock__skew__hold": 155.448,
	"cts__timing__drv__max_slew_limit": -0.049882,
	"cts__timing__drv__max_slew": 55,
	"cts__timing__drv__max_cap_limit": 0.00260874,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.0476489,
	"cts__power__switching__total": 0.0139176,
	"cts__power__leakage__total": 0.00362726,
	"cts__power__total": 0.0651938,
	"cts__design__io": 1416,
	"cts__design__die__area": 330000,
	"cts__design__core__area": 318395,
	"cts__design__instance__count": 191255,
	"cts__design__instance__area": 46953.1,
	"cts__design__instance__count__stdcell": 191227,
	"cts__design__instance__area__stdcell": 20025.4,
	"cts__design__instance__count__macros": 28,
	"cts__design__instance__area__macros": 26927.7,
	"cts__design__instance__utilization": 0.147468,
	"cts__design__instance__utilization__stdcell": 0.0687052
}