

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_46_2'
================================================================
* Date:           Mon Aug 12 18:54:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.356 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      333|      333|  1.665 us|  1.665 us|  333|  333|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_2  |      331|      331|        22|         10|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     19|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     172|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     172|    159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_142_p2  |         +|   0|  0|  12|          11|           6|
    |or_ln47_fu_115_p2   |        or|   0|  0|   5|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  19|          17|          13|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  59|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|   11|         22|
    |ap_sig_allocacmp_nrm_load_2       |   9|          2|   32|         64|
    |i_2_fu_52                         |   9|          2|   11|         22|
    |nrm_fu_48                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 140|         29|   92|        193|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_199                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |  10|   0|   10|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_fu_52                         |  11|   0|   11|          0|
    |i_reg_179                         |  11|   0|   11|          0|
    |mul_i_reg_205                     |  32|   0|   32|          0|
    |nrm_2_reg_215                     |  32|   0|   32|          0|
    |nrm_fu_48                         |  32|   0|   32|          0|
    |or_ln47_reg_189                   |   5|   0|    5|          0|
    |tmp_reg_185                       |   1|   0|    1|          0|
    |tmp_reg_185_pp0_iter1_reg         |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 172|   0|  172|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_opcode  |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_182_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_din0    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_din1    |  out|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_dout0   |   in|   32|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|grp_fu_189_p_ce      |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_46_2|  return value|
|zext_ln52_4          |   in|    5|     ap_none|                    zext_ln52_4|        scalar|
|a_s_address0         |  out|   10|   ap_memory|                            a_s|         array|
|a_s_ce0              |  out|    1|   ap_memory|                            a_s|         array|
|a_s_q0               |   in|   32|   ap_memory|                            a_s|         array|
|nrm_3_out            |  out|   32|      ap_vld|                      nrm_3_out|       pointer|
|nrm_3_out_ap_vld     |  out|    1|      ap_vld|                      nrm_3_out|       pointer|
+---------------------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 10, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%nrm = alloca i32 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 25 'alloca' 'nrm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 26 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln52_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln52_4"   --->   Operation 27 'read' 'zext_ln52_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln46 = store i11 0, i11 %i_2" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 28 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 0, i32 %nrm" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 29 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = load i11 %i_2" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 31 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i, i32 10" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 32 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp, void %for.inc.i.split, void %VITIS_LOOP_50_3.i.exitStub" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 33 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i11 %i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 34 'trunc' 'trunc_ln47' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%or_ln47 = or i5 %trunc_ln47, i5 %zext_ln52_4_read" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 35 'or' 'or_ln47' <Predicate = (!tmp)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i, i32 5, i32 9" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 36 'partselect' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_10, i5 %or_ln47" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 37 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %add_ln" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 38 'zext' 'zext_ln47' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i32 %a_s, i64 0, i64 %zext_ln47" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 39 'getelementptr' 'a_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%a_load = load i10 %a_addr_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 40 'load' 'a_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%a_load = load i10 %a_addr_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 41 'load' 'a_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 42 [8/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 42 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.56>
ST_5 : Operation 43 [7/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 43 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.56>
ST_6 : Operation 44 [6/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 44 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.56>
ST_7 : Operation 45 [5/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 45 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.56>
ST_8 : Operation 46 [4/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 46 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.56>
ST_9 : Operation 47 [3/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 47 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 48 [2/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 48 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln46 = add i11 %i, i11 32" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 49 'add' 'add_ln46' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln46 = store i11 %add_ln46, i11 %i_2" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!tmp)> <Delay = 1.58>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 51 [1/8] (2.56ns)   --->   "%mul_i = fmul i32 %a_load, i32 %a_load" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 51 'fmul' 'mul_i' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.35>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%nrm_load_2 = load i32 %nrm" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 52 'load' 'nrm_load_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [10/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 53 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%nrm_load = load i32 %nrm"   --->   Operation 68 'load' 'nrm_load' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %nrm_3_out, i32 %nrm_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.35>
ST_13 : Operation 54 [9/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 54 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.35>
ST_14 : Operation 55 [8/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 55 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.35>
ST_15 : Operation 56 [7/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 56 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.35>
ST_16 : Operation 57 [6/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 57 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.35>
ST_17 : Operation 58 [5/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 58 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.35>
ST_18 : Operation 59 [4/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 59 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.35>
ST_19 : Operation 60 [3/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 60 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.35>
ST_20 : Operation 61 [2/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 61 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.35>
ST_21 : Operation 62 [1/10] (3.35ns)   --->   "%nrm_2 = fadd i32 %nrm_load_2, i32 %mul_i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:47->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 62 'fadd' 'nrm_2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.58>
ST_22 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 63 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln46 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 65 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln45 = store i32 %nrm_2, i32 %nrm" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:45->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 66 'store' 'store_ln45' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc.i" [benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:46->benchmarks/jianyicheng/gramSchmidt/src/gramSchmidt.cpp:101]   --->   Operation 67 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln52_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nrm_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nrm                    (alloca           ) [ 01111111111111111111111]
i_2                    (alloca           ) [ 01111111111000000000000]
zext_ln52_4_read       (read             ) [ 00000000000000000000000]
store_ln46             (store            ) [ 00000000000000000000000]
store_ln45             (store            ) [ 00000000000000000000000]
br_ln0                 (br               ) [ 00000000000000000000000]
i                      (load             ) [ 00111111111000000000000]
tmp                    (bitselect        ) [ 01111111111110000000000]
br_ln46                (br               ) [ 00000000000000000000000]
trunc_ln47             (trunc            ) [ 00000000000000000000000]
or_ln47                (or               ) [ 00100000000000000000000]
tmp_10                 (partselect       ) [ 00000000000000000000000]
add_ln                 (bitconcatenate   ) [ 00000000000000000000000]
zext_ln47              (zext             ) [ 00000000000000000000000]
a_addr_1               (getelementptr    ) [ 00010000000000000000000]
a_load                 (load             ) [ 01001111111100000000000]
add_ln46               (add              ) [ 00000000000000000000000]
store_ln46             (store            ) [ 00000000000000000000000]
mul_i                  (fmul             ) [ 01111111111011111111110]
nrm_load_2             (load             ) [ 01011111111001111111110]
nrm_2                  (fadd             ) [ 00100000000000000000001]
specpipeline_ln46      (specpipeline     ) [ 00000000000000000000000]
speclooptripcount_ln46 (speclooptripcount) [ 00000000000000000000000]
specloopname_ln46      (specloopname     ) [ 00000000000000000000000]
store_ln45             (store            ) [ 00000000000000000000000]
br_ln46                (br               ) [ 00000000000000000000000]
nrm_load               (load             ) [ 00000000000000000000000]
write_ln0              (write            ) [ 00000000000000000000000]
ret_ln0                (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln52_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nrm_3_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nrm_3_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="nrm_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nrm/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_2_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln52_4_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="5" slack="0"/>
<pin id="58" dir="0" index="1" bw="5" slack="0"/>
<pin id="59" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_4_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="write_ln0_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/12 "/>
</bind>
</comp>

<comp id="69" class="1004" name="a_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="10" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="nrm_2/12 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln46_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln45_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="11" slack="0"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln47_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="or_ln47_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_10_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="11" slack="1"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="0" index="3" bw="5" slack="0"/>
<pin id="126" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="5" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="1"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln47_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln46_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="9"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/10 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln46_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="9"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/10 "/>
</bind>
</comp>

<comp id="152" class="1004" name="nrm_load_2_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="11"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_load_2/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln45_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="21"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/22 "/>
</bind>
</comp>

<comp id="160" class="1004" name="nrm_load_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="11"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_load/12 "/>
</bind>
</comp>

<comp id="164" class="1005" name="nrm_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nrm "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="11" slack="1"/>
<pin id="181" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="189" class="1005" name="or_ln47_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="or_ln47 "/>
</bind>
</comp>

<comp id="194" class="1005" name="a_addr_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="a_load_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="mul_i_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="210" class="1005" name="nrm_load_2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nrm_load_2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="nrm_2_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nrm_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="46" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="26" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="100" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="114"><net_src comp="100" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="56" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="121" pin="4"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="167"><net_src comp="48" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="169"><net_src comp="164" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="170"><net_src comp="164" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="52" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="182"><net_src comp="100" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="188"><net_src comp="103" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="115" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="197"><net_src comp="69" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="202"><net_src comp="76" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="208"><net_src comp="86" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="213"><net_src comp="152" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="218"><net_src comp="82" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: nrm_3_out | {12 }
 - Input state : 
	Port: main_Pipeline_VITIS_LOOP_46_2 : zext_ln52_4 | {1 }
	Port: main_Pipeline_VITIS_LOOP_46_2 : a_s | {2 3 }
  - Chain level:
	State 1
		store_ln46 : 1
		store_ln45 : 1
		i : 1
		tmp : 2
		br_ln46 : 3
		trunc_ln47 : 2
		or_ln47 : 3
	State 2
		add_ln : 1
		zext_ln47 : 2
		a_addr_1 : 3
		a_load : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln46 : 1
	State 11
	State 12
		nrm_2 : 1
		write_ln0 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_82          |    2    |   365   |   421   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_86          |    3    |   199   |   324   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln46_fu_142       |    0    |    0    |    12   |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln47_fu_115       |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln52_4_read_read_fu_56 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_62    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_103         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln47_fu_111      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|        tmp_10_fu_121        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        add_ln_fu_130        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln47_fu_137      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   564   |   762   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| a_addr_1_reg_194 |   10   |
|  a_load_reg_199  |   32   |
|    i_2_reg_172   |   11   |
|     i_reg_179    |   11   |
|   mul_i_reg_205  |   32   |
|   nrm_2_reg_215  |   32   |
|nrm_load_2_reg_210|   32   |
|    nrm_reg_164   |   32   |
|  or_ln47_reg_189 |    5   |
|    tmp_reg_185   |    1   |
+------------------+--------+
|       Total      |   198  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_82    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   564  |   762  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   198  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   762  |   780  |
+-----------+--------+--------+--------+--------+
