{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766153010152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766153010153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 19 15:03:30 2025 " "Processing started: Fri Dec 19 15:03:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766153010153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153010153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbs_core_board -c tbs_core_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbs_core_board -c tbs_core_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153010153 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766153010675 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tbs_core_board_pll_quartus.v(1013) " "Verilog HDL warning at tbs_core_board_pll_quartus.v(1013): extended using \"x\" or \"z\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 1013 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1766153021266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tbs_core_board_pll_quartus.v(1920) " "Verilog HDL warning at tbs_core_board_pll_quartus.v(1920): extended using \"x\" or \"z\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 1920 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1766153021270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tbs_core_board_pll_quartus.v(1925) " "Verilog HDL warning at tbs_core_board_pll_quartus.v(1925): extended using \"x\" or \"z\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 1925 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1766153021270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v 23 23 " "Found 23 design units, including 23 entities, in source file /users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder_3_3 " "Found entity 1: priority_encoder_3_3" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "2 spike_2_thermocode_6 " "Found entity 2: spike_2_thermocode_6" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_rx_9_8 " "Found entity 3: uart_rx_9_8" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_tx_9_8 " "Found entity 4: uart_tx_9_8" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "5 weyls_discrepancy_8_3_6 " "Found entity 5: weyls_discrepancy_8_3_6" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "6 spike_shift_reg_19_18 " "Found entity 6: spike_shift_reg_19_18" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 1284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_9_8 " "Found entity 7: uart_9_8" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 2312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "8 memory2uart_19_8 " "Found entity 8: memory2uart_19_8" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 2350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "9 spike_memory_19_7 " "Found entity 9: spike_memory_19_7" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 2467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "10 spike_encoder_18_19 " "Found entity 10: spike_encoder_18_19" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "11 time_measurement_18_262144 " "Found entity 11: time_measurement_18_262144" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "12 sc_noc_generator_11 " "Found entity 12: sc_noc_generator_11" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "13 analog_trig_8 " "Found entity 13: analog_trig_8" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "14 dac_control_8_8_0_80 " "Found entity 14: dac_control_8_8_0_80" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "15 pwm_modulator_8_256 " "Found entity 15: pwm_modulator_8_256" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3675 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "16 dac_control_8_8_1_80 " "Found entity 16: dac_control_8_8_1_80" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "17 adaptive_threshold_control_19_18_8_8_255_0_3_2 " "Found entity 17: adaptive_threshold_control_19_18_8_8_255_0_3_2" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4032 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "18 spike_detector " "Found entity 18: spike_detector" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "19 sync_chain_2_2 " "Found entity 19: sync_chain_2_2" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4660 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "20 debouncer_16_65536 " "Found entity 20: debouncer_16_65536" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "21 sync_chain_2_1 " "Found entity 21: sync_chain_2_1" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "22 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8 " "Found entity 22: tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""} { "Info" "ISGN_ENTITY_NAME" "23 tbs_core_board " "Found entity 23: tbs_core_board" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 7556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153021286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8mhz/pll_8mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8mhz/pll_8mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_8MHz_0002 " "Found entity 1: pll_8MHz_0002" {  } { { "../pll/pll_8MHz/pll_8MHz_0002.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153021292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_8MHz-rtl " "Found design unit 1: pll_8MHz-rtl" {  } { { "../pll/pll_8MHz.vhd" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021930 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_8MHz " "Found entity 1: pll_8MHz" {  } { { "../pll/pll_8MHz.vhd" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766153021930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153021930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tbs_core_board " "Elaborating entity \"tbs_core_board\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766153022027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_8MHz pll_8MHz:PLL50to8 " "Elaborating entity \"pll_8MHz\" for hierarchy \"pll_8MHz:PLL50to8\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "PLL50to8" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 7669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_8MHz_0002 pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst " "Elaborating entity \"pll_8MHz_0002\" for hierarchy \"pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\"" {  } { { "../pll/pll_8MHz.vhd" "pll_8mhz_inst" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../pll/pll_8MHz/pll_8MHz_0002.v" "altera_pll_i" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022153 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1766153022174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "../pll/pll_8MHz/pll_8MHz_0002.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 8.000000 MHz " "Parameter \"output_clock_frequency0\" = \"8.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766153022201 ""}  } { { "../pll/pll_8MHz/pll_8MHz_0002.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766153022201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0 " "Elaborating entity \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "tbs_core_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 7706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022205 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6382) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6382): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6382 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022217 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6395) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6395): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6395 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022217 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6408) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6408): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6408 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022217 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6421) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6421): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6421 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022217 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6434) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6434): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6434 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022217 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6447) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6447): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6447 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022222 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6460) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6460): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6460 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022222 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6473) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6473): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6473 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022223 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6486) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6486): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6486 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022223 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6499) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6499): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6499 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022223 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6512) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6512): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6512 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022223 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6525) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6525): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6525 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022223 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6538) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6538): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6538 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022226 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(6551) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(6551): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6551 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022226 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_chain_2_1 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|sync_chain_2_1:sync_chain_0 " "Elaborating entity \"sync_chain_2_1\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|sync_chain_2_1:sync_chain_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "sync_chain_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 5920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_16_65536 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|debouncer_16_65536:debouncer_0 " "Elaborating entity \"debouncer_16_65536\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|debouncer_16_65536:debouncer_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "debouncer_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 5940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022317 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(4822) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(4822): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4822 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022319 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(4830) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(4830): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4830 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022319 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(4838) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(4838): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4838 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022319 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|debouncer_16_65536:debouncer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_chain_2_2 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|sync_chain_2_2:sync_chain_1 " "Elaborating entity \"sync_chain_2_2\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|sync_chain_2_2:sync_chain_1\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "sync_chain_1" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_detector tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|spike_detector:spike_detector_0 " "Elaborating entity \"spike_detector\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|spike_detector:spike_detector_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "spike_detector_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_threshold_control_19_18_8_8_255_0_3_2 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0 " "Elaborating entity \"adaptive_threshold_control_19_18_8_8_255_0_3_2\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "adaptive_ctrl_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_shift_reg_19_18 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|spike_shift_reg_19_18:spike_shift_reg_0 " "Elaborating entity \"spike_shift_reg_19_18\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|spike_shift_reg_19_18:spike_shift_reg_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "spike_shift_reg_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weyls_discrepancy_8_3_6 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0 " "Elaborating entity \"weyls_discrepancy_8_3_6\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "weyls_discrepancy_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 4270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_2_thermocode_6 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc " "Elaborating entity \"spike_2_thermocode_6\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|spike_2_thermocode_6:gen_spike_2_tc_n1_spike_2_tc\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "gen_spike_2_tc_n1_spike_2_tc" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder_3_3 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|priority_encoder_3_3:priority_encoder_0 " "Elaborating entity \"priority_encoder_3_3\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|adaptive_threshold_control_19_18_8_8_255_0_3_2:adaptive_ctrl_0\|weyls_discrepancy_8_3_6:weyls_discrepancy_0\|priority_encoder_3_3:priority_encoder_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "priority_encoder_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control_8_8_1_80 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|dac_control_8_8_1_80:dac_control_0 " "Elaborating entity \"dac_control_8_8_1_80\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|dac_control_8_8_1_80:dac_control_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "dac_control_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022608 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(3878) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3878): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3878 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022608 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(3885) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3885): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3885 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022608 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(3892) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3892): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3892 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022608 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_1_80:dac_control_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_modulator_8_256 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|pwm_modulator_8_256:pwm_0 " "Elaborating entity \"pwm_modulator_8_256\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|pwm_modulator_8_256:pwm_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "pwm_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_control_8_8_0_80 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|dac_control_8_8_0_80:dac_control_1 " "Elaborating entity \"dac_control_8_8_0_80\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|dac_control_8_8_0_80:dac_control_1\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "dac_control_1" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022631 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(3521) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3521): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3521 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022635 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(3528) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3528): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3528 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022635 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(3535) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(3535): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 3535 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153022635 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|dac_control_8_8_0_80:dac_control_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "analog_trig_8 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|analog_trig_8:analog_trigger_0 " "Elaborating entity \"analog_trig_8\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|analog_trig_8:analog_trigger_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "analog_trigger_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_noc_generator_11 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|sc_noc_generator_11:sc_noc_generator_0 " "Elaborating entity \"sc_noc_generator_11\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|sc_noc_generator_11:sc_noc_generator_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "sc_noc_generator_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_measurement_18_262144 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|time_measurement_18_262144:time_measurement_0 " "Elaborating entity \"time_measurement_18_262144\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|time_measurement_18_262144:time_measurement_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "time_measurement_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_encoder_18_19 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|spike_encoder_18_19:spike_encoder_0 " "Elaborating entity \"spike_encoder_18_19\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|spike_encoder_18_19:spike_encoder_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "spike_encoder_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spike_memory_19_7 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|spike_memory_19_7:spike_memory_0 " "Elaborating entity \"spike_memory_19_7\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|spike_memory_19_7:spike_memory_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "spike_memory_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153022697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory2uart_19_8 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|memory2uart_19_8:memory2uart_0 " "Elaborating entity \"memory2uart_19_8\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|memory2uart_19_8:memory2uart_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "memory2uart_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153023071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_9_8 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|uart_9_8:uart_0 " "Elaborating entity \"uart_9_8\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|uart_9_8:uart_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "uart_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 6244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153023083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_9_8 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|uart_9_8:uart_0\|uart_tx_9_8:uart_tx_0 " "Elaborating entity \"uart_tx_9_8\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|uart_9_8:uart_0\|uart_tx_9_8:uart_tx_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "uart_tx_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 2339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153023092 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(574) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(574): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 574 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153023093 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(584) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(584): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 584 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153023094 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_tx_9_8:uart_tx_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx_9_8 tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|uart_9_8:uart_0\|uart_rx_9_8:uart_rx_0 " "Elaborating entity \"uart_rx_9_8\" for hierarchy \"tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0\|uart_9_8:uart_0\|uart_rx_9_8:uart_rx_0\"" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "uart_rx_0" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153023108 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(308) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(308): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 308 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153023109 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(317) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(317): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 317 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153023110 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tbs_core_board_pll_quartus.v(326) " "Verilog HDL Case Statement information at tbs_core_board_pll_quartus.v(326): all case item expressions in this case statement are onehot" {  } { { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 326 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1766153023110 "|tbs_core_board|tbs_core_8000000_20_800000_16_65536_2_2_255_0_2_2_3_8_18_262144_80_8_8_256_8_160_11_2048_7_19_9_417_8:tbs_core_0|uart_9_8:uart_0|uart_rx_9_8:uart_rx_0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"pll_8MHz:PLL50to8\|pll_8MHz_0002:pll_8mhz_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "../pll/pll_8MHz/pll_8MHz_0002.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz/pll_8MHz_0002.v" 85 0 0 } } { "../pll/pll_8MHz.vhd" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/pll/pll_8MHz.vhd" 32 0 0 } } { "../../rtl/tbs_core_board_pll_quartus.v" "" { Text "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/rtl/tbs_core_board_pll_quartus.v" 7669 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1766153023594 "|tbs_core_board|pll_8MHz:PLL50to8|pll_8MHz_0002:pll_8mhz_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1766153023594 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1766153023593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766153031711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1766153034561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/tbs_core_board/output_files/tbs_core_board.map.smsg " "Generated suppressed messages file C:/Users/si150/eda/designs/gf180mcu-jku-atbs-adc/macros/tbs_core_board/verilog/quartus/tbs_core_board/output_files/tbs_core_board.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153034808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766153035203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766153035203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5338 " "Implemented 5338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766153035673 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766153035673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5292 " "Implemented 5292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766153035673 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1766153035673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766153035673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766153035721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 19 15:03:55 2025 " "Processing ended: Fri Dec 19 15:03:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766153035721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766153035721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766153035721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766153035721 ""}
