[*]
[*] GTKWave Analyzer v3.3.118 (w)1999-2023 BSI
[*] Wed Jul 16 20:45:32 2025
[*]
[dumpfile] "/home/tim/Documents/HardwareDescription/MMCM_DRP_AXI/rtl/build/dump.vcd"
[dumpfile_mtime] "Wed Jul 16 20:45:16 2025"
[dumpfile_size] 34334557
[savefile] "/home/tim/Documents/HardwareDescription/MMCM_DRP_AXI/rtl/test/gtkw/view_mmcm_axi.gtkw"
[timestart] 2841600
[size] 2560 1393
[pos] -1 -1
*-14.999998 2969000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] main.
[treeopen] main.top.
[treeopen] main.top.test.
[treeopen] main.top.test.dut_drp_fsm.
[treeopen] main.top.test.dut_vBUFGCE_1.
[sst_width] 418
[signals_width] 318
[sst_expanded] 1
[sst_vpaned_height] 749
@28
main.top.test.CLK
main.top.test.\m_wr_awreadyIn$wget
main.top.test.\dut_config__slave_wr_awvalidIn$wget
@22
main.top.test.dut_config__rCmd[31:0]
@28
main.top.test.\m_wr_wreadyIn$wget
main.top.test.\dut_config__slave_wr_wvalidIn$wget
@22
main.top.test.\m_wr_awaddrOut$wget[11:0]
main.top.test.\m_wr_wdataOut$wget[31:0]
@28
main.top.test.dut_config__rClkSel[2:0]
@22
main.top.test.dut_config__rCmd[31:0]
main.top.test.dut_config__rClkDiv[7:0]
@28
main.top.test.dut_rState[1:0]
@200
-AXI READ
@28
main.top.test.\dut_config__slave_rd_arvalidIn$wget
@22
main.top.test.\m_rd_araddrOut$wget[11:0]
@28
main.top.test.\m_rd_rvalidIn$wget
main.top.test.\dut_config__slave_rd_rreadyIn$wget
@22
main.top.test.\m_rd_rdataIn$wget[31:0]
@200
-DRP FSM
@28
main.top.test.dut_drp_fsm.CLK_mmcm_fab_dclk
main.top.test.dut_drp_fsm.RST_N_mmcm_fab_rst
main.top.test.dut_drp_fsm.mmcm_fab_dwe
main.top.test.dut_drp_fsm.mmcm_fab_den
@22
main.top.test.dut_drp_fsm.mmcm_fab_daddr[6:0]
main.top.test.dut_drp_fsm.mmcm_fab_d_i[15:0]
@28
main.top.test.dut_drp_fsm.mmcm_fab_drdy_d
@22
main.top.test.dut_drp_fsm.mmcm_fab_d_o_d[15:0]
@28
main.top.test.\dut_mmcm$CDDCREQ
main.top.test.\dut_mmcm$CDDCDONE
main.top.test.dut_drp_fsm.rDone
main.top.test.dut_drp_fsm.mmcm_fab_locked_l
@22
main.top.test.dut_drp_fsm.rState[3:0]
@29
main.top.test.dut_drp_fsm.\fRequests_ff$EMPTY_N
@22
main.top.test.dut_drp_fsm.rDRPReq[39:0]
@28
main.top.test.dut_vBUFGCE_0.O
main.top.test.dut_vBUFGCE_1.O
main.top.test.dut_vBUFGCE_2.O
main.top.test.dut_vBUFGCE_3.O
main.top.test.dut_vBUFGCE_4.O
main.top.test.dut_vBUFGCE_5.O
main.top.test.dut_vBUFGCE_6.O
main.top.test.\dut_clks_out_rdy_0$wget
main.top.test.\dut_clks_out_rdy_1$wget
main.top.test.\dut_clks_out_rdy_2$wget
main.top.test.\dut_clks_out_rdy_3$wget
main.top.test.\dut_clks_out_rdy_4$wget
main.top.test.\dut_clks_out_rdy_6$wget
main.top.test.\dut_clks_out_rdy_5$wget
[pattern_trace] 1
[pattern_trace] 0
