set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {mux2por1.vo mux2por1_v.sdo}}
	{{"Fast Model"} {mux2por1_fast.vo mux2por1_v_fast.sdo}}
}
