
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_23680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32801fff; valaddr_reg:x3; val_offset:71040*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71040*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32803fff; valaddr_reg:x3; val_offset:71043*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71043*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32807fff; valaddr_reg:x3; val_offset:71046*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71046*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3280ffff; valaddr_reg:x3; val_offset:71049*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71049*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3281ffff; valaddr_reg:x3; val_offset:71052*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71052*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3283ffff; valaddr_reg:x3; val_offset:71055*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71055*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3287ffff; valaddr_reg:x3; val_offset:71058*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71058*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x328fffff; valaddr_reg:x3; val_offset:71061*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71061*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x329fffff; valaddr_reg:x3; val_offset:71064*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71064*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32bfffff; valaddr_reg:x3; val_offset:71067*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71067*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32c00000; valaddr_reg:x3; val_offset:71070*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71070*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32e00000; valaddr_reg:x3; val_offset:71073*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71073*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32f00000; valaddr_reg:x3; val_offset:71076*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71076*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32f80000; valaddr_reg:x3; val_offset:71079*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71079*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fc0000; valaddr_reg:x3; val_offset:71082*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71082*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fe0000; valaddr_reg:x3; val_offset:71085*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71085*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ff0000; valaddr_reg:x3; val_offset:71088*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71088*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ff8000; valaddr_reg:x3; val_offset:71091*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71091*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffc000; valaddr_reg:x3; val_offset:71094*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71094*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffe000; valaddr_reg:x3; val_offset:71097*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71097*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fff000; valaddr_reg:x3; val_offset:71100*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71100*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fff800; valaddr_reg:x3; val_offset:71103*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71103*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fffc00; valaddr_reg:x3; val_offset:71106*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71106*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fffe00; valaddr_reg:x3; val_offset:71109*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71109*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffff00; valaddr_reg:x3; val_offset:71112*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71112*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffff80; valaddr_reg:x3; val_offset:71115*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71115*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffffc0; valaddr_reg:x3; val_offset:71118*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71118*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffffe0; valaddr_reg:x3; val_offset:71121*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71121*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fffff0; valaddr_reg:x3; val_offset:71124*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71124*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fffff8; valaddr_reg:x3; val_offset:71127*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71127*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fffffc; valaddr_reg:x3; val_offset:71130*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71130*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32fffffe; valaddr_reg:x3; val_offset:71133*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71133*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x65 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x32ffffff; valaddr_reg:x3; val_offset:71136*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71136*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3f800001; valaddr_reg:x3; val_offset:71139*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71139*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3f800003; valaddr_reg:x3; val_offset:71142*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71142*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3f800007; valaddr_reg:x3; val_offset:71145*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71145*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3f999999; valaddr_reg:x3; val_offset:71148*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71148*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:71151*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71151*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:71154*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71154*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:71157*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71157*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:71160*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71160*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:71163*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71163*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:71166*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71166*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:71169*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71169*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:71172*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71172*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:71175*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71175*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:71178*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71178*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:71181*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71181*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x73fb84 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x432701 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef3fb84; op2val:0x432701;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:71184*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71184*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5000000; valaddr_reg:x3; val_offset:71187*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71187*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5000001; valaddr_reg:x3; val_offset:71190*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71190*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5000003; valaddr_reg:x3; val_offset:71193*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71193*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5000007; valaddr_reg:x3; val_offset:71196*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71196*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe500000f; valaddr_reg:x3; val_offset:71199*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71199*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe500001f; valaddr_reg:x3; val_offset:71202*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71202*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe500003f; valaddr_reg:x3; val_offset:71205*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71205*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe500007f; valaddr_reg:x3; val_offset:71208*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71208*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe50000ff; valaddr_reg:x3; val_offset:71211*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71211*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe50001ff; valaddr_reg:x3; val_offset:71214*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71214*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe50003ff; valaddr_reg:x3; val_offset:71217*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71217*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe50007ff; valaddr_reg:x3; val_offset:71220*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71220*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5000fff; valaddr_reg:x3; val_offset:71223*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71223*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5001fff; valaddr_reg:x3; val_offset:71226*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71226*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5003fff; valaddr_reg:x3; val_offset:71229*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71229*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5007fff; valaddr_reg:x3; val_offset:71232*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71232*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe500ffff; valaddr_reg:x3; val_offset:71235*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71235*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe501ffff; valaddr_reg:x3; val_offset:71238*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71238*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe503ffff; valaddr_reg:x3; val_offset:71241*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71241*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe507ffff; valaddr_reg:x3; val_offset:71244*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71244*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe50fffff; valaddr_reg:x3; val_offset:71247*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71247*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe51fffff; valaddr_reg:x3; val_offset:71250*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71250*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe53fffff; valaddr_reg:x3; val_offset:71253*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71253*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5400000; valaddr_reg:x3; val_offset:71256*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71256*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5600000; valaddr_reg:x3; val_offset:71259*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71259*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5700000; valaddr_reg:x3; val_offset:71262*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71262*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe5780000; valaddr_reg:x3; val_offset:71265*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71265*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57c0000; valaddr_reg:x3; val_offset:71268*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71268*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57e0000; valaddr_reg:x3; val_offset:71271*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71271*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57f0000; valaddr_reg:x3; val_offset:71274*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71274*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57f8000; valaddr_reg:x3; val_offset:71277*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71277*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fc000; valaddr_reg:x3; val_offset:71280*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71280*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fe000; valaddr_reg:x3; val_offset:71283*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71283*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ff000; valaddr_reg:x3; val_offset:71286*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71286*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ff800; valaddr_reg:x3; val_offset:71289*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71289*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ffc00; valaddr_reg:x3; val_offset:71292*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71292*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ffe00; valaddr_reg:x3; val_offset:71295*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71295*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fff00; valaddr_reg:x3; val_offset:71298*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71298*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fff80; valaddr_reg:x3; val_offset:71301*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71301*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fffc0; valaddr_reg:x3; val_offset:71304*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71304*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fffe0; valaddr_reg:x3; val_offset:71307*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71307*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ffff0; valaddr_reg:x3; val_offset:71310*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71310*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ffff8; valaddr_reg:x3; val_offset:71313*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71313*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ffffc; valaddr_reg:x3; val_offset:71316*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71316*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57ffffe; valaddr_reg:x3; val_offset:71319*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71319*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xca and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xe57fffff; valaddr_reg:x3; val_offset:71322*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71322*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff000001; valaddr_reg:x3; val_offset:71325*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71325*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff000003; valaddr_reg:x3; val_offset:71328*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71328*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff000007; valaddr_reg:x3; val_offset:71331*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71331*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff199999; valaddr_reg:x3; val_offset:71334*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71334*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff249249; valaddr_reg:x3; val_offset:71337*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71337*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff333333; valaddr_reg:x3; val_offset:71340*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71340*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff36db6d; valaddr_reg:x3; val_offset:71343*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71343*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff3bbbbb; valaddr_reg:x3; val_offset:71346*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71346*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff444444; valaddr_reg:x3; val_offset:71349*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71349*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff4ccccc; valaddr_reg:x3; val_offset:71352*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71352*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff5b6db6; valaddr_reg:x3; val_offset:71355*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71355*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff666666; valaddr_reg:x3; val_offset:71358*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71358*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff6db6db; valaddr_reg:x3; val_offset:71361*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71361*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff7ffff8; valaddr_reg:x3; val_offset:71364*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71364*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff7ffffc; valaddr_reg:x3; val_offset:71367*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71367*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x7436a2 and fs2 == 1 and fe2 == 0x80 and fm2 == 0x062d7e and fs3 == 1 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef436a2; op2val:0xc0062d7e;
op3val:0xff7ffffe; valaddr_reg:x3; val_offset:71370*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71370*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:71373*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71373*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23792:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:71376*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71376*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23793:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:71379*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71379*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23794:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:71382*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71382*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23795:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:71385*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71385*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23796:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:71388*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71388*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23797:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:71391*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71391*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23798:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:71394*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71394*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23799:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:71397*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71397*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23800:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:71400*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71400*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23801:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:71403*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71403*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23802:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:71406*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71406*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23803:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:71409*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71409*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23804:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:71412*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71412*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23805:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:71415*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71415*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23806:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:71418*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71418*0 + 3*185*FLEN/8, x4, x1, x2)

inst_23807:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x756b26 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ef56b26; op2val:0x80000000;
op3val:0x85000000; valaddr_reg:x3; val_offset:71421*0 + 3*185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 71421*0 + 3*185*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847257599,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847265791,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847282175,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847314943,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847380479,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847511551,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(847773695,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(848297983,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(849346559,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(851443711,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(851443712,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(853540864,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(854589440,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855113728,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855375872,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855506944,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855572480,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855605248,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855621632,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855629824,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855633920,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855635968,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855636992,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637504,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637760,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637888,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637952,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855637984,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638000,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638008,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638012,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638014,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(855638015,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2129918852,32,FLEN)
NAN_BOXED(4400897,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982464,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982465,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982467,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982471,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982479,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982495,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982527,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982591,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982719,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841982975,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841983487,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841984511,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841986559,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841990655,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3841998847,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3842015231,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3842047999,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3842113535,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3842244607,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3842506751,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3843031039,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3844079615,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3846176767,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3846176768,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3848273920,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3849322496,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3849846784,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850108928,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850240000,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850305536,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850338304,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850354688,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850362880,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850366976,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850369024,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850370048,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850370560,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850370816,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850370944,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371008,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371040,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371056,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371064,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371068,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371070,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(3850371071,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4278190081,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4278190083,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4278190087,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4279867801,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4280586825,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4281545523,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4281785197,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4282104763,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4282664004,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4283223244,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4284181942,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4284900966,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4285380315,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4286578680,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4286578684,32,FLEN)
NAN_BOXED(2129933986,32,FLEN)
NAN_BOXED(3221630334,32,FLEN)
NAN_BOXED(4286578686,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2130012966,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2231369728,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
