$date
	Tue May  3 12:37:28 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_lut $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & sel $end
$scope module lut_test $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 ) sel $end
$var reg 1 * out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
1'
0&
1%
0$
0#
1"
1!
$end
#10000
1$
#11000
0%
#15000
0*
0!
1&
1)
#20000
0$
#30000
1*
1!
1$
1#
1(
0"
0'
#40000
0$
#45000
0*
0!
0&
0)
#50000
1$
#60000
1*
1!
0$
1"
1'
#70000
1$
#80000
0$
#90000
1$
#100000
0$
#110000
1$
#120000
0$
#130000
1$
#140000
0$
#150000
1$
#160000
0$
#170000
1$
#180000
0$
#190000
1$
#200000
0$
#210000
1$
#220000
0$
#230000
1$
#240000
0$
#250000
1$
#260000
0$
#270000
1$
#280000
0$
#290000
1$
#300000
0$
