// Seed: 609222469
module module_0 (
    output tri id_0,
    input tri id_1,
    output supply1 id_2
    , id_12,
    output tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input wire id_6[{  -1  } : -1 'b0],
    output tri id_7,
    output tri id_8,
    input uwire id_9,
    output wire id_10
);
  logic id_13;
  ;
  assign module_1.id_5 = 0;
  assign id_8 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    output tri0 id_0,
    input  wand _id_1
);
  logic [7:0][id_1] id_3, id_4, id_5 = 1;
  assign id_0.id_3 = {-1};
  assign id_5 = id_4;
  assign id_5 = id_3 << id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4,
      id_3
  );
  logic id_6;
  wire [1 : 'b0] id_7;
  wire id_8, id_9;
endmodule
