-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "activation_accelerator_activation_accelerator,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=31816,HLS_SYN_TPT=none,HLS_SYN_MEM=270,HLS_SYN_DSP=0,HLS_SYN_FF=25970,HLS_SYN_LUT=62772,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_GMEM1_USER_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM1_PROT_VALUE : INTEGER range 63 downto 0 := 0;
    constant C_M_AXI_GMEM1_CACHE_VALUE : INTEGER range 63 downto 0 := 3;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_C000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001100000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in0 : STD_LOGIC_VECTOR (63 downto 0);
    signal in1 : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal stage : STD_LOGIC_VECTOR (31 downto 0);
    signal config_r : STD_LOGIC_VECTOR (31 downto 0);
    signal buf0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf0_ce0 : STD_LOGIC;
    signal buf0_we0 : STD_LOGIC;
    signal buf0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : STD_LOGIC;
    signal activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 : STD_LOGIC;
    signal p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 : STD_LOGIC;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal stage_read_read_fu_198_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal stage_read_reg_415 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln4_reg_419 : STD_LOGIC_VECTOR (62 downto 0);
    signal icmp_ln1384_fu_379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1384_reg_425 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_reg_429 : STD_LOGIC_VECTOR (62 downto 0);
    signal x_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_ce0 : STD_LOGIC;
    signal x_we0 : STD_LOGIC;
    signal x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_ce1 : STD_LOGIC;
    signal x_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_1_ce0 : STD_LOGIC;
    signal x_1_we0 : STD_LOGIC;
    signal x_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_1_ce1 : STD_LOGIC;
    signal x_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_2_ce0 : STD_LOGIC;
    signal x_2_we0 : STD_LOGIC;
    signal x_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_2_ce1 : STD_LOGIC;
    signal x_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_3_ce0 : STD_LOGIC;
    signal x_3_we0 : STD_LOGIC;
    signal x_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_3_ce1 : STD_LOGIC;
    signal x_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_4_ce0 : STD_LOGIC;
    signal x_4_we0 : STD_LOGIC;
    signal x_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_4_ce1 : STD_LOGIC;
    signal x_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_5_ce0 : STD_LOGIC;
    signal x_5_we0 : STD_LOGIC;
    signal x_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_5_ce1 : STD_LOGIC;
    signal x_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_6_ce0 : STD_LOGIC;
    signal x_6_we0 : STD_LOGIC;
    signal x_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_6_ce1 : STD_LOGIC;
    signal x_6_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_7_ce0 : STD_LOGIC;
    signal x_7_we0 : STD_LOGIC;
    signal x_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_7_ce1 : STD_LOGIC;
    signal x_7_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_8_ce0 : STD_LOGIC;
    signal x_8_we0 : STD_LOGIC;
    signal x_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_8_ce1 : STD_LOGIC;
    signal x_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_9_ce0 : STD_LOGIC;
    signal x_9_we0 : STD_LOGIC;
    signal x_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_9_ce1 : STD_LOGIC;
    signal x_9_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_10_ce0 : STD_LOGIC;
    signal x_10_we0 : STD_LOGIC;
    signal x_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_10_ce1 : STD_LOGIC;
    signal x_10_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_11_ce0 : STD_LOGIC;
    signal x_11_we0 : STD_LOGIC;
    signal x_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_11_ce1 : STD_LOGIC;
    signal x_11_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_12_ce0 : STD_LOGIC;
    signal x_12_we0 : STD_LOGIC;
    signal x_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_12_ce1 : STD_LOGIC;
    signal x_12_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_13_ce0 : STD_LOGIC;
    signal x_13_we0 : STD_LOGIC;
    signal x_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_13_ce1 : STD_LOGIC;
    signal x_13_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_14_ce0 : STD_LOGIC;
    signal x_14_we0 : STD_LOGIC;
    signal x_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_14_ce1 : STD_LOGIC;
    signal x_14_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal x_15_ce0 : STD_LOGIC;
    signal x_15_we0 : STD_LOGIC;
    signal x_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_15_ce1 : STD_LOGIC;
    signal x_15_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_ap_start : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_ap_done : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_ap_idle : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_ap_ready : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_0_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_0_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_1_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_1_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_2_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_2_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_3_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_3_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_4_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_4_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_5_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_5_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_6_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_6_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_7_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_7_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_8_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_8_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_9_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_9_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_10_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_10_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_11_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_11_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_12_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_12_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_13_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_13_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_14_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_14_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_out_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bf16_to_float_fu_231_out_15_ce0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_15_we0 : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_out_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bf16_to_float_fu_231_buf0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bf16_to_float_fu_231_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_BREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_ap_start : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_ap_done : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_ap_idle : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_ap_ready : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_0_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_0_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_0_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_1_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_2_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_3_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_4_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_5_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_6_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_7_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_8_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_9_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_10_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_11_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_12_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_12_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_13_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_13_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_14_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_14_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_x_15_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_x_15_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 : STD_LOGIC;
    signal grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem2_AWVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_WVALID : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem2_RFIFONUM : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BREADY : STD_LOGIC;
    signal grp_bf16_to_float_fu_231_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_float_safe_softmax3_fu_308_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal sext_ln1421_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1365_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state21_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_bf16_to_float IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_0_ce0 : OUT STD_LOGIC;
        out_0_we0 : OUT STD_LOGIC;
        out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_1_ce0 : OUT STD_LOGIC;
        out_1_we0 : OUT STD_LOGIC;
        out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_2_ce0 : OUT STD_LOGIC;
        out_2_we0 : OUT STD_LOGIC;
        out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_3_ce0 : OUT STD_LOGIC;
        out_3_we0 : OUT STD_LOGIC;
        out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_4_ce0 : OUT STD_LOGIC;
        out_4_we0 : OUT STD_LOGIC;
        out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_5_ce0 : OUT STD_LOGIC;
        out_5_we0 : OUT STD_LOGIC;
        out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_6_ce0 : OUT STD_LOGIC;
        out_6_we0 : OUT STD_LOGIC;
        out_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_7_ce0 : OUT STD_LOGIC;
        out_7_we0 : OUT STD_LOGIC;
        out_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_8_ce0 : OUT STD_LOGIC;
        out_8_we0 : OUT STD_LOGIC;
        out_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_9_ce0 : OUT STD_LOGIC;
        out_9_we0 : OUT STD_LOGIC;
        out_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_10_ce0 : OUT STD_LOGIC;
        out_10_we0 : OUT STD_LOGIC;
        out_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_11_ce0 : OUT STD_LOGIC;
        out_11_we0 : OUT STD_LOGIC;
        out_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_12_ce0 : OUT STD_LOGIC;
        out_12_we0 : OUT STD_LOGIC;
        out_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_13_ce0 : OUT STD_LOGIC;
        out_13_we0 : OUT STD_LOGIC;
        out_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_14_ce0 : OUT STD_LOGIC;
        out_14_we0 : OUT STD_LOGIC;
        out_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        out_15_ce0 : OUT STD_LOGIC;
        out_15_we0 : OUT STD_LOGIC;
        out_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_stage_2_store IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln1421 : IN STD_LOGIC_VECTOR (62 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_float_safe_softmax3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_0_ce1 : OUT STD_LOGIC;
        x_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_1_ce1 : OUT STD_LOGIC;
        x_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_2_ce1 : OUT STD_LOGIC;
        x_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_3_ce1 : OUT STD_LOGIC;
        x_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_4_ce1 : OUT STD_LOGIC;
        x_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_5_ce1 : OUT STD_LOGIC;
        x_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_6_ce1 : OUT STD_LOGIC;
        x_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_7_ce1 : OUT STD_LOGIC;
        x_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_8_ce1 : OUT STD_LOGIC;
        x_8_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_9_ce1 : OUT STD_LOGIC;
        x_9_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_10_ce1 : OUT STD_LOGIC;
        x_10_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_11_ce1 : OUT STD_LOGIC;
        x_11_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_12_ce1 : OUT STD_LOGIC;
        x_12_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_13_ce1 : OUT STD_LOGIC;
        x_13_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_14_ce1 : OUT STD_LOGIC;
        x_14_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        x_15_ce1 : OUT STD_LOGIC;
        x_15_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 : OUT STD_LOGIC;
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 : OUT STD_LOGIC;
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_stage_0_load0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln1365 : IN STD_LOGIC_VECTOR (62 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_we0 : OUT STD_LOGIC;
        buf0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_buf0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        in1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        stage : OUT STD_LOGIC_VECTOR (31 downto 0);
        config_r : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component activation_accelerator_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component activation_accelerator_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    buf0_U : component activation_accelerator_buf0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 49152,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf0_address0,
        ce0 => buf0_ce0,
        we0 => buf0_we0,
        d0 => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_d0,
        q0 => buf0_q0);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1);

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        ce0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        we0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0,
        address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        ce1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        we1 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        ce0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        we0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0,
        address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        ce1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        we1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        ce0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        we0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0,
        address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        ce1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        we1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        ce0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        we0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0,
        address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        ce1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        we1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        ce0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        we0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0,
        address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        ce1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        we1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        ce0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        we0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0,
        address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        ce1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        we1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1);

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U : component activation_accelerator_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_Rbkb
    generic map (
        DataWidth => 16,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        ce0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        we0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0,
        address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        ce1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        we1 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1);

    x_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_address0,
        ce0 => x_ce0,
        we0 => x_we0,
        d0 => grp_bf16_to_float_fu_231_out_0_d0,
        q0 => x_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_0_address1,
        ce1 => x_ce1,
        q1 => x_q1);

    x_1_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_1_address0,
        ce0 => x_1_ce0,
        we0 => x_1_we0,
        d0 => grp_bf16_to_float_fu_231_out_1_d0,
        q0 => x_1_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_1_address1,
        ce1 => x_1_ce1,
        q1 => x_1_q1);

    x_2_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_2_address0,
        ce0 => x_2_ce0,
        we0 => x_2_we0,
        d0 => grp_bf16_to_float_fu_231_out_2_d0,
        q0 => x_2_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_2_address1,
        ce1 => x_2_ce1,
        q1 => x_2_q1);

    x_3_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_3_address0,
        ce0 => x_3_ce0,
        we0 => x_3_we0,
        d0 => grp_bf16_to_float_fu_231_out_3_d0,
        q0 => x_3_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_3_address1,
        ce1 => x_3_ce1,
        q1 => x_3_q1);

    x_4_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_4_address0,
        ce0 => x_4_ce0,
        we0 => x_4_we0,
        d0 => grp_bf16_to_float_fu_231_out_4_d0,
        q0 => x_4_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_4_address1,
        ce1 => x_4_ce1,
        q1 => x_4_q1);

    x_5_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_5_address0,
        ce0 => x_5_ce0,
        we0 => x_5_we0,
        d0 => grp_bf16_to_float_fu_231_out_5_d0,
        q0 => x_5_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_5_address1,
        ce1 => x_5_ce1,
        q1 => x_5_q1);

    x_6_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_6_address0,
        ce0 => x_6_ce0,
        we0 => x_6_we0,
        d0 => grp_bf16_to_float_fu_231_out_6_d0,
        q0 => x_6_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_6_address1,
        ce1 => x_6_ce1,
        q1 => x_6_q1);

    x_7_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_7_address0,
        ce0 => x_7_ce0,
        we0 => x_7_we0,
        d0 => grp_bf16_to_float_fu_231_out_7_d0,
        q0 => x_7_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_7_address1,
        ce1 => x_7_ce1,
        q1 => x_7_q1);

    x_8_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_8_address0,
        ce0 => x_8_ce0,
        we0 => x_8_we0,
        d0 => grp_bf16_to_float_fu_231_out_8_d0,
        q0 => x_8_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_8_address1,
        ce1 => x_8_ce1,
        q1 => x_8_q1);

    x_9_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_9_address0,
        ce0 => x_9_ce0,
        we0 => x_9_we0,
        d0 => grp_bf16_to_float_fu_231_out_9_d0,
        q0 => x_9_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_9_address1,
        ce1 => x_9_ce1,
        q1 => x_9_q1);

    x_10_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_10_address0,
        ce0 => x_10_ce0,
        we0 => x_10_we0,
        d0 => grp_bf16_to_float_fu_231_out_10_d0,
        q0 => x_10_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_10_address1,
        ce1 => x_10_ce1,
        q1 => x_10_q1);

    x_11_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_11_address0,
        ce0 => x_11_ce0,
        we0 => x_11_we0,
        d0 => grp_bf16_to_float_fu_231_out_11_d0,
        q0 => x_11_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_11_address1,
        ce1 => x_11_ce1,
        q1 => x_11_q1);

    x_12_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_12_address0,
        ce0 => x_12_ce0,
        we0 => x_12_we0,
        d0 => grp_bf16_to_float_fu_231_out_12_d0,
        q0 => x_12_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_12_address1,
        ce1 => x_12_ce1,
        q1 => x_12_q1);

    x_13_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_13_address0,
        ce0 => x_13_ce0,
        we0 => x_13_we0,
        d0 => grp_bf16_to_float_fu_231_out_13_d0,
        q0 => x_13_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_13_address1,
        ce1 => x_13_ce1,
        q1 => x_13_q1);

    x_14_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_14_address0,
        ce0 => x_14_ce0,
        we0 => x_14_we0,
        d0 => grp_bf16_to_float_fu_231_out_14_d0,
        q0 => x_14_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_14_address1,
        ce1 => x_14_ce1,
        q1 => x_14_q1);

    x_15_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 3072,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_15_address0,
        ce0 => x_15_ce0,
        we0 => x_15_we0,
        d0 => grp_bf16_to_float_fu_231_out_15_d0,
        q0 => x_15_q0,
        address1 => grp_float_safe_softmax3_fu_308_x_15_address1,
        ce1 => x_15_ce1,
        q1 => x_15_q1);

    grp_bf16_to_float_fu_231 : component activation_accelerator_bf16_to_float
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_bf16_to_float_fu_231_ap_start,
        ap_done => grp_bf16_to_float_fu_231_ap_done,
        ap_idle => grp_bf16_to_float_fu_231_ap_idle,
        ap_ready => grp_bf16_to_float_fu_231_ap_ready,
        out_0_address0 => grp_bf16_to_float_fu_231_out_0_address0,
        out_0_ce0 => grp_bf16_to_float_fu_231_out_0_ce0,
        out_0_we0 => grp_bf16_to_float_fu_231_out_0_we0,
        out_0_d0 => grp_bf16_to_float_fu_231_out_0_d0,
        out_1_address0 => grp_bf16_to_float_fu_231_out_1_address0,
        out_1_ce0 => grp_bf16_to_float_fu_231_out_1_ce0,
        out_1_we0 => grp_bf16_to_float_fu_231_out_1_we0,
        out_1_d0 => grp_bf16_to_float_fu_231_out_1_d0,
        out_2_address0 => grp_bf16_to_float_fu_231_out_2_address0,
        out_2_ce0 => grp_bf16_to_float_fu_231_out_2_ce0,
        out_2_we0 => grp_bf16_to_float_fu_231_out_2_we0,
        out_2_d0 => grp_bf16_to_float_fu_231_out_2_d0,
        out_3_address0 => grp_bf16_to_float_fu_231_out_3_address0,
        out_3_ce0 => grp_bf16_to_float_fu_231_out_3_ce0,
        out_3_we0 => grp_bf16_to_float_fu_231_out_3_we0,
        out_3_d0 => grp_bf16_to_float_fu_231_out_3_d0,
        out_4_address0 => grp_bf16_to_float_fu_231_out_4_address0,
        out_4_ce0 => grp_bf16_to_float_fu_231_out_4_ce0,
        out_4_we0 => grp_bf16_to_float_fu_231_out_4_we0,
        out_4_d0 => grp_bf16_to_float_fu_231_out_4_d0,
        out_5_address0 => grp_bf16_to_float_fu_231_out_5_address0,
        out_5_ce0 => grp_bf16_to_float_fu_231_out_5_ce0,
        out_5_we0 => grp_bf16_to_float_fu_231_out_5_we0,
        out_5_d0 => grp_bf16_to_float_fu_231_out_5_d0,
        out_6_address0 => grp_bf16_to_float_fu_231_out_6_address0,
        out_6_ce0 => grp_bf16_to_float_fu_231_out_6_ce0,
        out_6_we0 => grp_bf16_to_float_fu_231_out_6_we0,
        out_6_d0 => grp_bf16_to_float_fu_231_out_6_d0,
        out_7_address0 => grp_bf16_to_float_fu_231_out_7_address0,
        out_7_ce0 => grp_bf16_to_float_fu_231_out_7_ce0,
        out_7_we0 => grp_bf16_to_float_fu_231_out_7_we0,
        out_7_d0 => grp_bf16_to_float_fu_231_out_7_d0,
        out_8_address0 => grp_bf16_to_float_fu_231_out_8_address0,
        out_8_ce0 => grp_bf16_to_float_fu_231_out_8_ce0,
        out_8_we0 => grp_bf16_to_float_fu_231_out_8_we0,
        out_8_d0 => grp_bf16_to_float_fu_231_out_8_d0,
        out_9_address0 => grp_bf16_to_float_fu_231_out_9_address0,
        out_9_ce0 => grp_bf16_to_float_fu_231_out_9_ce0,
        out_9_we0 => grp_bf16_to_float_fu_231_out_9_we0,
        out_9_d0 => grp_bf16_to_float_fu_231_out_9_d0,
        out_10_address0 => grp_bf16_to_float_fu_231_out_10_address0,
        out_10_ce0 => grp_bf16_to_float_fu_231_out_10_ce0,
        out_10_we0 => grp_bf16_to_float_fu_231_out_10_we0,
        out_10_d0 => grp_bf16_to_float_fu_231_out_10_d0,
        out_11_address0 => grp_bf16_to_float_fu_231_out_11_address0,
        out_11_ce0 => grp_bf16_to_float_fu_231_out_11_ce0,
        out_11_we0 => grp_bf16_to_float_fu_231_out_11_we0,
        out_11_d0 => grp_bf16_to_float_fu_231_out_11_d0,
        out_12_address0 => grp_bf16_to_float_fu_231_out_12_address0,
        out_12_ce0 => grp_bf16_to_float_fu_231_out_12_ce0,
        out_12_we0 => grp_bf16_to_float_fu_231_out_12_we0,
        out_12_d0 => grp_bf16_to_float_fu_231_out_12_d0,
        out_13_address0 => grp_bf16_to_float_fu_231_out_13_address0,
        out_13_ce0 => grp_bf16_to_float_fu_231_out_13_ce0,
        out_13_we0 => grp_bf16_to_float_fu_231_out_13_we0,
        out_13_d0 => grp_bf16_to_float_fu_231_out_13_d0,
        out_14_address0 => grp_bf16_to_float_fu_231_out_14_address0,
        out_14_ce0 => grp_bf16_to_float_fu_231_out_14_ce0,
        out_14_we0 => grp_bf16_to_float_fu_231_out_14_we0,
        out_14_d0 => grp_bf16_to_float_fu_231_out_14_d0,
        out_15_address0 => grp_bf16_to_float_fu_231_out_15_address0,
        out_15_ce0 => grp_bf16_to_float_fu_231_out_15_ce0,
        out_15_we0 => grp_bf16_to_float_fu_231_out_15_we0,
        out_15_d0 => grp_bf16_to_float_fu_231_out_15_d0,
        buf0_address0 => grp_bf16_to_float_fu_231_buf0_address0,
        buf0_ce0 => grp_bf16_to_float_fu_231_buf0_ce0,
        buf0_q0 => buf0_q0);

    grp_activation_accelerator_Pipeline_stage_2_store_fu_269 : component activation_accelerator_activation_accelerator_Pipeline_stage_2_store
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_ready,
        m_axi_gmem2_AWVALID => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => gmem2_AWREADY,
        m_axi_gmem2_AWADDR => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => gmem2_WREADY,
        m_axi_gmem2_WDATA => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv16_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv16_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => gmem2_BVALID,
        m_axi_gmem2_BREADY => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        sext_ln1421 => trunc_ln4_reg_419,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_q0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0 => activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_q0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0 => p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_q0);

    grp_float_safe_softmax3_fu_308 : component activation_accelerator_float_safe_softmax3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_float_safe_softmax3_fu_308_ap_start,
        ap_done => grp_float_safe_softmax3_fu_308_ap_done,
        ap_idle => grp_float_safe_softmax3_fu_308_ap_idle,
        ap_ready => grp_float_safe_softmax3_fu_308_ap_ready,
        x_0_address0 => grp_float_safe_softmax3_fu_308_x_0_address0,
        x_0_ce0 => grp_float_safe_softmax3_fu_308_x_0_ce0,
        x_0_q0 => x_q0,
        x_0_address1 => grp_float_safe_softmax3_fu_308_x_0_address1,
        x_0_ce1 => grp_float_safe_softmax3_fu_308_x_0_ce1,
        x_0_q1 => x_q1,
        x_1_address0 => grp_float_safe_softmax3_fu_308_x_1_address0,
        x_1_ce0 => grp_float_safe_softmax3_fu_308_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_1_address1 => grp_float_safe_softmax3_fu_308_x_1_address1,
        x_1_ce1 => grp_float_safe_softmax3_fu_308_x_1_ce1,
        x_1_q1 => x_1_q1,
        x_2_address0 => grp_float_safe_softmax3_fu_308_x_2_address0,
        x_2_ce0 => grp_float_safe_softmax3_fu_308_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_2_address1 => grp_float_safe_softmax3_fu_308_x_2_address1,
        x_2_ce1 => grp_float_safe_softmax3_fu_308_x_2_ce1,
        x_2_q1 => x_2_q1,
        x_3_address0 => grp_float_safe_softmax3_fu_308_x_3_address0,
        x_3_ce0 => grp_float_safe_softmax3_fu_308_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_3_address1 => grp_float_safe_softmax3_fu_308_x_3_address1,
        x_3_ce1 => grp_float_safe_softmax3_fu_308_x_3_ce1,
        x_3_q1 => x_3_q1,
        x_4_address0 => grp_float_safe_softmax3_fu_308_x_4_address0,
        x_4_ce0 => grp_float_safe_softmax3_fu_308_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_4_address1 => grp_float_safe_softmax3_fu_308_x_4_address1,
        x_4_ce1 => grp_float_safe_softmax3_fu_308_x_4_ce1,
        x_4_q1 => x_4_q1,
        x_5_address0 => grp_float_safe_softmax3_fu_308_x_5_address0,
        x_5_ce0 => grp_float_safe_softmax3_fu_308_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_5_address1 => grp_float_safe_softmax3_fu_308_x_5_address1,
        x_5_ce1 => grp_float_safe_softmax3_fu_308_x_5_ce1,
        x_5_q1 => x_5_q1,
        x_6_address0 => grp_float_safe_softmax3_fu_308_x_6_address0,
        x_6_ce0 => grp_float_safe_softmax3_fu_308_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_6_address1 => grp_float_safe_softmax3_fu_308_x_6_address1,
        x_6_ce1 => grp_float_safe_softmax3_fu_308_x_6_ce1,
        x_6_q1 => x_6_q1,
        x_7_address0 => grp_float_safe_softmax3_fu_308_x_7_address0,
        x_7_ce0 => grp_float_safe_softmax3_fu_308_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_7_address1 => grp_float_safe_softmax3_fu_308_x_7_address1,
        x_7_ce1 => grp_float_safe_softmax3_fu_308_x_7_ce1,
        x_7_q1 => x_7_q1,
        x_8_address0 => grp_float_safe_softmax3_fu_308_x_8_address0,
        x_8_ce0 => grp_float_safe_softmax3_fu_308_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_8_address1 => grp_float_safe_softmax3_fu_308_x_8_address1,
        x_8_ce1 => grp_float_safe_softmax3_fu_308_x_8_ce1,
        x_8_q1 => x_8_q1,
        x_9_address0 => grp_float_safe_softmax3_fu_308_x_9_address0,
        x_9_ce0 => grp_float_safe_softmax3_fu_308_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_9_address1 => grp_float_safe_softmax3_fu_308_x_9_address1,
        x_9_ce1 => grp_float_safe_softmax3_fu_308_x_9_ce1,
        x_9_q1 => x_9_q1,
        x_10_address0 => grp_float_safe_softmax3_fu_308_x_10_address0,
        x_10_ce0 => grp_float_safe_softmax3_fu_308_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_10_address1 => grp_float_safe_softmax3_fu_308_x_10_address1,
        x_10_ce1 => grp_float_safe_softmax3_fu_308_x_10_ce1,
        x_10_q1 => x_10_q1,
        x_11_address0 => grp_float_safe_softmax3_fu_308_x_11_address0,
        x_11_ce0 => grp_float_safe_softmax3_fu_308_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_11_address1 => grp_float_safe_softmax3_fu_308_x_11_address1,
        x_11_ce1 => grp_float_safe_softmax3_fu_308_x_11_ce1,
        x_11_q1 => x_11_q1,
        x_12_address0 => grp_float_safe_softmax3_fu_308_x_12_address0,
        x_12_ce0 => grp_float_safe_softmax3_fu_308_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_12_address1 => grp_float_safe_softmax3_fu_308_x_12_address1,
        x_12_ce1 => grp_float_safe_softmax3_fu_308_x_12_ce1,
        x_12_q1 => x_12_q1,
        x_13_address0 => grp_float_safe_softmax3_fu_308_x_13_address0,
        x_13_ce0 => grp_float_safe_softmax3_fu_308_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_13_address1 => grp_float_safe_softmax3_fu_308_x_13_address1,
        x_13_ce1 => grp_float_safe_softmax3_fu_308_x_13_ce1,
        x_13_q1 => x_13_q1,
        x_14_address0 => grp_float_safe_softmax3_fu_308_x_14_address0,
        x_14_ce0 => grp_float_safe_softmax3_fu_308_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_14_address1 => grp_float_safe_softmax3_fu_308_x_14_address1,
        x_14_ce1 => grp_float_safe_softmax3_fu_308_x_14_ce1,
        x_14_q1 => x_14_q1,
        x_15_address0 => grp_float_safe_softmax3_fu_308_x_15_address0,
        x_15_ce0 => grp_float_safe_softmax3_fu_308_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_15_address1 => grp_float_safe_softmax3_fu_308_x_15_address1,
        x_15_ce1 => grp_float_safe_softmax3_fu_308_x_15_ce1,
        x_15_q1 => x_15_q1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_d1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d0,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1,
        activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1 => grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_d1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d0,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1,
        p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1 => grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_d1);

    grp_activation_accelerator_Pipeline_stage_0_load0_fu_360 : component activation_accelerator_activation_accelerator_Pipeline_stage_0_load0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_ready,
        m_axi_gmem0_AWVALID => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln1365 => trunc_ln_reg_429,
        buf0_address0 => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_ce0,
        buf0_we0 => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_we0,
        buf0_d0 => grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_d0);

    control_s_axi_U : component activation_accelerator_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in0 => in0,
        in1 => in1,
        out_r => out_r,
        stage => stage,
        config_r => config_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component activation_accelerator_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 16,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => gmem0_ARADDR,
        I_ARLEN => gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem0_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => gmem0_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem2_m_axi_U : component activation_accelerator_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 256,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 16,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 64,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => gmem2_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem2_RDATA,
        I_RFIFONUM => gmem2_RFIFONUM,
        I_AWVALID => gmem2_AWVALID,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => gmem2_AWADDR,
        I_AWLEN => gmem2_AWLEN,
        I_WVALID => gmem2_WVALID,
        I_WREADY => gmem2_WREADY,
        I_WDATA => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WDATA,
        I_WSTRB => grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WSTRB,
        I_BVALID => gmem2_BVALID,
        I_BREADY => gmem2_BREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bf16_to_float_fu_231_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_bf16_to_float_fu_231_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln1384_fu_379_p2 = ap_const_lv1_1) and (stage_read_read_fu_198_p2 = ap_const_lv32_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_bf16_to_float_fu_231_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bf16_to_float_fu_231_ap_ready = ap_const_logic_1)) then 
                    grp_bf16_to_float_fu_231_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_safe_softmax3_fu_308_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_float_safe_softmax3_fu_308_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_float_safe_softmax3_fu_308_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_safe_softmax3_fu_308_ap_ready = ap_const_logic_1)) then 
                    grp_float_safe_softmax3_fu_308_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((stage_read_read_fu_198_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                icmp_ln1384_reg_425 <= icmp_ln1384_fu_379_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                stage_read_reg_415 <= stage;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((stage_read_read_fu_198_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                trunc_ln4_reg_419 <= out_r(63 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((stage_read_read_fu_198_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                trunc_ln_reg_429 <= in0(63 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state13, ap_CS_fsm_state2, ap_CS_fsm_state9, stage_read_read_fu_198_p2, icmp_ln1384_fu_379_p2, grp_bf16_to_float_fu_231_ap_done, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_done, gmem0_ARREADY, gmem2_AWREADY, gmem2_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state21, ap_block_state21_on_subcall_done, ap_block_state12_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln1384_fu_379_p2 = ap_const_lv1_0) and (stage_read_read_fu_198_p2 = ap_const_lv32_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                elsif (((icmp_ln1384_fu_379_p2 = ap_const_lv1_1) and (stage_read_read_fu_198_p2 = ap_const_lv32_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif ((not((stage_read_read_fu_198_p2 = ap_const_lv32_0)) and not((stage_read_read_fu_198_p2 = ap_const_lv32_1)) and not((stage_read_read_fu_198_p2 = ap_const_lv32_2)) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                elsif (((stage_read_read_fu_198_p2 = ap_const_lv32_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif (((stage_read_read_fu_198_p2 = ap_const_lv32_2) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_bf16_to_float_fu_231_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (gmem0_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (ap_const_boolean_0 = ap_block_state21_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= grp_float_safe_softmax3_fu_308_activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1;
        else 
            activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_bf16_to_float_fu_231_ap_done)
    begin
        if ((grp_bf16_to_float_fu_231_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(ap_block_state12_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state12_on_subcall_done)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state13_blk_assign_proc : process(gmem0_ARREADY)
    begin
        if ((gmem0_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(ap_block_state21_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state21_on_subcall_done)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(gmem2_AWREADY)
    begin
        if ((gmem2_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(gmem2_BVALID)
    begin
        if ((gmem2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_float_safe_softmax3_fu_308_ap_done = ap_const_logic_0) and (icmp_ln1384_reg_425 = ap_const_lv1_1));
    end process;


    ap_block_state21_on_subcall_done_assign_proc : process(stage_read_reg_415, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_done)
    begin
                ap_block_state21_on_subcall_done <= ((stage_read_reg_415 = ap_const_lv32_0) and (grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state21, ap_block_state21_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) and (ap_const_boolean_0 = ap_block_state21_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state21, ap_block_state21_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) and (ap_const_boolean_0 = ap_block_state21_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buf0_address0_assign_proc : process(stage_read_reg_415, grp_bf16_to_float_fu_231_buf0_address0, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_address0, ap_CS_fsm_state10, ap_CS_fsm_state21)
    begin
        if (((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf0_address0 <= grp_bf16_to_float_fu_231_buf0_address0;
        else 
            buf0_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf0_ce0_assign_proc : process(stage_read_reg_415, grp_bf16_to_float_fu_231_buf0_ce0, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state21)
    begin
        if (((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf0_ce0 <= grp_bf16_to_float_fu_231_buf0_ce0;
        else 
            buf0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf0_we0_assign_proc : process(stage_read_reg_415, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_we0, ap_CS_fsm_state21)
    begin
        if (((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            buf0_we0 <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_buf0_we0;
        else 
            buf0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_ARADDR_assign_proc : process(ap_CS_fsm_state13, stage_read_reg_415, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARADDR, gmem0_ARREADY, ap_CS_fsm_state20, ap_CS_fsm_state21, sext_ln1365_fu_405_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARADDR <= sext_ln1365_fu_405_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or ((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            gmem0_ARADDR <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARADDR;
        else 
            gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARLEN_assign_proc : process(ap_CS_fsm_state13, stage_read_reg_415, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARLEN, gmem0_ARREADY, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARLEN <= ap_const_lv32_C000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or ((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            gmem0_ARLEN <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARLEN;
        else 
            gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state13, stage_read_reg_415, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARVALID, gmem0_ARREADY, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) and (gmem0_ARREADY = ap_const_logic_1))) then 
            gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state20) or ((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            gmem0_ARVALID <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(stage_read_reg_415, grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_RREADY, ap_CS_fsm_state20, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state20) or ((stage_read_reg_415 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state21)))) then 
            gmem0_RREADY <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_AWADDR_assign_proc : process(ap_CS_fsm_state2, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWADDR, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, sext_ln1421_fu_395_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWADDR <= sext_ln1421_fu_395_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWADDR <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWADDR;
        else 
            gmem2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWLEN_assign_proc : process(ap_CS_fsm_state2, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWLEN, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWLEN <= ap_const_lv32_C000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWLEN <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWLEN;
        else 
            gmem2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWVALID_assign_proc : process(ap_CS_fsm_state2, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWVALID, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWVALID <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_AWVALID;
        else 
            gmem2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_BREADY_assign_proc : process(ap_CS_fsm_state9, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_BREADY, gmem2_BVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem2_BVALID = ap_const_logic_1))) then 
            gmem2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_BREADY <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_BREADY;
        else 
            gmem2_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_WVALID_assign_proc : process(grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_WVALID <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_m_axi_gmem2_WVALID;
        else 
            gmem2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start <= grp_activation_accelerator_Pipeline_stage_0_load0_fu_360_ap_start_reg;
    grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_ap_start_reg;
    grp_bf16_to_float_fu_231_ap_start <= grp_bf16_to_float_fu_231_ap_start_reg;
    grp_float_safe_softmax3_fu_308_ap_start <= grp_float_safe_softmax3_fu_308_ap_start_reg;
    icmp_ln1384_fu_379_p2 <= "1" when (config_r = ap_const_lv32_1) else "0";
    m_axi_gmem1_ARADDR <= ap_const_lv64_0;
    m_axi_gmem1_ARBURST <= ap_const_lv2_0;
    m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem1_ARID <= ap_const_lv1_0;
    m_axi_gmem1_ARLEN <= ap_const_lv8_0;
    m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem1_ARPROT <= ap_const_lv3_0;
    m_axi_gmem1_ARQOS <= ap_const_lv4_0;
    m_axi_gmem1_ARREGION <= ap_const_lv4_0;
    m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem1_ARUSER <= ap_const_lv1_0;
    m_axi_gmem1_ARVALID <= ap_const_logic_0;
    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv8_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;
    m_axi_gmem1_RREADY <= ap_const_logic_0;
    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;

    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= grp_activation_accelerator_Pipeline_stage_2_store_fu_269_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= grp_float_safe_softmax3_fu_308_p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1;
        else 
            p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln1365_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_429),64));

        sext_ln1421_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln4_reg_419),64));

    stage_read_read_fu_198_p2 <= stage;

    x_10_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_10_address0, grp_float_safe_softmax3_fu_308_x_10_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_10_address0 <= grp_float_safe_softmax3_fu_308_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_10_address0 <= grp_bf16_to_float_fu_231_out_10_address0;
        else 
            x_10_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_10_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_10_ce0, grp_float_safe_softmax3_fu_308_x_10_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_10_ce0 <= grp_float_safe_softmax3_fu_308_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_10_ce0 <= grp_bf16_to_float_fu_231_out_10_ce0;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_10_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_10_ce1 <= grp_float_safe_softmax3_fu_308_x_10_ce1;
        else 
            x_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_10_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_10_we0 <= grp_bf16_to_float_fu_231_out_10_we0;
        else 
            x_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_11_address0, grp_float_safe_softmax3_fu_308_x_11_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_11_address0 <= grp_float_safe_softmax3_fu_308_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_11_address0 <= grp_bf16_to_float_fu_231_out_11_address0;
        else 
            x_11_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_11_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_11_ce0, grp_float_safe_softmax3_fu_308_x_11_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_11_ce0 <= grp_float_safe_softmax3_fu_308_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_11_ce0 <= grp_bf16_to_float_fu_231_out_11_ce0;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_11_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_11_ce1 <= grp_float_safe_softmax3_fu_308_x_11_ce1;
        else 
            x_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_11_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_11_we0 <= grp_bf16_to_float_fu_231_out_11_we0;
        else 
            x_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_12_address0, grp_float_safe_softmax3_fu_308_x_12_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_12_address0 <= grp_float_safe_softmax3_fu_308_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_12_address0 <= grp_bf16_to_float_fu_231_out_12_address0;
        else 
            x_12_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_12_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_12_ce0, grp_float_safe_softmax3_fu_308_x_12_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_12_ce0 <= grp_float_safe_softmax3_fu_308_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_12_ce0 <= grp_bf16_to_float_fu_231_out_12_ce0;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_12_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_12_ce1 <= grp_float_safe_softmax3_fu_308_x_12_ce1;
        else 
            x_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_12_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_12_we0 <= grp_bf16_to_float_fu_231_out_12_we0;
        else 
            x_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_13_address0, grp_float_safe_softmax3_fu_308_x_13_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_13_address0 <= grp_float_safe_softmax3_fu_308_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_13_address0 <= grp_bf16_to_float_fu_231_out_13_address0;
        else 
            x_13_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_13_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_13_ce0, grp_float_safe_softmax3_fu_308_x_13_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_13_ce0 <= grp_float_safe_softmax3_fu_308_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_13_ce0 <= grp_bf16_to_float_fu_231_out_13_ce0;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_13_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_13_ce1 <= grp_float_safe_softmax3_fu_308_x_13_ce1;
        else 
            x_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_13_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_13_we0 <= grp_bf16_to_float_fu_231_out_13_we0;
        else 
            x_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_14_address0, grp_float_safe_softmax3_fu_308_x_14_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_14_address0 <= grp_float_safe_softmax3_fu_308_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_14_address0 <= grp_bf16_to_float_fu_231_out_14_address0;
        else 
            x_14_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_14_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_14_ce0, grp_float_safe_softmax3_fu_308_x_14_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_14_ce0 <= grp_float_safe_softmax3_fu_308_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_14_ce0 <= grp_bf16_to_float_fu_231_out_14_ce0;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_14_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_14_ce1 <= grp_float_safe_softmax3_fu_308_x_14_ce1;
        else 
            x_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_14_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_14_we0 <= grp_bf16_to_float_fu_231_out_14_we0;
        else 
            x_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_15_address0, grp_float_safe_softmax3_fu_308_x_15_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_15_address0 <= grp_float_safe_softmax3_fu_308_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_15_address0 <= grp_bf16_to_float_fu_231_out_15_address0;
        else 
            x_15_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_15_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_15_ce0, grp_float_safe_softmax3_fu_308_x_15_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_15_ce0 <= grp_float_safe_softmax3_fu_308_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_15_ce0 <= grp_bf16_to_float_fu_231_out_15_ce0;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_15_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_15_ce1 <= grp_float_safe_softmax3_fu_308_x_15_ce1;
        else 
            x_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_15_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_15_we0 <= grp_bf16_to_float_fu_231_out_15_we0;
        else 
            x_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_1_address0, grp_float_safe_softmax3_fu_308_x_1_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_1_address0 <= grp_float_safe_softmax3_fu_308_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_1_address0 <= grp_bf16_to_float_fu_231_out_1_address0;
        else 
            x_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_1_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_1_ce0, grp_float_safe_softmax3_fu_308_x_1_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_1_ce0 <= grp_float_safe_softmax3_fu_308_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_1_ce0 <= grp_bf16_to_float_fu_231_out_1_ce0;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_1_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_1_ce1 <= grp_float_safe_softmax3_fu_308_x_1_ce1;
        else 
            x_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_1_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_1_we0 <= grp_bf16_to_float_fu_231_out_1_we0;
        else 
            x_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_2_address0, grp_float_safe_softmax3_fu_308_x_2_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_2_address0 <= grp_float_safe_softmax3_fu_308_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_2_address0 <= grp_bf16_to_float_fu_231_out_2_address0;
        else 
            x_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_2_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_2_ce0, grp_float_safe_softmax3_fu_308_x_2_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_2_ce0 <= grp_float_safe_softmax3_fu_308_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_2_ce0 <= grp_bf16_to_float_fu_231_out_2_ce0;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_2_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_2_ce1 <= grp_float_safe_softmax3_fu_308_x_2_ce1;
        else 
            x_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_2_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_2_we0 <= grp_bf16_to_float_fu_231_out_2_we0;
        else 
            x_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_3_address0, grp_float_safe_softmax3_fu_308_x_3_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_3_address0 <= grp_float_safe_softmax3_fu_308_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_3_address0 <= grp_bf16_to_float_fu_231_out_3_address0;
        else 
            x_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_3_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_3_ce0, grp_float_safe_softmax3_fu_308_x_3_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_3_ce0 <= grp_float_safe_softmax3_fu_308_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_3_ce0 <= grp_bf16_to_float_fu_231_out_3_ce0;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_3_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_3_ce1 <= grp_float_safe_softmax3_fu_308_x_3_ce1;
        else 
            x_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_3_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_3_we0 <= grp_bf16_to_float_fu_231_out_3_we0;
        else 
            x_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_4_address0, grp_float_safe_softmax3_fu_308_x_4_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_4_address0 <= grp_float_safe_softmax3_fu_308_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_4_address0 <= grp_bf16_to_float_fu_231_out_4_address0;
        else 
            x_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_4_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_4_ce0, grp_float_safe_softmax3_fu_308_x_4_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_4_ce0 <= grp_float_safe_softmax3_fu_308_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_4_ce0 <= grp_bf16_to_float_fu_231_out_4_ce0;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_4_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_4_ce1 <= grp_float_safe_softmax3_fu_308_x_4_ce1;
        else 
            x_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_4_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_4_we0 <= grp_bf16_to_float_fu_231_out_4_we0;
        else 
            x_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_5_address0, grp_float_safe_softmax3_fu_308_x_5_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_5_address0 <= grp_float_safe_softmax3_fu_308_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_5_address0 <= grp_bf16_to_float_fu_231_out_5_address0;
        else 
            x_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_5_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_5_ce0, grp_float_safe_softmax3_fu_308_x_5_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_5_ce0 <= grp_float_safe_softmax3_fu_308_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_5_ce0 <= grp_bf16_to_float_fu_231_out_5_ce0;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_5_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_5_ce1 <= grp_float_safe_softmax3_fu_308_x_5_ce1;
        else 
            x_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_5_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_5_we0 <= grp_bf16_to_float_fu_231_out_5_we0;
        else 
            x_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_6_address0, grp_float_safe_softmax3_fu_308_x_6_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_6_address0 <= grp_float_safe_softmax3_fu_308_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_6_address0 <= grp_bf16_to_float_fu_231_out_6_address0;
        else 
            x_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_6_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_6_ce0, grp_float_safe_softmax3_fu_308_x_6_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_6_ce0 <= grp_float_safe_softmax3_fu_308_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_6_ce0 <= grp_bf16_to_float_fu_231_out_6_ce0;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_6_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_6_ce1 <= grp_float_safe_softmax3_fu_308_x_6_ce1;
        else 
            x_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_6_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_6_we0 <= grp_bf16_to_float_fu_231_out_6_we0;
        else 
            x_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_7_address0, grp_float_safe_softmax3_fu_308_x_7_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_7_address0 <= grp_float_safe_softmax3_fu_308_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_7_address0 <= grp_bf16_to_float_fu_231_out_7_address0;
        else 
            x_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_7_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_7_ce0, grp_float_safe_softmax3_fu_308_x_7_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_7_ce0 <= grp_float_safe_softmax3_fu_308_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_7_ce0 <= grp_bf16_to_float_fu_231_out_7_ce0;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_7_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_7_ce1 <= grp_float_safe_softmax3_fu_308_x_7_ce1;
        else 
            x_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_7_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_7_we0 <= grp_bf16_to_float_fu_231_out_7_we0;
        else 
            x_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_8_address0, grp_float_safe_softmax3_fu_308_x_8_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_8_address0 <= grp_float_safe_softmax3_fu_308_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_8_address0 <= grp_bf16_to_float_fu_231_out_8_address0;
        else 
            x_8_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_8_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_8_ce0, grp_float_safe_softmax3_fu_308_x_8_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_8_ce0 <= grp_float_safe_softmax3_fu_308_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_8_ce0 <= grp_bf16_to_float_fu_231_out_8_ce0;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_8_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_8_ce1 <= grp_float_safe_softmax3_fu_308_x_8_ce1;
        else 
            x_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_8_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_8_we0 <= grp_bf16_to_float_fu_231_out_8_we0;
        else 
            x_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_9_address0, grp_float_safe_softmax3_fu_308_x_9_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_9_address0 <= grp_float_safe_softmax3_fu_308_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_9_address0 <= grp_bf16_to_float_fu_231_out_9_address0;
        else 
            x_9_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_9_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_9_ce0, grp_float_safe_softmax3_fu_308_x_9_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_9_ce0 <= grp_float_safe_softmax3_fu_308_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_9_ce0 <= grp_bf16_to_float_fu_231_out_9_ce0;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_9_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_9_ce1 <= grp_float_safe_softmax3_fu_308_x_9_ce1;
        else 
            x_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_9_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_9_we0 <= grp_bf16_to_float_fu_231_out_9_we0;
        else 
            x_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    x_address0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_0_address0, grp_float_safe_softmax3_fu_308_x_0_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_address0 <= grp_float_safe_softmax3_fu_308_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_address0 <= grp_bf16_to_float_fu_231_out_0_address0;
        else 
            x_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    x_ce0_assign_proc : process(icmp_ln1384_reg_425, grp_bf16_to_float_fu_231_out_0_ce0, grp_float_safe_softmax3_fu_308_x_0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_ce0 <= grp_float_safe_softmax3_fu_308_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_ce0 <= grp_bf16_to_float_fu_231_out_0_ce0;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_ce1_assign_proc : process(icmp_ln1384_reg_425, grp_float_safe_softmax3_fu_308_x_0_ce1, ap_CS_fsm_state12)
    begin
        if (((icmp_ln1384_reg_425 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            x_ce1 <= grp_float_safe_softmax3_fu_308_x_0_ce1;
        else 
            x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    x_we0_assign_proc : process(grp_bf16_to_float_fu_231_out_0_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_we0 <= grp_bf16_to_float_fu_231_out_0_we0;
        else 
            x_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
