logic:
 when sir is busy and students are busy, principle is free.
 when sir is free and students are free, principle is busy.

 when principle is free and students are busy freee sir is busy.
 when principle is busy andd student sare free, sir is free.
 

interface college;
  logic principle;
  logic sir;
  logic students;

  modport principlee(
    output principle;
    input sir;
    input students;
  );

  modport sirr(
    output sir;
    input principle;
    input student;
  );
endinterface

module principle_module(
  college.principlee p
);
  always@(p.sir or p.students) begin
    if (!p.students && p.sir) begin
      p.principle = 1'b1;
    end
    else begin
      p.principle = 1'b0;
    end
  end
endmodule

module sirr_module(
  college.sirr s
);
  always@(s.principle or s.students) begin
    if (s.principle && !s.students) begin
      s.sir = 1'b1;
    end
    else begin
      s.sir = 1'b0;
    end
  end
endmodule