/// Auto-generated register definitions for PMC
/// Device: ATSAMV71J19B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::atmel::samv71::atsamv71j19b::pmc {

// ============================================================================
// PMC - Power Management Controller
// Base Address: 0x400E0600
// ============================================================================

/// PMC Register Structure
struct PMC_Registers {

    /// System Clock Enable Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t SCER;

    /// System Clock Disable Register
    /// Offset: 0x0004
    /// Access: write-only
    volatile uint32_t SCDR;

    /// System Clock Status Register
    /// Offset: 0x0008
    /// Access: read-only
    volatile uint32_t SCSR;
    uint8_t RESERVED_000C[4]; ///< Reserved

    /// Peripheral Clock Enable Register 0
    /// Offset: 0x0010
    /// Access: write-only
    volatile uint32_t PCER0;

    /// Peripheral Clock Disable Register 0
    /// Offset: 0x0014
    /// Access: write-only
    volatile uint32_t PCDR0;

    /// Peripheral Clock Status Register 0
    /// Offset: 0x0018
    /// Access: read-only
    volatile uint32_t PCSR0;

    /// UTMI Clock Register
    /// Offset: 0x001C
    volatile uint32_t CKGR_UCKR;

    /// Main Oscillator Register
    /// Offset: 0x0020
    volatile uint32_t CKGR_MOR;

    /// Main Clock Frequency Register
    /// Offset: 0x0024
    volatile uint32_t CKGR_MCFR;

    /// PLLA Register
    /// Offset: 0x0028
    volatile uint32_t CKGR_PLLAR;
    uint8_t RESERVED_002C[4]; ///< Reserved

    /// Master Clock Register
    /// Offset: 0x0030
    volatile uint32_t MCKR;
    uint8_t RESERVED_0034[4]; ///< Reserved

    /// USB Clock Register
    /// Offset: 0x0038
    volatile uint32_t USB;
    uint8_t RESERVED_003C[4]; ///< Reserved

    /// Programmable Clock Register
    /// Offset: 0x0040
    volatile uint32_t PCK[8][8];

    /// Interrupt Enable Register
    /// Offset: 0x0060
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0064
    /// Access: write-only
    volatile uint32_t IDR;

    /// Status Register
    /// Offset: 0x0068
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Mask Register
    /// Offset: 0x006C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Fast Startup Mode Register
    /// Offset: 0x0070
    volatile uint32_t FSMR;

    /// Fast Startup Polarity Register
    /// Offset: 0x0074
    volatile uint32_t FSPR;

    /// Fault Output Clear Register
    /// Offset: 0x0078
    /// Access: write-only
    volatile uint32_t FOCR;
    uint8_t RESERVED_007C[104]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
    uint8_t RESERVED_00EC[20]; ///< Reserved

    /// Peripheral Clock Enable Register 1
    /// Offset: 0x0100
    /// Access: write-only
    volatile uint32_t PCER1;

    /// Peripheral Clock Disable Register 1
    /// Offset: 0x0104
    /// Access: write-only
    volatile uint32_t PCDR1;

    /// Peripheral Clock Status Register 1
    /// Offset: 0x0108
    /// Access: read-only
    volatile uint32_t PCSR1;

    /// Peripheral Control Register
    /// Offset: 0x010C
    volatile uint32_t PCR;

    /// Oscillator Calibration Register
    /// Offset: 0x0110
    volatile uint32_t OCR;

    /// SleepWalking Enable Register 0
    /// Offset: 0x0114
    /// Access: write-only
    volatile uint32_t SLPWK_ER0;

    /// SleepWalking Disable Register 0
    /// Offset: 0x0118
    /// Access: write-only
    volatile uint32_t SLPWK_DR0;

    /// SleepWalking Status Register 0
    /// Offset: 0x011C
    /// Access: read-only
    volatile uint32_t SLPWK_SR0;

    /// SleepWalking Activity Status Register 0
    /// Offset: 0x0120
    /// Access: read-only
    volatile uint32_t SLPWK_ASR0;
    uint8_t RESERVED_0124[12]; ///< Reserved

    /// PLL Maximum Multiplier Value Register
    /// Offset: 0x0130
    volatile uint32_t PMMR;

    /// SleepWalking Enable Register 1
    /// Offset: 0x0134
    /// Access: write-only
    volatile uint32_t SLPWK_ER1;

    /// SleepWalking Disable Register 1
    /// Offset: 0x0138
    /// Access: write-only
    volatile uint32_t SLPWK_DR1;

    /// SleepWalking Status Register 1
    /// Offset: 0x013C
    /// Access: read-only
    volatile uint32_t SLPWK_SR1;

    /// SleepWalking Activity Status Register 1
    /// Offset: 0x0140
    /// Access: read-only
    volatile uint32_t SLPWK_ASR1;

    /// SleepWalking Activity In Progress Register
    /// Offset: 0x0144
    /// Access: read-only
    volatile uint32_t SLPWK_AIPR;
};

static_assert(sizeof(PMC_Registers) >= 328, "PMC_Registers size mismatch");

/// PMC peripheral instance
inline PMC_Registers* PMC() {
    return reinterpret_cast<PMC_Registers*>(0x400E0600);
}

}  // namespace alloy::hal::atmel::samv71::atsamv71j19b::pmc
