// Seed: 2170800501
module module_0 (
    output tri id_0,
    output wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6,
    input wire id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10
);
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input wire id_7,
    input wand id_8,
    input tri0 id_9,
    output wand id_10,
    output tri0 id_11,
    output uwire id_12,
    input tri id_13,
    output tri id_14,
    input uwire id_15,
    input tri0 id_16,
    input tri1 id_17,
    input wire id_18,
    output wand id_19,
    output tri id_20,
    input tri id_21,
    input wire id_22,
    output uwire id_23,
    input wor id_24,
    input wor id_25,
    input tri id_26,
    output uwire id_27
    , id_34,
    output tri0 id_28,
    output wor id_29
    , id_35,
    output tri1 id_30,
    output supply1 id_31,
    output uwire id_32
);
  assign id_30 = 1;
  module_0(
      id_19, id_27, id_5, id_32, id_18, id_24, id_10, id_4, id_4, id_9, id_19
  );
  assign id_12 = 1'd0;
  always @(id_4 or posedge id_4) begin
    #1;
    $display;
  end
  wor id_36 = 1;
endmodule
