Source Block: verilog-ethernet/example/ADM_PCIE_9V3/fpga_10g/rtl/fpga.v@349:359@HdlIdDef
    end else begin
        gt_userclk_tx_active <= 1'b1;
    end
end

genvar n;

generate

for (n = 0; n < 8; n = n + 1) begin


Diff Content:
- 354 genvar n;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/example/ExaNIC_X10/fpga/rtl/fpga.v@258:268
    end else begin
        gt_userclk_tx_active <= 1'b1;
    end
end

genvar n;

generate

for (n = 0 ; n < 2; n = n + 1) begin


