Which type of architecture is most likely to have an instruction "decryptAESMsg" that takes in 2 registers as inputs, holding the decryption key and encrypted data to decrypt?