
---------- Begin Simulation Statistics ----------
final_tick                               264829670000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105710                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684712                       # Number of bytes of host memory used
host_op_rate                                   194691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   945.99                       # Real time elapsed on the host
host_tick_rate                              279950391                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.264830                       # Number of seconds simulated
sim_ticks                                264829670000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955734                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560995                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565672                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562130                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 31                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             216                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570380                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2734                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.648297                       # CPI: cycles per instruction
system.cpu.discardedOps                          4282                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44895297                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086476                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169177                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        48692673                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.377601                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        264829670                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       216136997                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       165572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        331448                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       183222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           69                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       366508                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             69                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                183                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       164025                       # Transaction distribution
system.membus.trans_dist::CleanEvict              132                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164528                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164528                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           183                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       493579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 493579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673251328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673251328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            165897                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  165897    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              165897                       # Request fanout histogram
system.membus.respLayer1.occupancy        21339098250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21327631000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       340816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6444                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           170684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          170684                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           220                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12382                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          628                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       549166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                549794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       835584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    736987136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              737822720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          164226                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335923200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           347512                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000377                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.019412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 347381     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    131      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             347512                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11693164000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11899291998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14300000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  105                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18468                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18573                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 105                       # number of overall hits
system.l2.overall_hits::.cpu.data               18468                       # number of overall hits
system.l2.overall_hits::total                   18573                       # number of overall hits
system.l2.demand_misses::.cpu.inst                115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             164598                       # number of demand (read+write) misses
system.l2.demand_misses::total                 164713                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               115                       # number of overall misses
system.l2.overall_misses::.cpu.data            164598                       # number of overall misses
system.l2.overall_misses::total                164713                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  48524056000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      48562275000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38219000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  48524056000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     48562275000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           183066                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               183286                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          183066                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              183286                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.522727                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.899118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898667                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.522727                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.899118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898667                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 332339.130435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 294803.436251                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 294829.643076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 332339.130435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 294803.436251                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 294829.643076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              164025                       # number of writebacks
system.l2.writebacks::total                    164025                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        164596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            164711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       164596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           164711                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35919000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  45231636000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45267555000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35919000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  45231636000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45267555000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.899107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.898656                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.899107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.898656                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 312339.130435                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 274803.980656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 274830.187419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 312339.130435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 274803.980656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 274830.187419                       # average overall mshr miss latency
system.l2.replacements                         164226                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       176791                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           176791                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       176791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       176791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          167                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              167                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          167                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          167                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              6156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6156                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          164528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164528                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  48497683000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   48497683000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        170684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            170684                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.963933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.963933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 294768.568268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 294768.568268                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       164528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164528                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  45207123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45207123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.963933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.963933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 274768.568268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 274768.568268                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                105                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              115                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38219000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.522727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.522727                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 332339.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 332339.130435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          115                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35919000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.522727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.522727                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 312339.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 312339.130435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           70                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              70                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     26373000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     26373000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12382                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.005653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 376757.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 376757.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           68                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           68                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.005492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.005492                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 360485.294118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 360485.294118                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   503.096881                       # Cycle average of tags in use
system.l2.tags.total_refs                      366444                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    164738                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.224405                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    272000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.070382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.339286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       500.687212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977905                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982611                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3096306                       # Number of tag accesses
system.l2.tags.data_accesses                  3096306                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         235520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      337092608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          337328128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       235520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        235520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335923200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335923200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          164596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              164711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       164025                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164025                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            889326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1272865718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1273755044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       889326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           889326                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1268450019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1268450019                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1268450019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           889326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1272865718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2542205063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5248800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5267072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000237922750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       164003                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       164003                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5655759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5095925                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      164711                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     164025                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5270752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5248800                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            329280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      32.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 581108691250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26353760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            679935291250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                    110251.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               129001.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                      1186                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1394                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4940215                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4875624                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5270752                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5248800                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                 164711                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 163927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 163928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 163932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 163944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 163945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 163945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 163947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 163950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 163951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 163951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 163961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 163966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 163971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 163973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 164024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     52                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       703698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    956.731962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   855.284741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.113764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        42048      5.98%      5.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1651      0.23%      6.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1129      0.16%      6.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1054      0.15%      6.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1502      0.21%      6.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          729      0.10%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1365      0.19%      7.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        41578      5.91%     12.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       612642     87.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       703698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       164003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.138144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.840230                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        163999    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        164003                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       164003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      32.004201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     32.000928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.664332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19            23      0.01%      0.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             8      0.00%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35        163934     99.96%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             5      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::196-199            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        164003                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              337328128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335922240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               337328128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335923200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1273.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1268.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1273.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1268.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  264828807000                       # Total gap between requests
system.mem_ctrls.avgGap                     805597.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       235520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    337092608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    335922240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 889326.335678324802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1272865717.802691698074                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1268446394.242759704590                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5267072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5248800                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    524914750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 679410376500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4594813016000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst    142639.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    128992.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    875402.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2511266520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1334769810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18813043200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13695275520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20905135680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      47721861480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      61507762560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       166489114770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.664888                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 157351411250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8843120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  98635138750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2513137200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1335764100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18820126080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13703382180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20905135680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      47783210010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      61456100640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       166516855890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.769639                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 157210614000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8843120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  98775936000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31688721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31688721                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31688721                       # number of overall hits
system.cpu.icache.overall_hits::total        31688721                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          220                       # number of overall misses
system.cpu.icache.overall_misses::total           220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47409000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47409000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47409000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47409000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31688941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31688941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31688941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31688941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 215495.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 215495.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 215495.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 215495.454545                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          188                       # number of writebacks
system.cpu.icache.writebacks::total               188                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46969000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46969000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46969000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 213495.454545                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 213495.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 213495.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 213495.454545                       # average overall mshr miss latency
system.cpu.icache.replacements                    188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31688721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31688721                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47409000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31688941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31688941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 215495.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 215495.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46969000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 213495.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 213495.454545                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.998613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31688941                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          144040.640909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            293000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.998613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63378102                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63378102                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     86033035                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         86033035                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     86033102                       # number of overall hits
system.cpu.dcache.overall_hits::total        86033102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       347568                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         347568                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       347572                       # number of overall misses
system.cpu.dcache.overall_misses::total        347572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 110108793000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 110108793000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 110108793000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 110108793000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380603                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380603                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004024                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 316797.843875                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 316797.843875                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 316794.198037                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 316794.198037                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176791                       # number of writebacks
system.cpu.dcache.writebacks::total            176791                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164504                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164504                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164504                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       183064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       183064                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       183066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       183066                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  50087999000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50087999000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  50089050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  50089050000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002119                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002119                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 273609.224096                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 273609.224096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 273611.976009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 273611.976009                       # average overall mshr miss latency
system.cpu.dcache.replacements                 183034                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2031633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2031633                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12393                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    977118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    977118000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006063                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78844.347616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78844.347616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12380                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    947663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    947663000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76547.899838                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76547.899838                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     84001402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       84001402                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       335175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       335175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 109131675000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 109131675000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336577                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003974                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 325596.106512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 325596.106512                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       164491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       164491                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       170684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       170684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  49140336000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  49140336000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 287902.416161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 287902.416161                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            67                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.056338                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1051000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1051000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.028169                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       525500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       525500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            31.996213                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            86216236                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            183066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            470.957119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            807000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    31.996213                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999882                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         172944550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        172944550                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 264829670000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
