
*** Running vivado
    with args -log synchronous_counter.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source synchronous_counter.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source synchronous_counter.tcl -notrace
Command: synth_design -top synchronous_counter -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11544 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 415.594 ; gain = 97.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'synchronous_counter' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/synchronous_counter.vhd:18]
INFO: [Synth 8-3491] module 't_trigger' declared at 'D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:4' bound to instance 'Q_A' of component 't_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/synchronous_counter.vhd:40]
INFO: [Synth 8-638] synthesizing module 't_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:11]
INFO: [Synth 8-3491] module 'd_trigger' declared at 'D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/d_trigger.vhd:4' bound to instance 'D' of component 'd_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:27]
INFO: [Synth 8-638] synthesizing module 'd_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/d_trigger.vhd:11]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register state_reg in module d_trigger. This is not a recommended register style for Xilinx devices  [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/d_trigger.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'd_trigger' (1#1) [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/d_trigger.vhd:11]
INFO: [Synth 8-256] done synthesizing module 't_trigger' (2#1) [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:11]
INFO: [Synth 8-3491] module 't_trigger' declared at 'D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:4' bound to instance 'Q_B' of component 't_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/synchronous_counter.vhd:60]
INFO: [Synth 8-3491] module 't_trigger' declared at 'D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:4' bound to instance 'Q_C' of component 't_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/synchronous_counter.vhd:82]
INFO: [Synth 8-3491] module 't_trigger' declared at 'D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/t_trigger.vhd:4' bound to instance 'Q_D' of component 't_trigger' [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/synchronous_counter.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'synchronous_counter' (3#1) [D:/univer/7sem/APCU/labs/lab2/lab2.srcs/sources_1/new/synchronous_counter.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 470.824 ; gain = 153.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 470.824 ; gain = 153.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 470.824 ; gain = 153.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 470.824 ; gain = 153.066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module d_trigger 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     8|
|2     |LUT3 |    12|
|3     |LUT4 |     1|
|4     |LUT5 |     1|
|5     |LUT6 |     3|
|6     |FDCE |     4|
|7     |FDPE |     4|
|8     |LDC  |     4|
|9     |IBUF |     8|
|10    |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    51|
|2     |  Q_A    |t_trigger   |    14|
|3     |    D    |d_trigger_5 |    14|
|4     |  Q_B    |t_trigger_0 |     9|
|5     |    D    |d_trigger_4 |     9|
|6     |  Q_C    |t_trigger_1 |     7|
|7     |    D    |d_trigger_3 |     7|
|8     |  Q_D    |t_trigger_2 |     7|
|9     |    D    |d_trigger   |     7|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 781.031 ; gain = 463.273
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 894.566 ; gain = 589.836
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/univer/7sem/APCU/labs/lab2/lab2.runs/synth_1/synchronous_counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file synchronous_counter_utilization_synth.rpt -pb synchronous_counter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.160 . Memory (MB): peak = 894.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 20 14:58:38 2025...
