# End time: 02:08:17 on Feb 23,2024, Elapsed time: 0:04:47
# Errors: 88, Warnings: 19
# vsim -novopt tb_top "+TEST_CASE=store_load_no_depen_test" -l store_load_no_depen_test_2024-02-23_02-08-07.log 
# Start time: 02:08:17 on Feb 23,2024
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.tb_top
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.testbench_sv_unit
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_interface
# Loading sv_std.std
# Loading work.lc4_interface
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_pkg
# Loading mtiUvm.uvm_pkg
# Loading work.lc4_pkg
# Loading work.testbench_sv_unit
# Loading work.tb_top
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_we_gen
# Loading work.lc4_we_gen
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.count
# Loading work.count
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_memory
# Loading work.lc4_memory
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.bram
# Loading work.bram
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.Nbit_reg
# Loading work.Nbit_reg
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.delay_eight_cycles
# Loading work.delay_eight_cycles
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_processor
# Loading work.lc4_processor
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.cla16
# Loading work.cla16
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.gpn
# Loading work.gpn
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.gp4
# Loading work.gp4
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.pipeline_reg
# Loading work.pipeline_reg
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_decoder
# Loading work.lc4_decoder
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_regfile
# Loading work.lc4_regfile
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.N_bit_mux8to1
# Loading work.N_bit_mux8to1
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.dec_3to8
# Loading work.dec_3to8
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_alu
# Loading work.lc4_alu
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_divider
# Loading work.lc4_divider
# Loading mtiUvm.questa_uvm_pkg
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.gp1
# Loading work.gp1
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.partial_adder
# Loading work.partial_adder
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.halfadder
# Loading work.halfadder
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_divider_one_iter
# Loading work.lc4_divider_one_iter
# Refreshing C:/questasim64_10.6c/lc4_pipeline/sim/work.lc4_assertion
# Loading work.lc4_assertion
# ** Warning: (vsim-8637) ../env/lc4_monitor.sv(70): A modport ('MONITOR') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /lc4_pkg File: ../env/lc4_package.sv
# ** Warning: (vsim-3017) ../sim/testbench.sv(137): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/memory File: ../design/include/lc4_memory.v
# ** Warning: (vsim-3722) ../sim/testbench.sv(137): [TFMPC] - Missing connection for port 'i2out'.
# ** Warning: (vsim-3839) ../common/lc4_interface.sv(5): Variable '/tb_top/pif/gwe', driven via a port connection, is multiply driven. See ../sim/testbench.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/pif File: ../common/lc4_interface.sv
# ** Warning: (vsim-3839) ../common/lc4_interface.sv(7): Variable '/tb_top/pif/i_cur_insn', driven via a port connection, is multiply driven. See ../sim/testbench.sv(137).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/pif File: ../common/lc4_interface.sv
# ** Warning: (vsim-3839) ../common/lc4_interface.sv(10): Variable '/tb_top/pif/i_cur_dmem_data', driven via a port connection, is multiply driven. See ../sim/testbench.sv(137).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/pif File: ../common/lc4_interface.sv
# ** Warning: (vsim-3839) ../sim/testbench.sv(251): Variable '/tb_top/pif/gwe', driven via a port connection, is multiply driven. See ../sim/testbench.sv(107).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top File: ../sim/testbench.sv
# ** Warning: (vsim-8637) ../env/lc4_driver.sv(72): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /lc4_pkg::lc4_driver File: ../env/lc4_package.sv
# ** Warning: (vsim-8637) ../env/lc4_driver.sv(70): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /lc4_pkg::lc4_driver File: ../env/lc4_package.sv
# ** Warning: (vsim-8637) ../env/lc4_driver.sv(68): A modport ('DRIVER') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /lc4_pkg::lc4_driver File: ../env/lc4_package.sv
# Loading C:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: srd30  Hostname: SOUMYA  ProcessID: 36184
#           Attempting to use alternate WLF file "./wlftfnedbs".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfnedbs
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Running test case: store_load_no_depen_test
# UVM_INFO @ 0: reporter [RNTST] Running test store_load_no_depen_test...
# ** Info: time 0 STALL SIGNALS: stall_cur_pc = x
#    Time: 0 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 163
# UVM_INFO lc4_test_lib.sv(16) @ 0: uvm_test_top [store_load_no_depen_test] Build Phase Executed
# UVM_INFO ..\env\lc4_env.sv(19) @ 0: uvm_test_top.lc4 [lc4_env] Build Phase Executed
# UVM_INFO ..\env\lc4_agent.sv(15) @ 0: uvm_test_top.lc4.agent [lc4_agent] Build Phase Executed
# UVM_INFO ..\env\lc4_driver.sv(34) @ 0: uvm_test_top.lc4.agent.driver [lc4_driver] Build Phase Executed
# UVM_INFO ..\env\lc4_monitor.sv(39) @ 0: uvm_test_top.lc4.agent.monitor [lc4_monitor] Build Phase Executed
# UVM_INFO ..\env\lc4_scoreboard.sv(32) @ 0: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Build Phase Executed
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                       Type                      Size  Value
# ----------------------------------------------------------------
# uvm_test_top               store_load_no_depen_test  -     @476 
#   lc4                      lc4_env                   -     @483 
#     agent                  lc4_agent                 -     @491 
#       driver               lc4_driver                -     @544 
#         rsp_port           uvm_analysis_port         -     @559 
#         seq_item_port      uvm_seq_item_pull_port    -     @551 
#       monitor              lc4_monitor               -     @567 
#         item_collect_port  uvm_analysis_port         -     @574 
#       sequencer            lc4_sequencer             -     @582 
#         rsp_export         uvm_analysis_export       -     @589 
#         seq_item_export    uvm_seq_item_pull_imp     -     @683 
#         arbitration_queue  array                     0     -    
#         lock_queue         array                     0     -    
#         num_last_reqs      integral                  32    'd1  
#         num_last_rsps      integral                  32    'd1  
#     cov                    lc4_cov                   -     @528 
#       analysis_imp         uvm_analysis_imp          -     @535 
#     insn_check             insn_validator            -     @513 
#       analysis_imp_b       uvm_analysis_imp_port_b   -     @520 
#     scoreboard             lc4_scoreboard            -     @498 
#       analysis_imp_a       uvm_analysis_imp_port_a   -     @505 
# ----------------------------------------------------------------
# 
# UVM_INFO lc4_test_lib.sv(27) @ 0: uvm_test_top [store_load_no_depen_test] Run Phase Executed
# UVM_INFO ..\env\lc4_env.sv(33) @ 0: uvm_test_top.lc4 [lc4_env] Run Phase Executed
# UVM_INFO ..\env\lc4_agent.sv(24) @ 0: uvm_test_top.lc4.agent [lc4_agent] Run Phase Executed
# UVM_INFO ..\env\lc4_monitor.sv(52) @ 0: uvm_test_top.lc4.agent.monitor [lc4_monitor] Run Phase Executed
# UVM_INFO ..\env\lc4_driver.sv(51) @ 0: uvm_test_top.lc4.agent.driver [lc4_driver] Run Phase Executed
# UVM_INFO ..\env\lc4_seqs.sv(34) @ 0: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] raise objection
# UVM_INFO ..\env\lc4_seqs.sv(636) @ 0: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] Executing load_store_seq sequence
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 20000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 20000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @738                                                    
#   i_cur_insn                   integral  16    'h708d                                                  
#   data                         integral  16    'h5d9e                                                  
#   begin_time                   time      64    20000                                                   
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 25000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: time 36000 STALL SIGNALS: stall_cur_pc = x
#    Time: 36001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 165
# UVM_INFO ..\env\insn_validator.sv(27) @ 45000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R5, R0,  13
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 45000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 45000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @710  
#   i_cur_insn         integral  16    'h708d
#   data               integral  16    'h5d9e
#   o_cur_pc           integral  16    'h8200
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h2   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h0   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h2   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h0   
#   test_ex_insn       integral  16    'h0   
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 45000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# 
# TEST_PREV: test_cur_pc=0 test_cur_pc_prev=x test_stall=2 test_stall_prev=x
# 
# ASSERTION_SIGNALS: time=50000 i_cur_insn=9010, i_cur_dmem_data=5d9e, o_cur_pc=8200, test_cur_pc=0, test_cur_insn=0
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 50 ns Started: 50 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 50 ns Started: 50 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 55000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 55000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @747                                                    
#   i_cur_insn                   integral  16    'h70a5                                                  
#   data                         integral  16    'h46ab                                                  
#   begin_time                   time      64    55000                                                   
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 60 ns Started: 60 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 60 ns Started: 60 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 60 ns Started: 50 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# UVM_INFO ..\env\lc4_driver.sv(74) @ 65000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 70 ns Started: 70 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 70 ns Started: 70 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 70 ns Started: 60 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 76 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=70a5 test_dec_insn_prev=x
#    Time: 76 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=0 test_ex_insn_prev=x
#    Time: 76 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=0 test_mem_insn_prev=x
#    Time: 76 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=x
#    Time: 76 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=0 test_dec_insn_prev=70a5
#    Time: 80 ns Started: 80 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 80 ns Started: 80 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 80 ns Started: 80 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 80 ns Started: 70 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Info: 
# 
# MEM_STAGE_ASSERT Passed! test_mem_insn=0 test_ex_insn_prev=0
#    Time: 80 ns Started: 80 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 327
# ** Info: 
# 
# WB_STAGE_ASSERT Passed! test_cur_insn=0 test_mem_insn_prev=0
#    Time: 80 ns Started: 80 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 332
# UVM_INFO ..\env\insn_validator.sv(27) @ 85000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R5, R0, -27
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 85000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 85000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @743  
#   i_cur_insn         integral  16    'h70a5
#   data               integral  16    'h46ab
#   o_cur_pc           integral  16    'h8201
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h2   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h0   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h2   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h70a5
#   test_ex_insn       integral  16    'h0   
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 85000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 90 ns Started: 90 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 90 ns Started: 90 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 90 ns Started: 80 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 95000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 95000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @755                                                    
#   i_cur_insn                   integral  16    'h6cc3                                                  
#   data                         integral  16    'h6e17                                                  
#   begin_time                   time      64    95000                                                   
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 100 ns Started: 100 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 100 ns Started: 100 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 100 ns Started: 90 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# UVM_INFO ..\env\lc4_driver.sv(74) @ 105000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 110 ns Started: 110 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 110 ns Started: 110 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 110 ns Started: 100 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6cc3 test_dec_insn_prev=70a5
#    Time: 116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=70a5 test_ex_insn_prev=0
#    Time: 116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=0 test_mem_insn_prev=0
#    Time: 116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=0
#    Time: 116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=70a5 test_dec_insn_prev=6cc3
#    Time: 120 ns Started: 120 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 120 ns Started: 120 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 120 ns Started: 120 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 120 ns Started: 110 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=0 test_ex_insn_prev=70a5
#    Time: 120 ns Started: 120 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Info: 
# 
# WB_STAGE_ASSERT Passed! test_cur_insn=0 test_mem_insn_prev=0
#    Time: 120 ns Started: 120 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 332
# UVM_INFO ..\env\insn_validator.sv(27) @ 125000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R3, R6,   3
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 125000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 125000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @751  
#   i_cur_insn         integral  16    'h6cc3
#   data               integral  16    'h6e17
#   o_cur_pc           integral  16    'h8202
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h2   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h1   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h6cc3
#   test_ex_insn       integral  16    'h70a5
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 125000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 130 ns Started: 130 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 130 ns Started: 130 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 130 ns Started: 120 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 140 ns Started: 140 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 140 ns Started: 140 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 140 ns Started: 130 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 142000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 142000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @763                                                    
#   i_cur_insn                   integral  16    'h7998                                                  
#   data                         integral  16    'hcd6c                                                  
#   begin_time                   time      64    142000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 145000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 150 ns Started: 150 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=0 test_mem_insn=0
#    Time: 150 ns Started: 150 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 150 ns Started: 140 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7998 test_dec_insn_prev=6cc3
#    Time: 156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6cc3 test_ex_insn_prev=70a5
#    Time: 156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=70a5 test_mem_insn_prev=0
#    Time: 156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=0
#    Time: 156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6cc3 test_dec_insn_prev=7998
#    Time: 160 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 160 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70a5
#    Time: 160 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 160 ns Started: 150 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=70a5 test_ex_insn_prev=6cc3
#    Time: 160 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=0 test_mem_insn_prev=70a5
#    Time: 160 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 165000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R0, R4,  24
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 165000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 165000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @759  
#   i_cur_insn         integral  16    'h7998
#   data               integral  16    'hcd6c
#   o_cur_pc           integral  16    'h8203
#   o_dmem_addr        integral  16    'hffe5
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h2   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h1   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7998
#   test_ex_insn       integral  16    'h6cc3
#   test_mem_insn      integral  16    'h70a5
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 165000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Error: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Failed! 
# test_stall=10 test_cur_insn=0 test_ex_insn=6cc3
#    Time: 170 ns Started: 50 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 275
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=10 test_dec_insn=7998 test_ex_insn=6cc3 test_mem_insn=70a5 test_cur_insn=0
#    Time: 170 ns Started: 50 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 170 ns Started: 170 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70a5
#    Time: 170 ns Started: 170 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 170 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 175000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 175000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @771                                                    
#   i_cur_insn                   integral  16    'h7997                                                  
#   data                         integral  16    'h5865                                                  
#   begin_time                   time      64    175000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Error: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Failed! 
# test_stall=10 test_cur_insn=0 test_ex_insn=6cc3
#    Time: 180 ns Started: 60 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 275
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=10 test_dec_insn=7998 test_ex_insn=6cc3 test_mem_insn=70a5 test_cur_insn=0
#    Time: 180 ns Started: 60 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 180 ns Started: 180 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70a5
#    Time: 180 ns Started: 180 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 180 ns Started: 170 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# UVM_INFO ..\env\lc4_driver.sv(74) @ 185000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Error: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Failed! 
# test_stall=10 test_cur_insn=0 test_ex_insn=6cc3
#    Time: 190 ns Started: 70 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 275
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=10 test_dec_insn=7998 test_ex_insn=6cc3 test_mem_insn=70a5 test_cur_insn=0
#    Time: 190 ns Started: 70 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 190 ns Started: 190 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70a5
#    Time: 190 ns Started: 190 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_1: Assertions passed
#    Time: 190 ns Started: 180 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_1 File: lc4_assertion.sv Line: 131
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7998 test_dec_insn_prev=7998
#    Time: 196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=0 test_ex_insn_prev=6cc3
#    Time: 196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6cc3 test_mem_insn_prev=70a5
#    Time: 196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=70a5 test_cur_insn_prev=0
#    Time: 196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=8200 test_cur_pc_prev=0 test_stall=0 test_stall_prev=2
# 
# ASSERTION_SIGNALS: time=200000 i_cur_insn=7997, i_cur_dmem_data=5865, o_cur_pc=8203, test_cur_pc=8200, test_cur_insn=70a5
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=0 test_dec_insn_prev=7998
#    Time: 200 ns Started: 200 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70a5
#    Time: 200 ns Started: 200 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70a5 test_mem_insn=6cc3
#    Time: 200 ns Started: 200 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: test_cur_pc_prop_2: Assertions Passed
#    Time: 200 ns Started: 190 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_CUR_PC_ASSERT_2 File: lc4_assertion.sv Line: 136
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6cc3 test_ex_insn_prev=0
#    Time: 200 ns Started: 200 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=70a5 test_mem_insn_prev=6cc3
#    Time: 200 ns Started: 200 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 205000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R7, R4,  23
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=70a5, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=70a5, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 205000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @767  
#   i_cur_insn         integral  16    'h7997
#   data               integral  16    'h5865
#   o_cur_pc           integral  16    'h8203
#   o_dmem_addr        integral  16    'h3   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8200
#   test_cur_insn      integral  16    'h70a5
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'hffe5
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hffe5
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7998
#   test_ex_insn       integral  16    'h0   
#   test_mem_insn      integral  16    'h6cc3
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70a5
#    Time: 210 ns Started: 210 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70a5 test_mem_insn=6cc3
#    Time: 210 ns Started: 210 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 215000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 215000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @779                                                    
#   i_cur_insn                   integral  16    'h6081                                                  
#   data                         integral  16    'h843d                                                  
#   begin_time                   time      64    215000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70a5
#    Time: 220 ns Started: 220 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70a5 test_mem_insn=6cc3
#    Time: 220 ns Started: 220 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 225000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70a5
#    Time: 230 ns Started: 230 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70a5 test_mem_insn=6cc3
#    Time: 230 ns Started: 230 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 236 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6081 test_dec_insn_prev=7998
#    Time: 236 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7998 test_ex_insn_prev=0
#    Time: 236 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=0 test_mem_insn_prev=6cc3
#    Time: 236 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6cc3 test_cur_insn_prev=70a5
#    Time: 236 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8201 test_cur_pc_prev=8200
#    Time: 236001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8201 test_cur_pc_prev=8200 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=240000 i_cur_insn=6081, i_cur_dmem_data=843d, o_cur_pc=8204, test_cur_pc=8201, test_cur_insn=6cc3
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8201 test_cur_pc_prev=8200
#    Time: 240 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7998 test_dec_insn_prev=6081
#    Time: 240 ns Started: 240 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=110 test_cur_insn=6cc3
#    Time: 240 ns Started: 240 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6cc3 test_mem_insn=0
#    Time: 240 ns Started: 240 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=0 test_ex_insn_prev=7998
#    Time: 240 ns Started: 240 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6cc3 test_mem_insn_prev=0
#    Time: 240 ns Started: 240 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 245000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R2, R0,   1
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 245000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 245000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6cc3, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 245000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6cc3, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 245000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @775  
#   i_cur_insn         integral  16    'h6081
#   data               integral  16    'h843d
#   o_cur_pc           integral  16    'h8204
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8201
#   test_cur_insn      integral  16    'h6cc3
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h6   
#   test_regfile_data  integral  16    'h843d
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h3   
#   test_dmem_data     integral  16    'h843d
#   test_dec_insn      integral  16    'h6081
#   test_ex_insn       integral  16    'h7998
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 245000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=110 test_cur_insn=6cc3
#    Time: 250 ns Started: 250 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6cc3 test_mem_insn=0
#    Time: 250 ns Started: 250 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=110 test_cur_insn=6cc3
#    Time: 260 ns Started: 260 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6cc3 test_mem_insn=0
#    Time: 260 ns Started: 260 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 262000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 262000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @787                                                    
#   i_cur_insn                   integral  16    'h7416                                                  
#   data                         integral  16    'hee2c                                                  
#   begin_time                   time      64    262000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 265000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=110 test_cur_insn=6cc3
#    Time: 270 ns Started: 270 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6cc3 test_mem_insn=0
#    Time: 270 ns Started: 270 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 276 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7416 test_dec_insn_prev=6081
#    Time: 276 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6081 test_ex_insn_prev=7998
#    Time: 276 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7998 test_mem_insn_prev=0
#    Time: 276 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=6cc3
#    Time: 276 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=0 test_cur_pc_prev=8201 test_stall=3 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=280000 i_cur_insn=7416, i_cur_dmem_data=ee2c, o_cur_pc=8205, test_cur_pc=0, test_cur_insn=0
# 
# ** Info: time 280000 STALL SIGNALS: stall_cur_pc = x
#    Time: 280 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 163
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 280 ns Started: 250 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 280 ns Started: 240 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6081 test_dec_insn_prev=7416
#    Time: 280 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6081
#    Time: 280 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7416 test_ex_insn=6081 test_mem_insn=7998 test_cur_insn=0
#    Time: 280 ns Started: 160 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 280 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7998
#    Time: 280 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 280 ns Started: 270 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7998 test_ex_insn_prev=6081
#    Time: 280 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=0 test_mem_insn_prev=7998
#    Time: 280 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 285000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R6, R2,  22
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 285000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 285000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @783  
#   i_cur_insn         integral  16    'h7416
#   data               integral  16    'hee2c
#   o_cur_pc           integral  16    'h8205
#   o_dmem_addr        integral  16    'h8455
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h3   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h1   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7416
#   test_ex_insn       integral  16    'h6081
#   test_mem_insn      integral  16    'h7998
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 285000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 290 ns Started: 260 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6081
#    Time: 290 ns Started: 170 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7416 test_ex_insn=6081 test_mem_insn=7998 test_cur_insn=0
#    Time: 290 ns Started: 170 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 290 ns Started: 290 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7998
#    Time: 290 ns Started: 290 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 290 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 295000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 295000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @795                                                    
#   i_cur_insn                   integral  16    'h743b                                                  
#   data                         integral  16    'h2f45                                                  
#   begin_time                   time      64    295000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 300 ns Started: 270 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6081
#    Time: 300 ns Started: 180 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7416 test_ex_insn=6081 test_mem_insn=7998 test_cur_insn=0
#    Time: 300 ns Started: 180 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 300 ns Started: 300 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7998
#    Time: 300 ns Started: 300 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 300 ns Started: 290 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# UVM_INFO ..\env\lc4_driver.sv(74) @ 305000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6081
#    Time: 310 ns Started: 190 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7416 test_ex_insn=6081 test_mem_insn=7998 test_cur_insn=0
#    Time: 310 ns Started: 190 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 310 ns Started: 310 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7998
#    Time: 310 ns Started: 310 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 310 ns Started: 300 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 316 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7416 test_dec_insn_prev=7416
#    Time: 316 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=0 test_ex_insn_prev=6081
#    Time: 316 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6081 test_mem_insn_prev=7998
#    Time: 316 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7998 test_cur_insn_prev=0
#    Time: 316 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: time 316000 STALL SIGNALS: stall_cur_pc = 8201
#    Time: 316001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 165
# 
# TEST_PREV: test_cur_pc=8202 test_cur_pc_prev=0 test_stall=0 test_stall_prev=3
# 
# ASSERTION_SIGNALS: time=320000 i_cur_insn=743b, i_cur_dmem_data=2f45, o_cur_pc=8205, test_cur_pc=8202, test_cur_insn=7998
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=0 test_dec_insn_prev=7416
#    Time: 320 ns Started: 320 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=7998
#    Time: 320 ns Started: 320 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7998 test_mem_insn=6081
#    Time: 320 ns Started: 320 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# CUR_PC_AFTER_STALL_ASSERT: Assertion Passed! 
# test_stall=0 test_cur_pc=8202 stall_cur_pc=8201 test_cur_pc_prev=8202
#    Time: 320 ns Started: 320 ns  Scope: tb_top.dut.lc4_assertion_i.CUR_PC_AFTER_STALL_ASSERT File: lc4_assertion.sv Line: 195
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6081 test_ex_insn_prev=0
#    Time: 320 ns Started: 320 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7998 test_mem_insn_prev=6081
#    Time: 320 ns Started: 320 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 325000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R3, R2,  -5
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 325000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 325000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7998, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 325000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7998, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 325000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @791  
#   i_cur_insn         integral  16    'h743b
#   data               integral  16    'h2f45
#   o_cur_pc           integral  16    'h8205
#   o_dmem_addr        integral  16    'h1   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8202
#   test_cur_insn      integral  16    'h7998
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h4   
#   test_regfile_data  integral  16    'h8455
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'h8455
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7416
#   test_ex_insn       integral  16    'h0   
#   test_mem_insn      integral  16    'h6081
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 325000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=7998
#    Time: 330 ns Started: 330 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7998 test_mem_insn=6081
#    Time: 330 ns Started: 330 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 335000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 335000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @803                                                    
#   i_cur_insn                   integral  16    'h6a30                                                  
#   data                         integral  16    'h807f                                                  
#   begin_time                   time      64    335000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=7998
#    Time: 340 ns Started: 340 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7998 test_mem_insn=6081
#    Time: 340 ns Started: 340 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 345000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=7998
#    Time: 350 ns Started: 350 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7998 test_mem_insn=6081
#    Time: 350 ns Started: 350 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 356 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6a30 test_dec_insn_prev=7416
#    Time: 356 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7416 test_ex_insn_prev=0
#    Time: 356 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=0 test_mem_insn_prev=6081
#    Time: 356 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6081 test_cur_insn_prev=7998
#    Time: 356 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8203 test_cur_pc_prev=8202
#    Time: 356001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8203 test_cur_pc_prev=8202 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=360000 i_cur_insn=6a30, i_cur_dmem_data=807f, o_cur_pc=8206, test_cur_pc=8203, test_cur_insn=6081
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8203 test_cur_pc_prev=8202
#    Time: 360 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7416 test_dec_insn_prev=6a30
#    Time: 360 ns Started: 360 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=6081
#    Time: 360 ns Started: 360 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6081 test_mem_insn=0
#    Time: 360 ns Started: 360 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=0 test_ex_insn_prev=7416
#    Time: 360 ns Started: 360 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6081 test_mem_insn_prev=0
#    Time: 360 ns Started: 360 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 365000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R0, R5, -16
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 365000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 365000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6081, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 365000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6081, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 365000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @799  
#   i_cur_insn         integral  16    'h6a30
#   data               integral  16    'h807f
#   o_cur_pc           integral  16    'h8206
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8203
#   test_cur_insn      integral  16    'h6081
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h807f
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h1   
#   test_dmem_data     integral  16    'h807f
#   test_dec_insn      integral  16    'h6a30
#   test_ex_insn       integral  16    'h7416
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 365000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=6081
#    Time: 370 ns Started: 370 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6081 test_mem_insn=0
#    Time: 370 ns Started: 370 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=6081
#    Time: 380 ns Started: 380 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6081 test_mem_insn=0
#    Time: 380 ns Started: 380 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 382000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 382000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @811                                                    
#   i_cur_insn                   integral  16    'h7b91                                                  
#   data                         integral  16    'h53ec                                                  
#   begin_time                   time      64    382000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 385000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=6081
#    Time: 390 ns Started: 390 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6081 test_mem_insn=0
#    Time: 390 ns Started: 390 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 396 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7b91 test_dec_insn_prev=6a30
#    Time: 396 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6a30 test_ex_insn_prev=7416
#    Time: 396 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7416 test_mem_insn_prev=0
#    Time: 396 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=6081
#    Time: 396 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=0 test_cur_pc_prev=8203 test_stall=3 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=400000 i_cur_insn=7b91, i_cur_dmem_data=53ec, o_cur_pc=8207, test_cur_pc=0, test_cur_insn=0
# 
# ** Info: time 400000 STALL SIGNALS: stall_cur_pc = 8201
#    Time: 400 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 163
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 400 ns Started: 370 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 400 ns Started: 360 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6a30 test_dec_insn_prev=7b91
#    Time: 400 ns Started: 400 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6a30
#    Time: 400 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7b91 test_ex_insn=6a30 test_mem_insn=7416 test_cur_insn=0
#    Time: 400 ns Started: 280 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 400 ns Started: 400 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7416
#    Time: 400 ns Started: 400 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 400 ns Started: 390 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7416 test_ex_insn_prev=6a30
#    Time: 400 ns Started: 400 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=0 test_mem_insn_prev=7416
#    Time: 400 ns Started: 400 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 405000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R1, R5,  17
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 405000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 405000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @807  
#   i_cur_insn         integral  16    'h7b91
#   data               integral  16    'h53ec
#   o_cur_pc           integral  16    'h8207
#   o_dmem_addr        integral  16    'h8095
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h3   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h1   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7b91
#   test_ex_insn       integral  16    'h6a30
#   test_mem_insn      integral  16    'h7416
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 405000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 410 ns Started: 380 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6a30
#    Time: 410 ns Started: 290 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7b91 test_ex_insn=6a30 test_mem_insn=7416 test_cur_insn=0
#    Time: 410 ns Started: 290 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 410 ns Started: 410 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7416
#    Time: 410 ns Started: 410 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 410 ns Started: 400 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 415000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 415000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @819                                                    
#   i_cur_insn                   integral  16    'h7b96                                                  
#   data                         integral  16    'hac46                                                  
#   begin_time                   time      64    415000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 420 ns Started: 390 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6a30
#    Time: 420 ns Started: 300 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7b91 test_ex_insn=6a30 test_mem_insn=7416 test_cur_insn=0
#    Time: 420 ns Started: 300 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 420 ns Started: 420 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7416
#    Time: 420 ns Started: 420 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 420 ns Started: 410 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# UVM_INFO ..\env\lc4_driver.sv(74) @ 425000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6a30
#    Time: 430 ns Started: 310 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7b91 test_ex_insn=6a30 test_mem_insn=7416 test_cur_insn=0
#    Time: 430 ns Started: 310 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 430 ns Started: 430 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7416
#    Time: 430 ns Started: 430 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 430 ns Started: 420 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 436 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7b96 test_dec_insn_prev=7b91
#    Time: 436 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7b91 test_ex_insn_prev=6a30
#    Time: 436 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6a30 test_mem_insn_prev=7416
#    Time: 436 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7416 test_cur_insn_prev=0
#    Time: 436 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: time 436000 STALL SIGNALS: stall_cur_pc = 8203
#    Time: 436001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 165
# 
# TEST_PREV: test_cur_pc=8204 test_cur_pc_prev=0 test_stall=0 test_stall_prev=3
# 
# ASSERTION_SIGNALS: time=440000 i_cur_insn=7b96, i_cur_dmem_data=ac46, o_cur_pc=8208, test_cur_pc=8204, test_cur_insn=7416
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7b91 test_dec_insn_prev=7b96
#    Time: 440 ns Started: 440 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7416
#    Time: 440 ns Started: 440 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7416 test_mem_insn=6a30
#    Time: 440 ns Started: 440 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# CUR_PC_AFTER_STALL_ASSERT: Assertion Passed! 
# test_stall=0 test_cur_pc=8204 stall_cur_pc=8203 test_cur_pc_prev=8204
#    Time: 440 ns Started: 440 ns  Scope: tb_top.dut.lc4_assertion_i.CUR_PC_AFTER_STALL_ASSERT File: lc4_assertion.sv Line: 195
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6a30 test_ex_insn_prev=7b91
#    Time: 440 ns Started: 440 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7416 test_mem_insn_prev=6a30
#    Time: 440 ns Started: 440 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 445000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R6, R5,  22
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 445000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 445000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7416, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 445000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7416, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 445000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @815  
#   i_cur_insn         integral  16    'h7b96
#   data               integral  16    'hac46
#   o_cur_pc           integral  16    'h8208
#   o_dmem_addr        integral  16    'h806f
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8204
#   test_cur_insn      integral  16    'h7416
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h2   
#   test_regfile_data  integral  16    'h8095
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'h8095
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7b96
#   test_ex_insn       integral  16    'h7b91
#   test_mem_insn      integral  16    'h6a30
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 445000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7416
#    Time: 450 ns Started: 450 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7416 test_mem_insn=6a30
#    Time: 450 ns Started: 450 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 455000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 455000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @827                                                    
#   i_cur_insn                   integral  16    'h66e4                                                  
#   data                         integral  16    'h1f29                                                  
#   begin_time                   time      64    455000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7416
#    Time: 460 ns Started: 460 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7416 test_mem_insn=6a30
#    Time: 460 ns Started: 460 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 465000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7416
#    Time: 470 ns Started: 470 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7416 test_mem_insn=6a30
#    Time: 470 ns Started: 470 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 476 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=66e4 test_dec_insn_prev=7b96
#    Time: 476 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7b96 test_ex_insn_prev=7b91
#    Time: 476 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7b91 test_mem_insn_prev=6a30
#    Time: 476 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6a30 test_cur_insn_prev=7416
#    Time: 476 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8205 test_cur_pc_prev=8204
#    Time: 476001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8205 test_cur_pc_prev=8204 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=480000 i_cur_insn=66e4, i_cur_dmem_data=1f29, o_cur_pc=8209, test_cur_pc=8205, test_cur_insn=6a30
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8205 test_cur_pc_prev=8204
#    Time: 480 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7b96 test_dec_insn_prev=66e4
#    Time: 480 ns Started: 480 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6a30
#    Time: 480 ns Started: 480 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6a30 test_mem_insn=7b91
#    Time: 480 ns Started: 480 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7b91 test_ex_insn_prev=7b96
#    Time: 480 ns Started: 480 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6a30 test_mem_insn_prev=7b91
#    Time: 480 ns Started: 480 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 485000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R3, R3, -28
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 485000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 485000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6a30, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 485000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6a30, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 485000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @823  
#   i_cur_insn         integral  16    'h66e4
#   data               integral  16    'h1f29
#   o_cur_pc           integral  16    'h8209
#   o_dmem_addr        integral  16    'h844e
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h1f29
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8205
#   test_cur_insn      integral  16    'h6a30
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h5   
#   test_regfile_data  integral  16    'h1f29
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h806f
#   test_dmem_data     integral  16    'h1f29
#   test_dec_insn      integral  16    'h66e4
#   test_ex_insn       integral  16    'h7b96
#   test_mem_insn      integral  16    'h7b91
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 485000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6a30
#    Time: 490 ns Started: 490 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6a30 test_mem_insn=7b91
#    Time: 490 ns Started: 490 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6a30
#    Time: 500 ns Started: 500 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6a30 test_mem_insn=7b91
#    Time: 500 ns Started: 500 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 502000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 502000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @835                                                    
#   i_cur_insn                   integral  16    'h7e4d                                                  
#   data                         integral  16    'h825d                                                  
#   begin_time                   time      64    502000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 505000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 510 ns Started: 480 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6a30
#    Time: 510 ns Started: 510 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6a30 test_mem_insn=7b91
#    Time: 510 ns Started: 510 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 516 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7e4d test_dec_insn_prev=66e4
#    Time: 516 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=66e4 test_ex_insn_prev=7b96
#    Time: 516 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7b96 test_mem_insn_prev=7b91
#    Time: 516 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7b91 test_cur_insn_prev=6a30
#    Time: 516 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=8206 test_cur_pc_prev=8205 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=520000 i_cur_insn=7e4d, i_cur_dmem_data=825d, o_cur_pc=820a, test_cur_pc=8206, test_cur_insn=7b91
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 520 ns Started: 490 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=66e4 test_dec_insn_prev=7e4d
#    Time: 520 ns Started: 520 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b91
#    Time: 520 ns Started: 520 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7b91 test_mem_insn=7b96
#    Time: 520 ns Started: 520 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7b96 test_ex_insn_prev=66e4
#    Time: 520 ns Started: 520 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7b91 test_mem_insn_prev=7b96
#    Time: 520 ns Started: 520 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 525000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R5, R7,  13
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 525000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 525000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7b91, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 525000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7b91, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 525000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @831  
#   i_cur_insn         integral  16    'h7e4d
#   data               integral  16    'h825d
#   o_cur_pc           integral  16    'h820a
#   o_dmem_addr        integral  16    'h8453
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h1f29
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8206
#   test_cur_insn      integral  16    'h7b91
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h5   
#   test_regfile_data  integral  16    'h844e
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'h844e
#   test_dmem_data     integral  16    'h1f29
#   test_dec_insn      integral  16    'h7e4d
#   test_ex_insn       integral  16    'h66e4
#   test_mem_insn      integral  16    'h7b96
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 525000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 530 ns Started: 500 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b91
#    Time: 530 ns Started: 530 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7b91 test_mem_insn=7b96
#    Time: 530 ns Started: 530 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 535000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 535000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @843                                                    
#   i_cur_insn                   integral  16    'h7e5f                                                  
#   data                         integral  16    'h2ef                                                   
#   begin_time                   time      64    535000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 540 ns Started: 510 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b91
#    Time: 540 ns Started: 540 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7b91 test_mem_insn=7b96
#    Time: 540 ns Started: 540 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 545000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b91
#    Time: 550 ns Started: 550 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7b91 test_mem_insn=7b96
#    Time: 550 ns Started: 550 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 556 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7e5f test_dec_insn_prev=7e4d
#    Time: 556 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7e4d test_ex_insn_prev=66e4
#    Time: 556 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=66e4 test_mem_insn_prev=7b96
#    Time: 556 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7b96 test_cur_insn_prev=7b91
#    Time: 556 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8207 test_cur_pc_prev=8206
#    Time: 556001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8207 test_cur_pc_prev=8206 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=560000 i_cur_insn=7e5f, i_cur_dmem_data=2ef, o_cur_pc=820b, test_cur_pc=8207, test_cur_insn=7b96
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8207 test_cur_pc_prev=8206
#    Time: 560 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7e4d test_dec_insn_prev=7e5f
#    Time: 560 ns Started: 560 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b96
#    Time: 560 ns Started: 560 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7b96 test_mem_insn=66e4
#    Time: 560 ns Started: 560 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=66e4 test_ex_insn_prev=7e4d
#    Time: 560 ns Started: 560 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7b96 test_mem_insn_prev=66e4
#    Time: 560 ns Started: 560 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 565000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R7, R7,  31
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 565000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 565000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7b96, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 565000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7b96, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 565000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @839  
#   i_cur_insn         integral  16    'h7e5f
#   data               integral  16    'h2ef 
#   o_cur_pc           integral  16    'h820b
#   o_dmem_addr        integral  16    'hffe4
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8207
#   test_cur_insn      integral  16    'h7b96
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h5   
#   test_regfile_data  integral  16    'h8453
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'h8453
#   test_dmem_data     integral  16    'h1f29
#   test_dec_insn      integral  16    'h7e5f
#   test_ex_insn       integral  16    'h7e4d
#   test_mem_insn      integral  16    'h66e4
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 565000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b96
#    Time: 570 ns Started: 570 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7b96 test_mem_insn=66e4
#    Time: 570 ns Started: 570 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 575000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 575000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @851                                                    
#   i_cur_insn                   integral  16    'h6b80                                                  
#   data                         integral  16    'he7ae                                                  
#   begin_time                   time      64    575000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b96
#    Time: 580 ns Started: 580 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7b96 test_mem_insn=66e4
#    Time: 580 ns Started: 580 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 585000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=7b96
#    Time: 590 ns Started: 590 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7b96 test_mem_insn=66e4
#    Time: 590 ns Started: 590 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 596 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6b80 test_dec_insn_prev=7e5f
#    Time: 596 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7e5f test_ex_insn_prev=7e4d
#    Time: 596 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7e4d test_mem_insn_prev=66e4
#    Time: 596 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=66e4 test_cur_insn_prev=7b96
#    Time: 596 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=8208 test_cur_pc_prev=8207 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=600000 i_cur_insn=6b80, i_cur_dmem_data=e7ae, o_cur_pc=820c, test_cur_pc=8208, test_cur_insn=66e4
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7e5f test_dec_insn_prev=6b80
#    Time: 600 ns Started: 600 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=66e4
#    Time: 600 ns Started: 600 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=66e4 test_mem_insn=7e4d
#    Time: 600 ns Started: 600 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7e4d test_ex_insn_prev=7e5f
#    Time: 600 ns Started: 600 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=66e4 test_mem_insn_prev=7e4d
#    Time: 600 ns Started: 600 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 605000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R6, R5,   0
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 605000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 605000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=66e4, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 605000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=66e4, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 605000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @847  
#   i_cur_insn         integral  16    'h6b80
#   data               integral  16    'he7ae
#   o_cur_pc           integral  16    'h820c
#   o_dmem_addr        integral  16    'hd   
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8208
#   test_cur_insn      integral  16    'h66e4
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h3   
#   test_regfile_data  integral  16    'he7ae
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'hffe4
#   test_dmem_data     integral  16    'he7ae
#   test_dec_insn      integral  16    'h6b80
#   test_ex_insn       integral  16    'h7e5f
#   test_mem_insn      integral  16    'h7e4d
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 605000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=66e4
#    Time: 610 ns Started: 610 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=66e4 test_mem_insn=7e4d
#    Time: 610 ns Started: 610 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=66e4
#    Time: 620 ns Started: 620 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=66e4 test_mem_insn=7e4d
#    Time: 620 ns Started: 620 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 622000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 622000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @859                                                    
#   i_cur_insn                   integral  16    'h7522                                                  
#   data                         integral  16    'hf56e                                                  
#   begin_time                   time      64    622000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 625000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 630 ns Started: 600 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=66e4
#    Time: 630 ns Started: 630 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=66e4 test_mem_insn=7e4d
#    Time: 630 ns Started: 630 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 636 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7522 test_dec_insn_prev=6b80
#    Time: 636 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6b80 test_ex_insn_prev=7e5f
#    Time: 636 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7e5f test_mem_insn_prev=7e4d
#    Time: 636 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7e4d test_cur_insn_prev=66e4
#    Time: 636 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8209 test_cur_pc_prev=8208
#    Time: 636001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8209 test_cur_pc_prev=8208 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=640000 i_cur_insn=7522, i_cur_dmem_data=f56e, o_cur_pc=820d, test_cur_pc=8209, test_cur_insn=7e4d
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8209 test_cur_pc_prev=8208
#    Time: 640 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 640 ns Started: 610 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6b80 test_dec_insn_prev=7522
#    Time: 640 ns Started: 640 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e4d
#    Time: 640 ns Started: 640 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7e4d test_mem_insn=7e5f
#    Time: 640 ns Started: 640 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7e5f test_ex_insn_prev=6b80
#    Time: 640 ns Started: 640 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7e4d test_mem_insn_prev=7e5f
#    Time: 640 ns Started: 640 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 645000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R2, R2, -30
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 645000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 645000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7e4d, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 645000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7e4d, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 645000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @855  
#   i_cur_insn         integral  16    'h7522
#   data               integral  16    'hf56e
#   o_cur_pc           integral  16    'h820d
#   o_dmem_addr        integral  16    'h1f  
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8209
#   test_cur_insn      integral  16    'h7e4d
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h7   
#   test_regfile_data  integral  16    'hd   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hd   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7522
#   test_ex_insn       integral  16    'h6b80
#   test_mem_insn      integral  16    'h7e5f
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 645000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 650 ns Started: 620 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e4d
#    Time: 650 ns Started: 650 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7e4d test_mem_insn=7e5f
#    Time: 650 ns Started: 650 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 655000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 655000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @867                                                    
#   i_cur_insn                   integral  16    'h7521                                                  
#   data                         integral  16    'h9d53                                                  
#   begin_time                   time      64    655000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 660 ns Started: 630 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e4d
#    Time: 660 ns Started: 660 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7e4d test_mem_insn=7e5f
#    Time: 660 ns Started: 660 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 665000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e4d
#    Time: 670 ns Started: 670 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7e4d test_mem_insn=7e5f
#    Time: 670 ns Started: 670 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 676 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7521 test_dec_insn_prev=7522
#    Time: 676 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7522 test_ex_insn_prev=6b80
#    Time: 676 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6b80 test_mem_insn_prev=7e5f
#    Time: 676 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7e5f test_cur_insn_prev=7e4d
#    Time: 676 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=820a test_cur_pc_prev=8209 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=680000 i_cur_insn=7521, i_cur_dmem_data=9d53, o_cur_pc=820e, test_cur_pc=820a, test_cur_insn=7e5f
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7522 test_dec_insn_prev=7521
#    Time: 680 ns Started: 680 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e5f
#    Time: 680 ns Started: 680 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7e5f test_mem_insn=6b80
#    Time: 680 ns Started: 680 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6b80 test_ex_insn_prev=7522
#    Time: 680 ns Started: 680 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7e5f test_mem_insn_prev=6b80
#    Time: 680 ns Started: 680 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 685000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R1, R2, -31
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 685000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 685000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7e5f, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 685000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7e5f, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 685000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @863  
#   i_cur_insn         integral  16    'h7521
#   data               integral  16    'h9d53
#   o_cur_pc           integral  16    'h820e
#   o_dmem_addr        integral  16    'h843d
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h820a
#   test_cur_insn      integral  16    'h7e5f
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h7   
#   test_regfile_data  integral  16    'h1f  
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'h1f  
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7521
#   test_ex_insn       integral  16    'h7522
#   test_mem_insn      integral  16    'h6b80
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 685000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e5f
#    Time: 690 ns Started: 690 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7e5f test_mem_insn=6b80
#    Time: 690 ns Started: 690 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 695000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 695000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @875                                                    
#   i_cur_insn                   integral  16    'h6663                                                  
#   data                         integral  16    'hfc67                                                  
#   begin_time                   time      64    695000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e5f
#    Time: 700 ns Started: 700 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7e5f test_mem_insn=6b80
#    Time: 700 ns Started: 700 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 705000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7e5f
#    Time: 710 ns Started: 710 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7e5f test_mem_insn=6b80
#    Time: 710 ns Started: 710 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 716 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6663 test_dec_insn_prev=7521
#    Time: 716 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7521 test_ex_insn_prev=7522
#    Time: 716 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7522 test_mem_insn_prev=6b80
#    Time: 716 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6b80 test_cur_insn_prev=7e5f
#    Time: 716 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=820b test_cur_pc_prev=820a
#    Time: 716001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=820b test_cur_pc_prev=820a test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=720000 i_cur_insn=6663, i_cur_dmem_data=fc67, o_cur_pc=820f, test_cur_pc=820b, test_cur_insn=6b80
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=820b test_cur_pc_prev=820a
#    Time: 720 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7521 test_dec_insn_prev=6663
#    Time: 720 ns Started: 720 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6b80
#    Time: 720 ns Started: 720 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6b80 test_mem_insn=7522
#    Time: 720 ns Started: 720 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7522 test_ex_insn_prev=7521
#    Time: 720 ns Started: 720 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6b80 test_mem_insn_prev=7522
#    Time: 720 ns Started: 720 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 725000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R1, R3, -29
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 725000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 725000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6b80, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 725000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6b80, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 725000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @871  
#   i_cur_insn         integral  16    'h6663
#   data               integral  16    'hfc67
#   o_cur_pc           integral  16    'h820f
#   o_dmem_addr        integral  16    'hffe2
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h820b
#   test_cur_insn      integral  16    'h6b80
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h5   
#   test_regfile_data  integral  16    'hfc67
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h843d
#   test_dmem_data     integral  16    'hfc67
#   test_dec_insn      integral  16    'h6663
#   test_ex_insn       integral  16    'h7521
#   test_mem_insn      integral  16    'h7522
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 725000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6b80
#    Time: 730 ns Started: 730 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6b80 test_mem_insn=7522
#    Time: 730 ns Started: 730 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6b80
#    Time: 740 ns Started: 740 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6b80 test_mem_insn=7522
#    Time: 740 ns Started: 740 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 742000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 742000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @883                                                    
#   i_cur_insn                   integral  16    'h7ec4                                                  
#   data                         integral  16    'he824                                                  
#   begin_time                   time      64    742000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 745000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 750 ns Started: 720 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=101 test_cur_insn=6b80
#    Time: 750 ns Started: 750 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6b80 test_mem_insn=7522
#    Time: 750 ns Started: 750 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 756 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7ec4 test_dec_insn_prev=6663
#    Time: 756 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6663 test_ex_insn_prev=7521
#    Time: 756 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7521 test_mem_insn_prev=7522
#    Time: 756 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7522 test_cur_insn_prev=6b80
#    Time: 756 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=820c test_cur_pc_prev=820b test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=760000 i_cur_insn=7ec4, i_cur_dmem_data=e824, o_cur_pc=8210, test_cur_pc=820c, test_cur_insn=7522
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 760 ns Started: 730 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6663 test_dec_insn_prev=7ec4
#    Time: 760 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7522
#    Time: 760 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7522 test_mem_insn=7521
#    Time: 760 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7521 test_ex_insn_prev=6663
#    Time: 760 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7522 test_mem_insn_prev=7521
#    Time: 760 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 765000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R4, R7,   4
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 765000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 765000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7522, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 765000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7522, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 765000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @879  
#   i_cur_insn         integral  16    'h7ec4
#   data               integral  16    'he824
#   o_cur_pc           integral  16    'h8210
#   o_dmem_addr        integral  16    'hffe1
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h820c
#   test_cur_insn      integral  16    'h7522
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h2   
#   test_regfile_data  integral  16    'hffe2
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hffe2
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7ec4
#   test_ex_insn       integral  16    'h6663
#   test_mem_insn      integral  16    'h7521
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 765000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 770 ns Started: 740 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7522
#    Time: 770 ns Started: 770 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7522 test_mem_insn=7521
#    Time: 770 ns Started: 770 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 775000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 775000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @891                                                    
#   i_cur_insn                   integral  16    'h7edf                                                  
#   data                         integral  16    'h5e8f                                                  
#   begin_time                   time      64    775000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 780 ns Started: 750 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7522
#    Time: 780 ns Started: 780 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7522 test_mem_insn=7521
#    Time: 780 ns Started: 780 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 785000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7522
#    Time: 790 ns Started: 790 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=7522 test_mem_insn=7521
#    Time: 790 ns Started: 790 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 796 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7ec4 test_dec_insn_prev=7ec4
#    Time: 796 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=0 test_ex_insn_prev=6663
#    Time: 796 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6663 test_mem_insn_prev=7521
#    Time: 796 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7521 test_cur_insn_prev=7522
#    Time: 796 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=820d test_cur_pc_prev=820c
#    Time: 796001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=820d test_cur_pc_prev=820c test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=800000 i_cur_insn=7edf, i_cur_dmem_data=5e8f, o_cur_pc=8210, test_cur_pc=820d, test_cur_insn=7521
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=820d test_cur_pc_prev=820c
#    Time: 800 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=0 test_dec_insn_prev=7ec4
#    Time: 800 ns Started: 800 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7521
#    Time: 800 ns Started: 800 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7521 test_mem_insn=6663
#    Time: 800 ns Started: 800 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6663 test_ex_insn_prev=0
#    Time: 800 ns Started: 800 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7521 test_mem_insn_prev=6663
#    Time: 800 ns Started: 800 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 805000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R7, R7,  31
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 805000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 805000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7521, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 805000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7521, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 805000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @887  
#   i_cur_insn         integral  16    'h7edf
#   data               integral  16    'h5e8f
#   o_cur_pc           integral  16    'h8210
#   o_dmem_addr        integral  16    'hffe3
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h820d
#   test_cur_insn      integral  16    'h7521
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h2   
#   test_regfile_data  integral  16    'hffe1
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hffe1
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7ec4
#   test_ex_insn       integral  16    'h0   
#   test_mem_insn      integral  16    'h6663
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 805000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7521
#    Time: 810 ns Started: 810 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7521 test_mem_insn=6663
#    Time: 810 ns Started: 810 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 815000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 815000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @899                                                    
#   i_cur_insn                   integral  16    'h6398                                                  
#   data                         integral  16    'hc565                                                  
#   begin_time                   time      64    815000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7521
#    Time: 820 ns Started: 820 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7521 test_mem_insn=6663
#    Time: 820 ns Started: 820 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 825000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=7521
#    Time: 830 ns Started: 830 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7521 test_mem_insn=6663
#    Time: 830 ns Started: 830 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 836 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6398 test_dec_insn_prev=7ec4
#    Time: 836 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7ec4 test_ex_insn_prev=0
#    Time: 836 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=0 test_mem_insn_prev=6663
#    Time: 836 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6663 test_cur_insn_prev=7521
#    Time: 836 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=820e test_cur_pc_prev=820d test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=840000 i_cur_insn=6398, i_cur_dmem_data=c565, o_cur_pc=8211, test_cur_pc=820e, test_cur_insn=6663
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7ec4 test_dec_insn_prev=6398
#    Time: 840 ns Started: 840 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6663
#    Time: 840 ns Started: 840 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6663 test_mem_insn=0
#    Time: 840 ns Started: 840 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=0 test_ex_insn_prev=7ec4
#    Time: 840 ns Started: 840 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6663 test_mem_insn_prev=0
#    Time: 840 ns Started: 840 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 845000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R6, R1,  24
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 845000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 845000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6663, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 845000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6663, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 845000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @895  
#   i_cur_insn         integral  16    'h6398
#   data               integral  16    'hc565
#   o_cur_pc           integral  16    'h8211
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h820e
#   test_cur_insn      integral  16    'h6663
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h3   
#   test_regfile_data  integral  16    'hc565
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'hffe3
#   test_dmem_data     integral  16    'hc565
#   test_dec_insn      integral  16    'h6398
#   test_ex_insn       integral  16    'h7ec4
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 845000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6663
#    Time: 850 ns Started: 850 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6663 test_mem_insn=0
#    Time: 850 ns Started: 850 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6663
#    Time: 860 ns Started: 860 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6663 test_mem_insn=0
#    Time: 860 ns Started: 860 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 862000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 862000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @907                                                    
#   i_cur_insn                   integral  16    'h78bc                                                  
#   data                         integral  16    'hafef                                                  
#   begin_time                   time      64    862000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 865000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6663
#    Time: 870 ns Started: 870 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6663 test_mem_insn=0
#    Time: 870 ns Started: 870 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 876 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=78bc test_dec_insn_prev=6398
#    Time: 876 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6398 test_ex_insn_prev=7ec4
#    Time: 876 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7ec4 test_mem_insn_prev=0
#    Time: 876 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=6663
#    Time: 876 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=0 test_cur_pc_prev=820e test_stall=3 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=880000 i_cur_insn=78bc, i_cur_dmem_data=afef, o_cur_pc=8212, test_cur_pc=0, test_cur_insn=0
# 
# ** Info: time 880000 STALL SIGNALS: stall_cur_pc = 8203
#    Time: 880 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 163
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 880 ns Started: 850 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 880 ns Started: 840 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6398 test_dec_insn_prev=78bc
#    Time: 880 ns Started: 880 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6398
#    Time: 880 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=78bc test_ex_insn=6398 test_mem_insn=7ec4 test_cur_insn=0
#    Time: 880 ns Started: 760 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 880 ns Started: 880 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7ec4
#    Time: 880 ns Started: 880 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 880 ns Started: 870 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7ec4 test_ex_insn_prev=6398
#    Time: 880 ns Started: 880 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=0 test_mem_insn_prev=7ec4
#    Time: 880 ns Started: 880 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 885000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R4, R4,  -4
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 885000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 885000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @903  
#   i_cur_insn         integral  16    'h78bc
#   data               integral  16    'hafef
#   o_cur_pc           integral  16    'h8212
#   o_dmem_addr        integral  16    'hc569
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h3   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h1   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h78bc
#   test_ex_insn       integral  16    'h6398
#   test_mem_insn      integral  16    'h7ec4
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 885000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 890 ns Started: 860 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6398
#    Time: 890 ns Started: 770 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=78bc test_ex_insn=6398 test_mem_insn=7ec4 test_cur_insn=0
#    Time: 890 ns Started: 770 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 890 ns Started: 890 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7ec4
#    Time: 890 ns Started: 890 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 890 ns Started: 880 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 895000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 895000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @915                                                    
#   i_cur_insn                   integral  16    'h78b3                                                  
#   data                         integral  16    'hf070                                                  
#   begin_time                   time      64    895000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 900 ns Started: 870 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6398
#    Time: 900 ns Started: 780 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=78bc test_ex_insn=6398 test_mem_insn=7ec4 test_cur_insn=0
#    Time: 900 ns Started: 780 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 900 ns Started: 900 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7ec4
#    Time: 900 ns Started: 900 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 900 ns Started: 890 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# UVM_INFO ..\env\lc4_driver.sv(74) @ 905000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=6398
#    Time: 910 ns Started: 790 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=78bc test_ex_insn=6398 test_mem_insn=7ec4 test_cur_insn=0
#    Time: 910 ns Started: 790 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 910 ns Started: 910 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=7ec4
#    Time: 910 ns Started: 910 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 910 ns Started: 900 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 916 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=78b3 test_dec_insn_prev=78bc
#    Time: 916 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=78bc test_ex_insn_prev=6398
#    Time: 916 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6398 test_mem_insn_prev=7ec4
#    Time: 916 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=7ec4 test_cur_insn_prev=0
#    Time: 916 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: time 916000 STALL SIGNALS: stall_cur_pc = 820e
#    Time: 916001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 165
# 
# TEST_PREV: test_cur_pc=820f test_cur_pc_prev=0 test_stall=0 test_stall_prev=3
# 
# ASSERTION_SIGNALS: time=920000 i_cur_insn=78b3, i_cur_dmem_data=f070, o_cur_pc=8213, test_cur_pc=820f, test_cur_insn=7ec4
# 
# ** Error: 
# 
# always_assert: Assertion Failed! 
# test_stall=0 test_cur_pc=820f test_cur_pc_prev=820f
#    Time: 920 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 150
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=78bc test_dec_insn_prev=78b3
#    Time: 920 ns Started: 920 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7ec4
#    Time: 920 ns Started: 920 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7ec4 test_mem_insn=6398
#    Time: 920 ns Started: 920 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# CUR_PC_AFTER_STALL_ASSERT: Assertion Passed! 
# test_stall=0 test_cur_pc=820f stall_cur_pc=820e test_cur_pc_prev=820f
#    Time: 920 ns Started: 920 ns  Scope: tb_top.dut.lc4_assertion_i.CUR_PC_AFTER_STALL_ASSERT File: lc4_assertion.sv Line: 195
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6398 test_ex_insn_prev=78bc
#    Time: 920 ns Started: 920 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=7ec4 test_mem_insn_prev=6398
#    Time: 920 ns Started: 920 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 925000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R3, R4, -13
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 925000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 925000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=7ec4, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 925000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=7ec4, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 925000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @911  
#   i_cur_insn         integral  16    'h78b3
#   data               integral  16    'hf070
#   o_cur_pc           integral  16    'h8213
#   o_dmem_addr        integral  16    'h8455
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h820f
#   test_cur_insn      integral  16    'h7ec4
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h7   
#   test_regfile_data  integral  16    'hc569
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hc569
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h78b3
#   test_ex_insn       integral  16    'h78bc
#   test_mem_insn      integral  16    'h6398
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 925000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7ec4
#    Time: 930 ns Started: 930 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7ec4 test_mem_insn=6398
#    Time: 930 ns Started: 930 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 935000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 935000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @923                                                    
#   i_cur_insn                   integral  16    'h6699                                                  
#   data                         integral  16    'ha253                                                  
#   begin_time                   time      64    935000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7ec4
#    Time: 940 ns Started: 940 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7ec4 test_mem_insn=6398
#    Time: 940 ns Started: 940 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 945000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=111 test_cur_insn=7ec4
#    Time: 950 ns Started: 950 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=7ec4 test_mem_insn=6398
#    Time: 950 ns Started: 950 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 956 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6699 test_dec_insn_prev=78b3
#    Time: 956 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=78b3 test_ex_insn_prev=78bc
#    Time: 956 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=78bc test_mem_insn_prev=6398
#    Time: 956 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6398 test_cur_insn_prev=7ec4
#    Time: 956 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=8210 test_cur_pc_prev=820f test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=960000 i_cur_insn=6699, i_cur_dmem_data=a253, o_cur_pc=8214, test_cur_pc=8210, test_cur_insn=6398
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=78b3 test_dec_insn_prev=6699
#    Time: 960 ns Started: 960 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=1 test_cur_insn=6398
#    Time: 960 ns Started: 960 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6398 test_mem_insn=78bc
#    Time: 960 ns Started: 960 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=78bc test_ex_insn_prev=78b3
#    Time: 960 ns Started: 960 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6398 test_mem_insn_prev=78bc
#    Time: 960 ns Started: 960 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 965000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R2, R3,  25
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 965000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 965000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6398, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 965000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6398, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 965000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @919  
#   i_cur_insn         integral  16    'h6699
#   data               integral  16    'ha253
#   o_cur_pc           integral  16    'h8214
#   o_dmem_addr        integral  16    'hfffc
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8210
#   test_cur_insn      integral  16    'h6398
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h1   
#   test_regfile_data  integral  16    'ha253
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h8455
#   test_dmem_data     integral  16    'ha253
#   test_dec_insn      integral  16    'h6699
#   test_ex_insn       integral  16    'h78b3
#   test_mem_insn      integral  16    'h78bc
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 965000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=1 test_cur_insn=6398
#    Time: 970 ns Started: 970 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6398 test_mem_insn=78bc
#    Time: 970 ns Started: 970 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=1 test_cur_insn=6398
#    Time: 980 ns Started: 980 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6398 test_mem_insn=78bc
#    Time: 980 ns Started: 980 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 982000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 982000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @931                                                    
#   i_cur_insn                   integral  16    'h70e4                                                  
#   data                         integral  16    'h6feb                                                  
#   begin_time                   time      64    982000                                                  
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 985000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 990 ns Started: 960 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=1 test_cur_insn=6398
#    Time: 990 ns Started: 990 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=6398 test_mem_insn=78bc
#    Time: 990 ns Started: 990 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 996 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=70e4 test_dec_insn_prev=6699
#    Time: 996 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=6699 test_ex_insn_prev=78b3
#    Time: 996 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=78b3 test_mem_insn_prev=78bc
#    Time: 996 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=78bc test_cur_insn_prev=6398
#    Time: 996 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8211 test_cur_pc_prev=8210
#    Time: 996001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8211 test_cur_pc_prev=8210 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=1000000 i_cur_insn=70e4, i_cur_dmem_data=6feb, o_cur_pc=8215, test_cur_pc=8211, test_cur_insn=78bc
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8211 test_cur_pc_prev=8210
#    Time: 1 us  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1 us Started: 970 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=6699 test_dec_insn_prev=70e4
#    Time: 1 us Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78bc
#    Time: 1 us Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=78bc test_mem_insn=78b3
#    Time: 1 us Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=78b3 test_ex_insn_prev=6699
#    Time: 1 us Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=78bc test_mem_insn_prev=78b3
#    Time: 1 us Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 1005000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R4, R0, -28
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 1005000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 1005000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=78bc, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 1005000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=78bc, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 1005000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @927  
#   i_cur_insn         integral  16    'h70e4
#   data               integral  16    'h6feb
#   o_cur_pc           integral  16    'h8215
#   o_dmem_addr        integral  16    'hfff3
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8211
#   test_cur_insn      integral  16    'h78bc
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h4   
#   test_regfile_data  integral  16    'hfffc
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hfffc
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h70e4
#   test_ex_insn       integral  16    'h6699
#   test_mem_insn      integral  16    'h78b3
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 1005000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1010 ns Started: 980 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78bc
#    Time: 1010 ns Started: 1010 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=78bc test_mem_insn=78b3
#    Time: 1010 ns Started: 1010 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 1015000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 1015000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @939                                                    
#   i_cur_insn                   integral  16    'h70f0                                                  
#   data                         integral  16    'hb1de                                                  
#   begin_time                   time      64    1015000                                                 
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1020 ns Started: 990 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78bc
#    Time: 1020 ns Started: 1020 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=78bc test_mem_insn=78b3
#    Time: 1020 ns Started: 1020 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 1025000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78bc
#    Time: 1030 ns Started: 1030 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=78bc test_mem_insn=78b3
#    Time: 1030 ns Started: 1030 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 1036 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=70e4 test_dec_insn_prev=70e4
#    Time: 1036 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=0 test_ex_insn_prev=6699
#    Time: 1036 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=6699 test_mem_insn_prev=78b3
#    Time: 1036 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=78b3 test_cur_insn_prev=78bc
#    Time: 1036 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=8212 test_cur_pc_prev=8211 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=1040000 i_cur_insn=70f0, i_cur_dmem_data=b1de, o_cur_pc=8215, test_cur_pc=8212, test_cur_insn=78b3
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=0 test_dec_insn_prev=70e4
#    Time: 1040 ns Started: 1040 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78b3
#    Time: 1040 ns Started: 1040 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=78b3 test_mem_insn=6699
#    Time: 1040 ns Started: 1040 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=6699 test_ex_insn_prev=0
#    Time: 1040 ns Started: 1040 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=78b3 test_mem_insn_prev=6699
#    Time: 1040 ns Started: 1040 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 1045000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R0, R0, -16
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 1045000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 1045000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=78b3, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 1045000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=78b3, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 1045000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @935  
#   i_cur_insn         integral  16    'h70f0
#   data               integral  16    'hb1de
#   o_cur_pc           integral  16    'h8215
#   o_dmem_addr        integral  16    'h19  
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8212
#   test_cur_insn      integral  16    'h78b3
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h4   
#   test_regfile_data  integral  16    'hfff3
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hfff3
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h70e4
#   test_ex_insn       integral  16    'h0   
#   test_mem_insn      integral  16    'h6699
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 1045000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78b3
#    Time: 1050 ns Started: 1050 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=78b3 test_mem_insn=6699
#    Time: 1050 ns Started: 1050 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 1055000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 1055000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @947                                                    
#   i_cur_insn                   integral  16    'h655a                                                  
#   data                         integral  16    'hcde7                                                  
#   begin_time                   time      64    1055000                                                 
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78b3
#    Time: 1060 ns Started: 1060 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=78b3 test_mem_insn=6699
#    Time: 1060 ns Started: 1060 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 1065000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=100 test_cur_insn=78b3
#    Time: 1070 ns Started: 1070 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=78b3 test_mem_insn=6699
#    Time: 1070 ns Started: 1070 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 1076 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=655a test_dec_insn_prev=70e4
#    Time: 1076 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=70e4 test_ex_insn_prev=0
#    Time: 1076 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=0 test_mem_insn_prev=6699
#    Time: 1076 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=6699 test_cur_insn_prev=78b3
#    Time: 1076 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8213 test_cur_pc_prev=8212
#    Time: 1076001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8213 test_cur_pc_prev=8212 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=1080000 i_cur_insn=655a, i_cur_dmem_data=cde7, o_cur_pc=8216, test_cur_pc=8213, test_cur_insn=6699
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8213 test_cur_pc_prev=8212
#    Time: 1080 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=70e4 test_dec_insn_prev=655a
#    Time: 1080 ns Started: 1080 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6699
#    Time: 1080 ns Started: 1080 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6699 test_mem_insn=0
#    Time: 1080 ns Started: 1080 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=0 test_ex_insn_prev=70e4
#    Time: 1080 ns Started: 1080 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=6699 test_mem_insn_prev=0
#    Time: 1080 ns Started: 1080 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 1085000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R5, R2,  26
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 1085000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 1085000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=6699, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 1085000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=6699, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 1085000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @943  
#   i_cur_insn         integral  16    'h655a
#   data               integral  16    'hcde7
#   o_cur_pc           integral  16    'h8216
#   o_dmem_addr        integral  16    'h0   
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8213
#   test_cur_insn      integral  16    'h6699
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h3   
#   test_regfile_data  integral  16    'hcde7
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h19  
#   test_dmem_data     integral  16    'hcde7
#   test_dec_insn      integral  16    'h655a
#   test_ex_insn       integral  16    'h70e4
#   test_mem_insn      integral  16    'h0   
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 1085000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6699
#    Time: 1090 ns Started: 1090 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6699 test_mem_insn=0
#    Time: 1090 ns Started: 1090 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6699
#    Time: 1100 ns Started: 1100 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6699 test_mem_insn=0
#    Time: 1100 ns Started: 1100 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(649) @ 1102000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 1102000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @955                                                    
#   i_cur_insn                   integral  16    'h7d5c                                                  
#   data                         integral  16    'hfaa0                                                  
#   begin_time                   time      64    1102000                                                 
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# UVM_INFO ..\env\lc4_driver.sv(74) @ 1105000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=11 test_cur_insn=6699
#    Time: 1110 ns Started: 1110 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=6699 test_mem_insn=0
#    Time: 1110 ns Started: 1110 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 1116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7d5c test_dec_insn_prev=655a
#    Time: 1116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=655a test_ex_insn_prev=70e4
#    Time: 1116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=70e4 test_mem_insn_prev=0
#    Time: 1116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=0 test_cur_insn_prev=6699
#    Time: 1116 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# 
# TEST_PREV: test_cur_pc=0 test_cur_pc_prev=8213 test_stall=3 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=1120000 i_cur_insn=7d5c, i_cur_dmem_data=faa0, o_cur_pc=8217, test_cur_pc=0, test_cur_insn=0
# 
# ** Info: time 1120000 STALL SIGNALS: stall_cur_pc = 820e
#    Time: 1120 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 163
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1120 ns Started: 1090 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1120 ns Started: 1080 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=655a test_dec_insn_prev=7d5c
#    Time: 1120 ns Started: 1120 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=655a
#    Time: 1120 ns Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7d5c test_ex_insn=655a test_mem_insn=70e4 test_cur_insn=0
#    Time: 1120 ns Started: 1 us  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 1120 ns Started: 1120 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70e4
#    Time: 1120 ns Started: 1120 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 1120 ns Started: 1110 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=70e4 test_ex_insn_prev=655a
#    Time: 1120 ns Started: 1120 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=0 test_mem_insn_prev=70e4
#    Time: 1120 ns Started: 1120 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 1125000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R4, R6,  28
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 1125000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 1125000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @951  
#   i_cur_insn         integral  16    'h7d5c
#   data               integral  16    'hfaa0
#   o_cur_pc           integral  16    'h8217
#   o_dmem_addr        integral  16    'hcdcb
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h807f
#   test_stall         integral  2     'h3   
#   test_cur_pc        integral  16    'h0   
#   test_cur_insn      integral  16    'h0   
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'h1   
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h1   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'h0   
#   test_dmem_data     integral  16    'h0   
#   test_dec_insn      integral  16    'h7d5c
#   test_ex_insn       integral  16    'h655a
#   test_mem_insn      integral  16    'h70e4
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 1125000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1130 ns Started: 1100 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=655a
#    Time: 1130 ns Started: 1010 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7d5c test_ex_insn=655a test_mem_insn=70e4 test_cur_insn=0
#    Time: 1130 ns Started: 1010 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 1130 ns Started: 1130 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70e4
#    Time: 1130 ns Started: 1130 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 1130 ns Started: 1120 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(659) @ 1135000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of store instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 1135000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @963                                                    
#   i_cur_insn                   integral  16    'h7d53                                                  
#   data                         integral  16    'h9f5f                                                  
#   begin_time                   time      64    1135000                                                 
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: LOAD_INSTRUCTION_ASSERT_1: Assertion Passed!
#    Time: 1140 ns Started: 1110 ns  Scope: tb_top.dut.lc4_assertion_i.LOAD_INSTRUCTION_ASSERT_1 File: lc4_assertion.sv Line: 63
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=655a
#    Time: 1140 ns Started: 1020 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7d5c test_ex_insn=655a test_mem_insn=70e4 test_cur_insn=0
#    Time: 1140 ns Started: 1020 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 1140 ns Started: 1140 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70e4
#    Time: 1140 ns Started: 1140 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 1140 ns Started: 1130 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# UVM_INFO ..\env\lc4_driver.sv(74) @ 1145000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# TEST_STALL_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_cur_insn=0 test_ex_insn=655a
#    Time: 1150 ns Started: 1030 ns  Scope: tb_top.dut.lc4_assertion_i.TEST_STALL_LOGIC_ASSERT File: lc4_assertion.sv Line: 273
# ** Info: 
# 
# NOP_PIPELINE_LOGIC_ASSERT: Assertion Passed! 
# test_stall=11 test_dec_insn=7d5c test_ex_insn=655a test_mem_insn=70e4 test_cur_insn=0
#    Time: 1150 ns Started: 1030 ns  Scope: tb_top.dut.lc4_assertion_i.NOP_PIPELINE_LOGIC_ASSERT File: lc4_assertion.sv Line: 254
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=0
#    Time: 1150 ns Started: 1150 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=0 test_mem_insn=70e4
#    Time: 1150 ns Started: 1150 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: STALL_CONDITION_ASSERT_1: Assertion Passed!
#    Time: 1150 ns Started: 1140 ns  Scope: tb_top.dut.lc4_assertion_i.STALL_CONDITION_ASSERT_1 File: lc4_assertion.sv Line: 78
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 1156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=7d53 test_dec_insn_prev=7d5c
#    Time: 1156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7d5c test_ex_insn_prev=655a
#    Time: 1156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=655a test_mem_insn_prev=70e4
#    Time: 1156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=70e4 test_cur_insn_prev=0
#    Time: 1156 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: time 1156000 STALL SIGNALS: stall_cur_pc = 8213
#    Time: 1156001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 165
# 
# TEST_PREV: test_cur_pc=8214 test_cur_pc_prev=0 test_stall=0 test_stall_prev=3
# 
# ASSERTION_SIGNALS: time=1160000 i_cur_insn=7d53, i_cur_dmem_data=9f5f, o_cur_pc=8218, test_cur_pc=8214, test_cur_insn=70e4
# 
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7d5c test_dec_insn_prev=7d53
#    Time: 1160 ns Started: 1160 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70e4
#    Time: 1160 ns Started: 1160 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70e4 test_mem_insn=655a
#    Time: 1160 ns Started: 1160 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# CUR_PC_AFTER_STALL_ASSERT: Assertion Passed! 
# test_stall=0 test_cur_pc=8214 stall_cur_pc=8213 test_cur_pc_prev=8214
#    Time: 1160 ns Started: 1160 ns  Scope: tb_top.dut.lc4_assertion_i.CUR_PC_AFTER_STALL_ASSERT File: lc4_assertion.sv Line: 195
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=655a test_ex_insn_prev=7d5c
#    Time: 1160 ns Started: 1160 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=70e4 test_mem_insn_prev=655a
#    Time: 1160 ns Started: 1160 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 1165000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# STR R3, R6,  19
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 1165000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(74) @ 1165000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | STORE | resulted test_dmem_we = 1, test_cur_insn=70e4, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(78) @ 1165000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | STORE | resulted test_regfile_we = 0, test_cur_insn=70e4, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 1165000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @959  
#   i_cur_insn         integral  16    'h7d53
#   data               integral  16    'h9f5f
#   o_cur_pc           integral  16    'h8218
#   o_dmem_addr        integral  16    'hfc81
#   o_dmem_we          integral  1     'h0   
#   o_dmem_towrite     integral  16    'h0   
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8214
#   test_cur_insn      integral  16    'h70e4
#   test_regfile_we    integral  1     'h0   
#   test_regfile_wsel  integral  3     'h0   
#   test_regfile_data  integral  16    'hcdcb
#   test_nzp_we        integral  1     'h0   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h1   
#   test_dmem_addr     integral  16    'hcdcb
#   test_dmem_data     integral  16    'h807f
#   test_dec_insn      integral  16    'h7d53
#   test_ex_insn       integral  16    'h7d5c
#   test_mem_insn      integral  16    'h655a
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 1165000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70e4
#    Time: 1170 ns Started: 1170 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70e4 test_mem_insn=655a
#    Time: 1170 ns Started: 1170 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# 
# 
# 
# UVM_INFO ..\env\lc4_seqs.sv(671) @ 1175000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] start of load instruction
# UVM_INFO ..\env\lc4_driver.sv(55) @ 1175000: uvm_test_top.lc4.agent.driver [lc4_driver] Sending Packet :
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            lc4_tx    -     @971                                                    
#   i_cur_insn                   integral  16    'h6f71                                                  
#   data                         integral  16    'he5be                                                  
#   begin_time                   time      64    1175000                                                 
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    23    store_load_no_depen_seq                                 
#   parent sequence (full name)  string    56    uvm_test_top.lc4.agent.sequencer.store_load_no_depen_seq
#   sequencer                    string    32    uvm_test_top.lc4.agent.sequencer                        
# -------------------------------------------------------------------------------------------------------
# 
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70e4
#    Time: 1180 ns Started: 1180 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70e4 test_mem_insn=655a
#    Time: 1180 ns Started: 1180 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_driver.sv(74) @ 1185000: uvm_test_top.lc4.agent.driver [lc4_driver] Packet Sent to DUT!
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=0 test_cur_insn=70e4
#    Time: 1190 ns Started: 1190 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=0 test_cur_insn=70e4 test_mem_insn=655a
#    Time: 1190 ns Started: 1190 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# FOUR_INSN_SIGNALS
#    Time: 1196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 288
# ** Info: 
# 
# INSN_SIGNALS: 
# test_dec_insn=6f71 test_dec_insn_prev=7d53
#    Time: 1196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 289
# ** Info: 
# 
# INSN_SIGNALS: 
# test_ex_insn=7d53 test_ex_insn_prev=7d5c
#    Time: 1196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 290
# ** Info: 
# 
# INSN_SIGNALS: 
# test_mem_insn=7d5c test_mem_insn_prev=655a
#    Time: 1196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 291
# ** Info: 
# 
# INSN_SIGNALS: 
# test_cur_insn=655a test_cur_insn_prev=70e4
#    Time: 1196 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 292
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8215 test_cur_pc_prev=8214
#    Time: 1196001 ps  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# 
# TEST_PREV: test_cur_pc=8215 test_cur_pc_prev=8214 test_stall=0 test_stall_prev=0
# 
# ASSERTION_SIGNALS: time=1200000 i_cur_insn=6f71, i_cur_dmem_data=e5be, o_cur_pc=8219, test_cur_pc=8215, test_cur_insn=655a
# 
# ** Info: 
# 
# always_assert: Assertion Passed! 
# test_stall=0 test_cur_pc=8215 test_cur_pc_prev=8214
#    Time: 1200 ns  Scope: tb_top.dut.lc4_assertion_i File: lc4_assertion.sv Line: 148
# ** Error: 
# 
# EX_STAGE_ASSERT Failed! test_ex_insn=7d53 test_dec_insn_prev=6f71
#    Time: 1200 ns Started: 1200 ns  Scope: tb_top.dut.lc4_assertion_i.EX_STAGE_ASSERT File: lc4_assertion.sv Line: 324
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=655a
#    Time: 1200 ns Started: 1200 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=655a test_mem_insn=7d5c
#    Time: 1200 ns Started: 1200 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Error: 
# 
# MEM_STAGE_ASSERT Failed! test_mem_insn=7d5c test_ex_insn_prev=7d53
#    Time: 1200 ns Started: 1200 ns  Scope: tb_top.dut.lc4_assertion_i.MEM_STAGE_ASSERT File: lc4_assertion.sv Line: 329
# ** Error: 
# 
# WB_STAGE_ASSERT Failed! test_cur_insn=655a test_mem_insn_prev=7d5c
#    Time: 1200 ns Started: 1200 ns  Scope: tb_top.dut.lc4_assertion_i.WB_STAGE_ASSERT File: lc4_assertion.sv Line: 334
# UVM_INFO ..\env\insn_validator.sv(27) @ 1205000: uvm_test_top.lc4.insn_check [insn_validator]  Inside write_port_b method. Recived trans On Analysis Imp Port
# LDR R5, R7, -15
# UVM_INFO ..\env\lc4_scoreboard.sv(45) @ 1205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard]  Inside write_port_a method. Recived packet On Analysis Imp Port
# UVM_INFO ..\env\lc4_scoreboard.sv(86) @ 1205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_dmem_we> | LOAD | resulted test_dmem_we = 0, test_cur_insn=655a, test_stall=0
# UVM_INFO ..\env\lc4_scoreboard.sv(90) @ 1205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] PASSED <test_regfile_we> | LOAD | resulted test_regfile_we = 1, test_cur_insn=655a, test_stall=0
# UVM_INFO ..\env\lc4_monitor.sv(58) @ 1205000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Packets Collected! :
# -------------------------------------------
# Name                 Type      Size  Value 
# -------------------------------------------
# pkt                  out_tx    -     @967  
#   i_cur_insn         integral  16    'h6f71
#   data               integral  16    'he5be
#   o_cur_pc           integral  16    'h8219
#   o_dmem_addr        integral  16    'hfc83
#   o_dmem_we          integral  1     'h1   
#   o_dmem_towrite     integral  16    'h843d
#   test_stall         integral  2     'h0   
#   test_cur_pc        integral  16    'h8215
#   test_cur_insn      integral  16    'h655a
#   test_regfile_we    integral  1     'h1   
#   test_regfile_wsel  integral  3     'h2   
#   test_regfile_data  integral  16    'he5be
#   test_nzp_we        integral  1     'h1   
#   test_nzp_new_bits  integral  3     'h4   
#   test_dmem_we       integral  1     'h0   
#   test_dmem_addr     integral  16    'hfc81
#   test_dmem_data     integral  16    'he5be
#   test_dec_insn      integral  16    'h6f71
#   test_ex_insn       integral  16    'h7d53
#   test_mem_insn      integral  16    'h7d5c
# -------------------------------------------
# 
# UVM_INFO ..\env\lc4_scoreboard.sv(115) @ 1205000: uvm_test_top.lc4.scoreboard [lc4_scoreboard] Inside forever
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=655a
#    Time: 1210 ns Started: 1210 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=655a test_mem_insn=7d5c
#    Time: 1210 ns Started: 1210 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# ** Info: 
# 
# REGFILE_WSEL_ASSERT: Assertion Passed! 
# test_regfile_wsel=10 test_cur_insn=655a
#    Time: 1220 ns Started: 1220 ns  Scope: tb_top.dut.lc4_assertion_i.REGFILE_WSEL_ASSERT File: lc4_assertion.sv Line: 234
# ** Info: 
# 
# O_DMEM_WE_ASSERT: Assertion Passed! 
# o_dmem_we=1 test_cur_insn=655a test_mem_insn=7d5c
#    Time: 1220 ns Started: 1220 ns  Scope: tb_top.dut.lc4_assertion_i.O_DMEM_WE_ASSERT File: lc4_assertion.sv Line: 215
# UVM_INFO ..\env\lc4_seqs.sv(53) @ 1222000: uvm_test_top.lc4.agent.sequencer@@store_load_no_depen_seq [store_load_no_depen_seq] drop objection
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1222000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ..\env\lc4_driver.sv(82) @ 1222000: uvm_test_top.lc4.agent.driver [lc4_driver] Report: LC4 Driver Sent 30 Packets
# UVM_INFO ..\env\lc4_monitor.sv(108) @ 1222000: uvm_test_top.lc4.agent.monitor [lc4_monitor] Report: LC4 Monitor Collected 30 Packets
# UVM_INFO ..\env\lc4_cov.sv(45) @ 1222000: uvm_test_top.lc4.cov [lc4_cov] Coverage is 5.294118
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  276
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [insn_validator]    30
# [lc4_agent]     2
# [lc4_cov]     1
# [lc4_driver]    63
# [lc4_env]     2
# [lc4_monitor]    33
# [lc4_scoreboard]   105
# [store_load_no_depen_seq]    33
# [store_load_no_depen_test]     2
# ** Note: $finish    : C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1222 ns  Iteration: 62  Instance: /tb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Break key hit
# End time: 02:09:19 on Feb 23,2024, Elapsed time: 0:01:02
# Errors: 88, Warnings: 13
