{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716368047139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716368047139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 16:54:06 2024 " "Processing started: Wed May 22 16:54:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716368047139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716368047139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_control -c FPGA_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716368047139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1716368047807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_control " "Found entity 1: FPGA_control" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc0_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc0_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_drive " "Found entity 1: ADC0_drive" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc0_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc0_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC0_FIFO " "Found entity 1: ADC0_FIFO" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adc1_drive.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adc1_drive.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_drive " "Found entity 1: ADC1_drive" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/adc1_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/adc1_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC1_FIFO " "Found entity 1: ADC1_FIFO" {  } { { "IP/ADC1_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC1_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368047877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/fft_pack_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/fft_pack_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_pack_fft_130 " "Found design unit 1: fft_pack_fft_130" {  } { { "IP/fft-library/fft_pack_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fft_pack_fft_130-body " "Found design unit 2: fft_pack_fft_130-body" {  } { { "IP/fft-library/fft_pack_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/fft_pack_fft_130.vhd" 2106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_math_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_math_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fft_130 " "Found design unit 1: auk_dspip_math_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fft_130-body " "Found design unit 2: auk_dspip_math_pkg_fft_130-body" {  } { { "IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_math_pkg_fft_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip/fft-library/auk_dspip_lib_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fft_130 " "Found design unit 1: auk_dspip_lib_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_lib_pkg_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_text_pkg_fft_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip/fft-library/auk_dspip_text_pkg_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg_fft_130 " "Found design unit 1: auk_dspip_text_pkg_fft_130" {  } { { "IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048509 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg_fft_130-body " "Found design unit 2: auk_dspip_text_pkg_fft_130-body" {  } { { "IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_text_pkg_fft_130.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_roundsat_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_roundsat_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_fft_130-beh " "Found design unit 1: auk_dspip_roundsat_fft_130-beh" {  } { { "IP/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048556 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_fft_130 " "Found entity 1: auk_dspip_roundsat_fft_130" {  } { { "IP/fft-library/auk_dspip_roundsat_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_roundsat_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048620 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_source_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_source_fft_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048683 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_fft_130-struct" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048714 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_fft_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_fft_130" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_alufp_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048746 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_alufp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_alufp_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_alufp_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_aslf_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048777 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_aslf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_aslf_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_aslf_fft_130.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castftox_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048809 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castftox_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castftox_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castftox_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_castxtof_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048841 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_castxtof_fft_130 " "Found entity 1: auk_dspip_fpcompiler_castxtof_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_castxtof_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_clzf_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048873 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_clzf_fft_130 " "Found entity 1: auk_dspip_fpcompiler_clzf_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_clzf_fft_130.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130-rtl " "Found design unit 1: auk_dspip_fpcompiler_mulfp_fft_130-rtl" {  } { { "IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048921 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fpcompiler_mulfp_fft_130 " "Found entity 1: auk_dspip_fpcompiler_mulfp_fft_130" {  } { { "IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_fpcompiler_mulfp_fft_130.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368048921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368048921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_control " "Elaborating entity \"FPGA_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716368050253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_drive ADC0_drive:ADC0_drive " "Elaborating entity \"ADC0_drive\" for hierarchy \"ADC0_drive:ADC0_drive\"" {  } { { "src/FPGA_control.v" "ADC0_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050260 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC0_drive.v(73) " "Verilog HDL Case Statement information at ADC0_drive.v(73): all case item expressions in this case statement are onehot" {  } { { "src/ADC0_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716368050260 "|FPGA_control|ADC0_drive:ADC0_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0_FIFO ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst " "Elaborating entity \"ADC0_FIFO\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\"" {  } { { "src/ADC0_drive.v" "ADC0_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC0_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "scfifo_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\"" {  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4096 " "Parameter \"lpm_numwords\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 12 " "Parameter \"lpm_widthu\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050309 ""}  } { { "IP/ADC0_FIFO.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/ADC0_FIFO.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368050309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_2841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_2841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_2841 " "Found entity 1: scfifo_2841" {  } { { "db/scfifo_2841.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_2841 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated " "Elaborating entity \"scfifo_2841\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lv31 " "Found entity 1: a_dpfifo_lv31" {  } { { "db/a_dpfifo_lv31.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lv31 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo " "Elaborating entity \"a_dpfifo_lv31\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\"" {  } { { "db/scfifo_2841.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_2841.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_1bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_1bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_1bf " "Found entity 1: a_fefifo_1bf" {  } { { "db/a_fefifo_1bf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_1bf ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state " "Elaborating entity \"a_fefifo_1bf\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\"" {  } { { "db/a_dpfifo_lv31.tdf" "fifo_state" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qp7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qp7 " "Found entity 1: cntr_qp7" {  } { { "db/cntr_qp7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_qp7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qp7 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw " "Elaborating entity \"cntr_qp7\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|a_fefifo_1bf:fifo_state\|cntr_qp7:count_usedw\"" {  } { { "db/a_fefifo_1bf.tdf" "count_usedw" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_fefifo_1bf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_f811.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_f811.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_f811 " "Found entity 1: dpram_f811" {  } { { "db/dpram_f811.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_f811 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram " "Elaborating entity \"dpram_f811\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\"" {  } { { "db/a_dpfifo_lv31.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g3k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g3k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g3k1 " "Found entity 1: altsyncram_g3k1" {  } { { "db/altsyncram_g3k1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_g3k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g3k1 ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1 " "Elaborating entity \"altsyncram_g3k1\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|dpram_f811:FIFOram\|altsyncram_g3k1:altsyncram1\"" {  } { { "db/dpram_f811.tdf" "altsyncram1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dpram_f811.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_epb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_epb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_epb " "Found entity 1: cntr_epb" {  } { { "db/cntr_epb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_epb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_epb ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count " "Elaborating entity \"cntr_epb\" for hierarchy \"ADC0_drive:ADC0_drive\|ADC0_FIFO:ADC0_FIFO_inst\|scfifo:scfifo_component\|scfifo_2841:auto_generated\|a_dpfifo_lv31:dpfifo\|cntr_epb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lv31.tdf" "rd_ptr_count" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_lv31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_drive ADC1_drive:ADC1_drive " "Elaborating entity \"ADC1_drive\" for hierarchy \"ADC1_drive:ADC1_drive\"" {  } { { "src/FPGA_control.v" "ADC1_drive" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050658 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ADC1_drive.v(73) " "Verilog HDL Case Statement information at ADC1_drive.v(73): all case item expressions in this case statement are onehot" {  } { { "src/ADC1_drive.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 73 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716368050658 "|FPGA_control|ADC1_drive:ADC1_drive"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC1_FIFO ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst " "Elaborating entity \"ADC1_FIFO\" for hierarchy \"ADC1_drive:ADC1_drive\|ADC1_FIFO:ADC1_FIFO_inst\"" {  } { { "src/ADC1_drive.v" "ADC1_FIFO_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/ADC1_drive.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFT FFT:FFT " "Elaborating entity \"FFT\" for hierarchy \"FFT:FFT\"" {  } { { "src/FPGA_control.v" "FFT" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_sglstream_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_sglstream_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_sglstream_fft_130-transform " "Found design unit 1: asj_fft_sglstream_fft_130-transform" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050910 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_sglstream_fft_130 " "Found entity 1: asj_fft_sglstream_fft_130" {  } { { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368050910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368050910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_sglstream_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst " "Elaborating entity \"asj_fft_sglstream_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\"" {  } { { "IP/FFT.v" "asj_fft_sglstream_fft_130_inst" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050926 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_bfp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_bfp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368050926 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "twiddle_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"twiddle_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368050926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1 " "Elaborating entity \"auk_dspip_avalon_streaming_sink_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_atlantic_sink_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368050957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 1 " "Parameter \"almost_empty_value\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 5 " "Parameter \"almost_full_value\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 7 " "Parameter \"lpm_numwords\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=Auto " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051004 ""}  } { { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368051004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0eh1 " "Found entity 1: scfifo_0eh1" {  } { { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0eh1 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated " "Elaborating entity \"scfifo_0eh1\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_po81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_po81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_po81 " "Found entity 1: a_dpfifo_po81" {  } { { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_po81 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo " "Elaborating entity \"a_dpfifo_po81\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\"" {  } { { "db/scfifo_0eh1.tdf" "dpfifo" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0tf1 " "Found entity 1: altsyncram_0tf1" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0tf1 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram " "Elaborating entity \"altsyncram_0tf1\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\"" {  } { { "db/a_dpfifo_po81.tdf" "FIFOram" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_gs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_po81.tdf" "almost_full_comparer" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_po81.tdf" "two_comparison" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tnb " "Found entity 1: cntr_tnb" {  } { { "db/cntr_tnb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_tnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_tnb FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_tnb:rd_ptr_msb " "Elaborating entity \"cntr_tnb\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_tnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_po81.tdf" "rd_ptr_msb" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ao7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ao7 " "Found entity 1: cntr_ao7" {  } { { "db/cntr_ao7.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_ao7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ao7 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ao7:usedw_counter " "Elaborating entity \"cntr_ao7\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_ao7:usedw_counter\"" {  } { { "db/a_dpfifo_po81.tdf" "usedw_counter" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_unb " "Found entity 1: cntr_unb" {  } { { "db/cntr_unb.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_unb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_unb FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_unb:wr_ptr " "Elaborating entity \"cntr_unb\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|cntr_unb:wr_ptr\"" {  } { { "db/a_dpfifo_po81.tdf" "wr_ptr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_atlantic_source_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1 " "Elaborating entity \"auk_dspip_avalon_streaming_controller_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "auk_dsp_interface_controller_1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_m_k_counter_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_m_k_counter_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_m_k_counter_fft_130-gen_all " "Found design unit 1: asj_fft_m_k_counter_fft_130-gen_all" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051511 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_m_k_counter_fft_130 " "Found entity 1: asj_fft_m_k_counter_fft_130" {  } { { "asj_fft_m_k_counter_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_m_k_counter_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_m_k_counter_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:\\gen_gt256_mk:ctrl " "Elaborating entity \"asj_fft_m_k_counter_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_m_k_counter_fft_130:\\gen_gt256_mk:ctrl\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_gt256_mk:ctrl" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_rst_fft_130-syn" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051574 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_rst_fft_130 " "Found entity 1: asj_fft_tdl_bit_rst_fft_130" {  } { { "asj_fft_tdl_bit_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_rst_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_ctrl_np\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "delay_ctrl_np" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_npd " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:delay_npd\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "delay_npd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_wrengen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrengen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrengen_fft_130-gen_all " "Found design unit 1: asj_fft_wrengen_fft_130-gen_all" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051668 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrengen_fft_130 " "Found entity 1: asj_fft_wrengen_fft_130" {  } { { "asj_fft_wrengen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrengen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrengen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we " "Elaborating entity \"asj_fft_wrengen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrengen_fft_130:sel_we\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "sel_we" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_in_write_sgl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_in_write_sgl_fft_130-writer " "Found design unit 1: asj_fft_in_write_sgl_fft_130-writer" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051811 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_in_write_sgl_fft_130 " "Found entity 1: asj_fft_in_write_sgl_fft_130" {  } { { "asj_fft_in_write_sgl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_in_write_sgl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_in_write_sgl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer " "Elaborating entity \"asj_fft_in_write_sgl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_in_write_sgl_fft_130:writer\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "writer" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cnt_ctrl_fft_130-cnt_sw " "Found design unit 1: asj_fft_cnt_ctrl_fft_130-cnt_sw" {  } { { "asj_fft_cnt_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051891 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cnt_ctrl_fft_130 " "Found entity 1: asj_fft_cnt_ctrl_fft_130" {  } { { "asj_fft_cnt_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cnt_ctrl_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cnt_ctrl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cnt_ctrl_fft_130:ccc " "Elaborating entity \"asj_fft_cnt_ctrl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cnt_ctrl_fft_130:ccc\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ccc" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_4dp_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_4dp_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_4dp_ram_fft_130-syn " "Found design unit 1: asj_fft_4dp_ram_fft_130-syn" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051971 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_4dp_ram_fft_130 " "Found entity 1: asj_fft_4dp_ram_fft_130" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368051971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368051971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_4dp_ram_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A " "Elaborating entity \"asj_fft_4dp_ram_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "dat_A" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368051986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_data_ram_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_data_ram_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_data_ram_fft_130-SYN " "Found design unit 1: asj_fft_data_ram_fft_130-SYN" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052050 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_data_ram_fft_130 " "Found entity 1: asj_fft_data_ram_fft_130" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368052050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_data_ram_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A " "Elaborating entity \"asj_fft_data_ram_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\"" {  } { { "asj_fft_4dp_ram_fft_130.vhd" "\\gen_rams:0:dat_A" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_4dp_ram_fft_130.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "\\gen_M4K:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\"" {  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052129 ""}  } { { "asj_fft_data_ram_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_data_ram_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368052129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ou3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ou3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ou3 " "Found entity 1: altsyncram_4ou3" {  } { { "db/altsyncram_4ou3.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_4ou3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368052193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ou3 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_4ou3:auto_generated " "Elaborating entity \"altsyncram_4ou3\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_4dp_ram_fft_130:dat_A\|asj_fft_data_ram_fft_130:\\gen_rams:0:dat_A\|altsyncram:\\gen_M4K:altsyncram_component\|altsyncram_4ou3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_dataadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dataadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dataadgen_fft_130-gen_all " "Found design unit 1: asj_fft_dataadgen_fft_130-gen_all" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052634 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dataadgen_fft_130 " "Found entity 1: asj_fft_dataadgen_fft_130" {  } { { "asj_fft_dataadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dataadgen_fft_130.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368052634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dataadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen " "Elaborating entity \"asj_fft_dataadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dataadgen_fft_130:rd_adgen\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "rd_adgen" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_addr_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_addr_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_addr_fft_130-syn " "Found design unit 1: asj_fft_cxb_addr_fft_130-syn" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052744 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_addr_fft_130 " "Found entity 1: asj_fft_cxb_addr_fft_130" {  } { { "asj_fft_cxb_addr_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_addr_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368052744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:ram_cxb_rd\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_rd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_fft_130-syn " "Found design unit 1: asj_fft_tdl_fft_130-syn" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052822 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_fft_130 " "Found entity 1: asj_fft_tdl_fft_130" {  } { { "asj_fft_tdl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368052822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:k_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:k_delay\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:k_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:p_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_fft_130:\\gen_wrsw_2:p_delay\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:p_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368052854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_wrswgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_wrswgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_wrswgen_fft_130-gen_all " "Found design unit 1: asj_fft_wrswgen_fft_130-gen_all" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052981 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_wrswgen_fft_130 " "Found entity 1: asj_fft_wrswgen_fft_130" {  } { { "asj_fft_wrswgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_wrswgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368052981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368052981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_wrswgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrswgen_fft_130:\\gen_wrsw_2:get_wr_swtiches " "Elaborating entity \"asj_fft_wrswgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_wrswgen_fft_130:\\gen_wrsw_2:get_wr_swtiches\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:get_wr_swtiches" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_addr_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:\\gen_wrsw_2:ram_cxb_wr " "Elaborating entity \"asj_fft_cxb_addr_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_addr_fft_130:\\gen_wrsw_2:ram_cxb_wr\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_wrsw_2:ram_cxb_wr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_data_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_fft_130-syn" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053075 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_fft_130 " "Found entity 1: asj_fft_cxb_data_fft_130" {  } { { "asj_fft_cxb_data_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_fft_130:ram_cxb_wr_data " "Elaborating entity \"asj_fft_cxb_data_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_fft_130:ram_cxb_wr_data\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_wr_data" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cxb_data_r_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cxb_data_r_fft_130-syn " "Found design unit 1: asj_fft_cxb_data_r_fft_130-syn" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053170 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cxb_data_r_fft_130 " "Found entity 1: asj_fft_cxb_data_r_fft_130" {  } { { "asj_fft_cxb_data_r_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cxb_data_r_fft_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cxb_data_r_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data " "Elaborating entity \"asj_fft_cxb_data_r_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_cxb_data_r_fft_130:ram_cxb_bfp_data\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "ram_cxb_bfp_data" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_dft_bfp_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_dft_bfp_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_dft_bfp_fft_130-dft_r4 " "Found design unit 1: asj_fft_dft_bfp_fft_130-dft_r4" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053297 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_dft_bfp_fft_130 " "Found entity 1: asj_fft_dft_bfp_fft_130" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_dft_bfp_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft " "Elaborating entity \"asj_fft_dft_bfp_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:bfpdft" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_in_sc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_in_sc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "do_tdl " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"do_tdl\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_st2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_st2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "butterfly_rnd " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"butterfly_rnd\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "reg_no_twiddle " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"reg_no_twiddle\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1716368053313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_pround_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_pround_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_pround_fft_130-AROUNDPIPE_SYNTH " "Found design unit 1: asj_fft_pround_fft_130-AROUNDPIPE_SYNTH" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053377 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_pround_fft_130 " "Found entity 1: asj_fft_pround_fft_130" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_full_rnd:gen_rounding_blk:0:u0" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053456 ""}  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368053456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gnj " "Found entity 1: add_sub_gnj" {  } { { "db/add_sub_gnj.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_gnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gnj FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_gnj:auto_generated " "Elaborating entity \"add_sub_gnj\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_pround_fft_130:\\gen_full_rnd:gen_rounding_blk:0:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_gnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_i_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_i_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_i_fft_130-input_bfp " "Found design unit 1: asj_fft_bfp_i_fft_130-input_bfp" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053614 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_i_fft_130 " "Found entity 1: asj_fft_bfp_i_fft_130" {  } { { "asj_fft_bfp_i_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_i_fft_130.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_i_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_i_fft_130:\\gen_cont:bfp_scale " "Elaborating entity \"asj_fft_bfp_i_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_i_fft_130:\\gen_cont:bfp_scale\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_scale" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_o_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053742 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_fft_130 " "Found entity 1: asj_fft_bfp_o_fft_130" {  } { { "asj_fft_bfp_o_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect " "Elaborating entity \"asj_fft_bfp_o_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_detect" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_bit_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_bit_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_bit_fft_130-syn " "Found design unit 1: asj_fft_tdl_bit_fft_130-syn" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053821 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_bit_fft_130 " "Found entity 1: asj_fft_tdl_bit_fft_130" {  } { { "asj_fft_tdl_bit_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_bit_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_pass" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_fft_130:\\gen_cont:bfp_detect\|asj_fft_tdl_bit_fft_130:\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk\"" {  } { { "asj_fft_bfp_o_fft_130.vhd" "\\gen_blk_float:gen_streaming:gen_cont:delay_next_blk" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_fft_130.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_o_1pt_fft_130-output_bfp " "Found design unit 1: asj_fft_bfp_o_1pt_fft_130-output_bfp" {  } { { "asj_fft_bfp_o_1pt_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053909 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_o_1pt_fft_130 " "Found entity 1: asj_fft_bfp_o_1pt_fft_130" {  } { { "asj_fft_bfp_o_1pt_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_o_1pt_fft_130.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368053909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368053909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_o_1pt_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt_fft_130:\\gen_cont:bfp_detect_1pt " "Elaborating entity \"asj_fft_bfp_o_1pt_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_bfp_o_1pt_fft_130:\\gen_cont:bfp_detect_1pt\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:bfp_detect_1pt" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit_fft_130:\\gen_cont:delay_next_blk " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_tdl_bit_fft_130:\\gen_cont:delay_next_blk\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_cont:delay_next_blk" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368053943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_cmult_std_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_cmult_std_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_cmult_std_fft_130-model " "Found design unit 1: asj_fft_cmult_std_fft_130-model" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054029 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_cmult_std_fft_130 " "Found entity 1: asj_fft_cmult_std_fft_130" {  } { { "asj_fft_cmult_std_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_cmult_std_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1 " "Elaborating entity \"asj_fft_cmult_std_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\"" {  } { { "asj_fft_dft_bfp_fft_130.vhd" "\\gen_da0:gen_std:cm1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_dft_bfp_fft_130.vhd" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_mult_add_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_mult_add_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_mult_add_fft_130-syn " "Found design unit 1: asj_fft_mult_add_fft_130-syn" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054115 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_mult_add_fft_130 " "Found entity 1: asj_fft_mult_add_fft_130" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ms" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Parameter \"width_result\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction SUB " "Parameter \"multiplier1_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054270 ""}  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368054270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_6gq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_6gq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_6gq2 " "Found entity 1: mult_add_6gq2" {  } { { "db/mult_add_6gq2.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_6gq2 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated " "Elaborating entity \"mult_add_6gq2\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_p391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_p391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_p391 " "Found entity 1: ded_mult_p391" {  } { { "db/ded_mult_p391.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_p391 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1 " "Elaborating entity \"ded_mult_p391\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\"" {  } { { "db/mult_add_6gq2.tdf" "ded_mult1" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_6gq2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/dffpipe_b3c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ms\|altmult_add:ALTMULT_ADD_component\|mult_add_6gq2:auto_generated\|ded_mult_p391:ded_mult1\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_p391.tdf" "pre_result" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/ded_mult_p391.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_mult_add_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma " "Elaborating entity \"asj_fft_mult_add_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:ma" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "ALTMULT_ADD_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\"" {  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 17 " "Parameter \"width_result\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054473 ""}  } { { "asj_fft_mult_add_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_mult_add_fft_130.vhd" 164 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368054473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_5fq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_5fq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_5fq2 " "Found entity 1: mult_add_5fq2" {  } { { "db/mult_add_5fq2.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mult_add_5fq2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_5fq2 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_5fq2:auto_generated " "Elaborating entity \"mult_add_5fq2\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_mult_add_fft_130:\\gen_ma:gen_ma_full:ma\|altmult_add:ALTMULT_ADD_component\|mult_add_5fq2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_pround_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0 " "Elaborating entity \"asj_fft_pround_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:u0" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "\\gbrnd:nev:gp:lpm_add_sub_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\"" {  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054566 ""}  } { { "asj_fft_pround_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_pround_fft_130.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368054566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mnj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mnj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mnj " "Found entity 1: add_sub_mnj" {  } { { "db/add_sub_mnj.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/add_sub_mnj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mnj FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_mnj:auto_generated " "Elaborating entity \"add_sub_mnj\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_pround_fft_130:\\gen_ma:gen_ma_full:u0\|LPM_ADD_SUB:\\gbrnd:nev:gp:lpm_add_sub_component\|add_sub_mnj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay " "Elaborating entity \"asj_fft_tdl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_dft_bfp_fft_130:\\gen_dft_2:bfpdft\|asj_fft_cmult_std_fft_130:\\gen_da0:gen_std:cm1\|asj_fft_tdl_fft_130:\\gen_ma:gen_ma_full:real_delay\"" {  } { { "asj_fft_cmult_std_fft_130.vhd" "\\gen_ma:gen_ma_full:real_delay" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_cmult_std_fft_130.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:delay_blk_done" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_bfp_ctrl_fft_130-syn " "Found design unit 1: asj_fft_bfp_ctrl_fft_130-syn" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054916 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_bfp_ctrl_fft_130 " "Found entity 1: asj_fft_bfp_ctrl_fft_130" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368054916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368054916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_bfp_ctrl_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc " "Elaborating entity \"asj_fft_bfp_ctrl_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:bfpc" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass\"" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_bfp_ctrl_fft_130:\\gen_dft_2:bfpc\|asj_fft_tdl_bit_rst_fft_130:\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2\"" {  } { { "asj_fft_bfp_ctrl_fft_130.vhd" "\\gen_quad_str_ctrl:gen_se_bfp:gen_4bit_accum:gen_cont:delay_next_pass2" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_bfp_ctrl_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done2 " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_tdl_bit_rst_fft_130:\\gen_dft_2:delay_blk_done2\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_dft_2:delay_blk_done2" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368054946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_twadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_twadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_twadgen_fft_130-gen_all " "Found design unit 1: asj_fft_twadgen_fft_130-gen_all" {  } { { "asj_fft_twadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055017 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_twadgen_fft_130 " "Found entity 1: asj_fft_twadgen_fft_130" {  } { { "asj_fft_twadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_twadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_twadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_twadgen_fft_130:twid_factors " "Elaborating entity \"asj_fft_twadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_twadgen_fft_130:twid_factors\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "twid_factors" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_3dp_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_3dp_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_3dp_rom_fft_130-syn " "Found design unit 1: asj_fft_3dp_rom_fft_130-syn" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055103 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_3dp_rom_fft_130 " "Found entity 1: asj_fft_3dp_rom_fft_130" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_3dp_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom " "Elaborating entity \"asj_fft_3dp_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "twrom" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/twid_rom_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/twid_rom_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twid_rom_fft_130-SYN " "Found design unit 1: twid_rom_fft_130-SYN" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055183 ""} { "Info" "ISGN_ENTITY_NAME" "1 twid_rom_fft_130 " "Found entity 1: twid_rom_fft_130" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_1n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n1024sin.hex " "Parameter \"init_file\" = \"FFT_1n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055217 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368055217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b491 " "Found entity 1: altsyncram_b491" {  } { { "db/altsyncram_b491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_b491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_b491:auto_generated " "Elaborating entity \"altsyncram_b491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_b491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_2n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n1024sin.hex " "Parameter \"init_file\" = \"FFT_2n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055293 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368055293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c491 " "Found entity 1: altsyncram_c491" {  } { { "db/altsyncram_c491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_c491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_c491:auto_generated " "Elaborating entity \"altsyncram_c491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_c491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:sin_3n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n1024sin.hex " "Parameter \"init_file\" = \"FFT_3n1024sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055372 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368055372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d491 " "Found entity 1: altsyncram_d491" {  } { { "db/altsyncram_d491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_d491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_d491:auto_generated " "Elaborating entity \"altsyncram_d491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:sin_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_d491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_1n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_1n1024cos.hex " "Parameter \"init_file\" = \"FFT_1n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055435 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368055435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6491 " "Found entity 1: altsyncram_6491" {  } { { "db/altsyncram_6491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_6491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6491:auto_generated " "Elaborating entity \"altsyncram_6491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_1n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_6491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_2n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_2n1024cos.hex " "Parameter \"init_file\" = \"FFT_2n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055518 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368055518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7491 " "Found entity 1: altsyncram_7491" {  } { { "db/altsyncram_7491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_7491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_7491:auto_generated " "Elaborating entity \"altsyncram_7491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_2n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_7491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twid_rom_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n " "Elaborating entity \"twid_rom_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\"" {  } { { "asj_fft_3dp_rom_fft_130.vhd" "\\gen_M4K:cos_3n" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_3dp_rom_fft_130.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "\\gen_auto:altsyncram_component" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Elaborated megafunction instantiation \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\"" {  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component " "Instantiated megafunction \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FFT_3n1024cos.hex " "Parameter \"init_file\" = \"FFT_3n1024cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055592 ""}  } { { "twid_rom_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/twid_rom_fft_130.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716368055592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8491.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8491.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8491 " "Found entity 1: altsyncram_8491" {  } { { "db/altsyncram_8491.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_8491.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8491 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_8491:auto_generated " "Elaborating entity \"altsyncram_8491\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_3dp_rom_fft_130:twrom\|twid_rom_fft_130:\\gen_M4K:cos_3n\|altsyncram:\\gen_auto:altsyncram_component\|altsyncram_8491:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpprdadgen_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpprdadgen_fft_130-gen_all " "Found design unit 1: asj_fft_lpprdadgen_fft_130-gen_all" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055734 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpprdadgen_fft_130 " "Found entity 1: asj_fft_lpprdadgen_fft_130" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpprdadgen_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr " "Elaborating entity \"asj_fft_lpprdadgen_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_radix_4_last_pass:gen_lpp_addr" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en " "Elaborating entity \"asj_fft_tdl_bit_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_bit_rst_fft_130:delay_en\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "delay_en" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_tdl_rst_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_tdl_rst_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_tdl_rst_fft_130-syn " "Found design unit 1: asj_fft_tdl_rst_fft_130-syn" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055818 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_tdl_rst_fft_130 " "Found entity 1: asj_fft_tdl_rst_fft_130" {  } { { "asj_fft_tdl_rst_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_tdl_rst_fft_130.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_rst_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd " "Elaborating entity \"asj_fft_tdl_rst_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpprdadgen_fft_130:\\gen_radix_4_last_pass:gen_lpp_addr\|asj_fft_tdl_rst_fft_130:\\gen_M4K:delay_swd\"" {  } { { "asj_fft_lpprdadgen_fft_130.vhd" "\\gen_M4K:delay_swd" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpprdadgen_fft_130.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fft-library/asj_fft_lpp_serial_fft_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/fft-library/asj_fft_lpp_serial_fft_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asj_fft_lpp_serial_fft_130-lp " "Found design unit 1: asj_fft_lpp_serial_fft_130-lp" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055919 ""} { "Info" "ISGN_ENTITY_NAME" "1 asj_fft_lpp_serial_fft_130 " "Found entity 1: asj_fft_lpp_serial_fft_130" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368055919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368055919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_lpp_serial_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp " "Elaborating entity \"asj_fft_lpp_serial_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\"" {  } { { "asj_fft_sglstream_fft_130.vhd" "\\gen_radix_4_last_pass:lpp" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_fft_tdl_bit_fft_130 FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val " "Elaborating entity \"asj_fft_tdl_bit_fft_130\" for hierarchy \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|asj_fft_lpp_serial_fft_130:\\gen_radix_4_last_pass:lpp\|asj_fft_tdl_bit_fft_130:\\gen_str_val:delay_val\"" {  } { { "asj_fft_lpp_serial_fft_130.vhd" "\\gen_str_val:delay_val" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_lpp_serial_fft_130.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716368055940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3124 " "Found entity 1: altsyncram_3124" {  } { { "db/altsyncram_3124.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_3124.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368056933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368056933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1hi " "Found entity 1: cntr_1hi" {  } { { "db/cntr_1hi.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_1hi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716368057789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716368057789 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368057886 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[16\] " "Synthesized away node \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 551 2 0 } } { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } } { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } } { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368058391 "|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[17\] " "Synthesized away node \"FFT:FFT\|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst\|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_0eh1:auto_generated\|a_dpfifo_po81:dpfifo\|altsyncram_0tf1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_0tf1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/altsyncram_0tf1.tdf" 583 2 0 } } { "db/a_dpfifo_po81.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/a_dpfifo_po81.tdf" 45 2 0 } } { "db/scfifo_0eh1.tdf" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/db/scfifo_0eh1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_sink_fft_130.vhd" 648 0 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 454 0 0 } } { "IP/FFT.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/FFT.v" 92 0 0 } } { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368058391 "|FPGA_control|FFT:FFT|asj_fft_sglstream_fft_130:asj_fft_sglstream_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_0eh1:auto_generated|a_dpfifo_po81:dpfifo|altsyncram_0tf1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1716368058391 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1716368058391 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "96 " "Ignored 96 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "96 " "Ignored 96 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1716368058612 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1716368058612 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716368061749 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 71 -1 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 72 -1 0 } } { "asj_fft_sglstream_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/asj_fft_sglstream_fft_130.vhd" 441 -1 0 } } { "IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/IP/fft-library/auk_dspip_avalon_streaming_controller_fft_130.vhd" 73 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716368062115 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716368062115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368063298 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716368064730 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716368064907 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716368064907 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1716368065144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368065271 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716368065793 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716368065793 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/quartus ii 13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716368065840 "|FPGA_control|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716368065840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368065918 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 121 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 121 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1716368068393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716368068489 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368068489 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FFT_I_EN\[0\] " "No output dependent on input pin \"FFT_I_EN\[0\]\"" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368069058 "|FPGA_control|FFT_I_EN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FFT_I_EN\[1\] " "No output dependent on input pin \"FFT_I_EN\[1\]\"" {  } { { "src/FPGA_control.v" "" { Text "E:/Graduation Design/mutil-channel-oscilloscope/FPGA_control/src/FPGA_control.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716368069058 "|FPGA_control|FFT_I_EN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1716368069058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5520 " "Implemented 5520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716368069074 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716368069074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5055 " "Implemented 5055 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716368069074 ""} { "Info" "ICUT_CUT_TM_RAMS" "396 " "Implemented 396 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716368069074 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1716368069074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716368069074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716368069137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 16:54:29 2024 " "Processing ended: Wed May 22 16:54:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716368069137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716368069137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716368069137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716368069137 ""}
