{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 29 11:18:03 2009 " "Info: Processing started: Fri May 29 11:18:03 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LC3 -c LC3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/DRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Info: Found entity 1: DRAM" {  } { { "src/DRAM.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/DRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/IRAM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/IRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Info: Found entity 1: IRAM" {  } { { "src/IRAM.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/IRAM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Instruction_Fetch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Instruction_Fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Info: Found entity 1: Instruction_Fetch" {  } { { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Data.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data " "Info: Found entity 1: Data" {  } { { "src/Data.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Data.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/LC3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/LC3.v" { { "Info" "ISGN_ENTITY_NAME" "1 LC3 " "Info: Found entity 1: LC3" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(85) " "Warning (10273): Verilog HDL warning at control.v(85): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(89) " "Warning (10273): Verilog HDL warning at control.v(89): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 89 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(187) " "Warning (10273): Verilog HDL warning at control.v(187): extended using \"x\" or \"z\"" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_CONTROL alu_control control.v(7) " "Info (10281): Verilog HDL Declaration information at control.v(7): object \"ALU_CONTROL\" differs only in case from object \"alu_control\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_MuxA alu_MuxA control.v(8) " "Info (10281): Verilog HDL Declaration information at control.v(8): object \"ALU_MuxA\" differs only in case from object \"alu_MuxA\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_MuxB alu_MuxB control.v(9) " "Info (10281): Verilog HDL Declaration information at control.v(9): object \"ALU_MuxB\" differs only in case from object \"alu_MuxB\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC_CONTROL pc_control control.v(16) " "Info (10281): Verilog HDL Declaration information at control.v(16): object \"PC_CONTROL\" differs only in case from object \"pc_control\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_CONTROL reg_control control.v(15) " "Info (10281): Verilog HDL Declaration information at control.v(15): object \"REG_CONTROL\" differs only in case from object \"reg_control\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_LE rd_le control.v(14) " "Info (10281): Verilog HDL Declaration information at control.v(14): object \"RD_LE\" differs only in case from object \"rd_le\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR_LE mar_le control.v(11) " "Info (10281): Verilog HDL Declaration information at control.v(11): object \"MAR_LE\" differs only in case from object \"mar_le\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAR_CONTROL mar_control control.v(12) " "Info (10281): Verilog HDL Declaration information at control.v(12): object \"MAR_CONTROL\" differs only in case from object \"mar_control\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MEM_WE mem_we control.v(13) " "Info (10281): Verilog HDL Declaration information at control.v(13): object \"MEM_WE\" differs only in case from object \"mem_we\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT_STAGE next_stage control.v(23) " "Info (10281): Verilog HDL Declaration information at control.v(23): object \"NEXT_STAGE\" differs only in case from object \"next_stage\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NEXT_STAGE_LE next_stage_le control.v(20) " "Info (10281): Verilog HDL Declaration information at control.v(20): object \"NEXT_STAGE_LE\" differs only in case from object \"next_stage_le\" in the same scope" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Dataram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Dataram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dataram " "Info: Found entity 1: Dataram" {  } { { "src/Dataram.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Dataram.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Instram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Instram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Info: Found entity 1: single_port_rom" {  } { { "src/Instram.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instram.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(43) " "Warning (10273): Verilog HDL warning at register_file.v(43): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(54) " "Warning (10273): Verilog HDL warning at register_file.v(54): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(65) " "Warning (10273): Verilog HDL warning at register_file.v(65): extended using \"x\" or \"z\"" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/register_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Info: Found entity 1: register_file" {  } { { "src/register_file.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/register_file.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(28) " "Warning (10273): Verilog HDL warning at ALU.v(28): extended using \"x\" or \"z\"" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "src/Registers.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Registers.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Execution.v(31) " "Warning (10273): Verilog HDL warning at Execution.v(31): extended using \"x\" or \"z\"" {  } { { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALU_MuxB alu_muxb Execution.v(4) " "Info (10281): Verilog HDL Declaration information at Execution.v(4): object \"ALU_MuxB\" differs only in case from object \"alu_muxb\" in the same scope" {  } { { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Execution.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/Execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Execution " "Info: Found entity 1: Execution" {  } { { "src/Execution.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lpm_counter0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file src/lpm_counter0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "src/lpm_counter0.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LC3 " "Info: Elaborating entity \"LC3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:registers_inst " "Info: Elaborating entity \"Registers\" for hierarchy \"Registers:registers_inst\"" {  } { { "src/LC3.v" "registers_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Registers:registers_inst\|register_file:regfile " "Info: Elaborating entity \"register_file\" for hierarchy \"Registers:registers_inst\|register_file:regfile\"" {  } { { "src/Registers.v" "regfile" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Registers.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch Instruction_Fetch:instruction_fetch_inst " "Info: Elaborating entity \"Instruction_Fetch\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\"" {  } { { "src/LC3.v" "instruction_fetch_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Instruction_Fetch.v(17) " "Warning (10230): Verilog HDL assignment warning at Instruction_Fetch.v(17): truncated value with size 32 to match size of target (16)" {  } { { "src/Instruction_Fetch.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRAM Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst " "Info: Elaborating entity \"IRAM\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\"" {  } { { "src/Instruction_Fetch.v" "IRAM_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Instruction_Fetch.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/IRAM.v" "altsyncram_component" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/IRAM.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/IRAM.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/IRAM.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matrix4_instr.mif " "Info: Parameter \"init_file\" = \"matrix4_instr.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "src/IRAM.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/IRAM.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qf61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qf61 " "Info: Found entity 1: altsyncram_qf61" {  } { { "db/altsyncram_qf61.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/altsyncram_qf61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qf61 Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\|altsyncram_qf61:auto_generated " "Info: Elaborating entity \"altsyncram_qf61\" for hierarchy \"Instruction_Fetch:instruction_fetch_inst\|IRAM:IRAM_inst\|altsyncram:altsyncram_component\|altsyncram_qf61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data Data:data_inst " "Info: Elaborating entity \"Data\" for hierarchy \"Data:data_inst\"" {  } { { "src/LC3.v" "data_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAM Data:data_inst\|DRAM:DRAM_inst " "Info: Elaborating entity \"DRAM\" for hierarchy \"Data:data_inst\|DRAM:DRAM_inst\"" {  } { { "src/Data.v" "DRAM_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Data.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/DRAM.v" "altsyncram_component" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/DRAM.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\"" {  } { { "src/DRAM.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/DRAM.v" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file matrix4_id_data.mif " "Info: Parameter \"init_file\" = \"matrix4_id_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "src/DRAM.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/DRAM.v" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sf1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0sf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sf1 " "Info: Found entity 1: altsyncram_0sf1" {  } { { "db/altsyncram_0sf1.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/altsyncram_0sf1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sf1 Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\|altsyncram_0sf1:auto_generated " "Info: Elaborating entity \"altsyncram_0sf1\" for hierarchy \"Data:data_inst\|DRAM:DRAM_inst\|altsyncram:altsyncram_component\|altsyncram_0sf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execution Execution:execution_inst " "Info: Elaborating entity \"Execution\" for hierarchy \"Execution:execution_inst\"" {  } { { "src/LC3.v" "execution_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Execution:execution_inst\|ALU:ALU_inst " "Info: Elaborating entity \"ALU\" for hierarchy \"Execution:execution_inst\|ALU:ALU_inst\"" {  } { { "src/Execution.v" "ALU_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/Execution.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 ALU.v(12) " "Warning (10230): Verilog HDL assignment warning at ALU.v(12): truncated value with size 32 to match size of target (17)" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control_inst " "Info: Elaborating entity \"control\" for hierarchy \"control:control_inst\"" {  } { { "src/LC3.v" "control_inst" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 105 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADD control.v(30) " "Warning (10036): Verilog HDL or VHDL warning at control.v(30): object \"ADD\" assigned a value but never read" {  } { { "src/control.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/control.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:stage_counter " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:stage_counter\"" {  } { { "src/LC3.v" "stage_counter" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\"" {  } { { "src/lpm_counter0.v" "lpm_counter_component" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/lpm_counter0.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\"" {  } { { "src/lpm_counter0.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/lpm_counter0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "src/lpm_counter0.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/lpm_counter0.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hci.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_hci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hci " "Info: Found entity 1: cntr_hci" {  } { { "db/cntr_hci.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/cntr_hci.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hci lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\|cntr_hci:auto_generated " "Info: Elaborating entity \"cntr_hci\" for hierarchy \"lpm_counter0:stage_counter\|lpm_counter:lpm_counter_component\|cntr_hci:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Execution:execution_inst\|ALU:ALU_inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execution:execution_inst\|ALU:ALU_inst\|Mult0\"" {  } { { "src/ALU.v" "Mult0" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 24 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\"" {  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"Execution:execution_inst\|ALU:ALU_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "src/ALU.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/ALU.v" 24 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qk01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qk01 " "Info: Found entity 1: mult_qk01" {  } { { "db/mult_qk01.tdf" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/db/mult_qk01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "140 " "Info: Ignored 140 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "140 " "Info: Ignored 140 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_MuxA VCC " "Warning (13410): Pin \"ALU_MuxA\" is stuck at VCC" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ALU_MuxB\[1\] GND " "Warning (13410): Pin \"ALU_MuxB\[1\]\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "MAR_CONTROL GND " "Warning (13410): Pin \"MAR_CONTROL\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NEXT_STAGE\[0\] GND " "Warning (13410): Pin \"NEXT_STAGE\[0\]\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NEXT_STAGE\[1\] GND " "Warning (13410): Pin \"NEXT_STAGE\[1\]\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "NEXT_STAGE_LE GND " "Warning (13410): Pin \"NEXT_STAGE_LE\" is stuck at GND" {  } { { "src/LC3.v" "" { Text "C:/Documents and Settings/mefforga/Desktop/LC3/src/LC3.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/mefforga/Desktop/LC3/LC3.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/mefforga/Desktop/LC3/LC3.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "965 " "Info: Implemented 965 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "136 " "Info: Implemented 136 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "795 " "Info: Implemented 795 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 29 11:18:26 2009 " "Info: Processing ended: Fri May 29 11:18:26 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
