// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="diffeq,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.765000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=26,HLS_SYN_LUT=156,HLS_VERSION=2020_1}" *)

module diffeq (
        ap_clk,
        ap_rst,
        vars_V,
        Xoutport_V,
        Xoutport_V_ap_vld,
        Youtport_V,
        Youtport_V_ap_vld,
        Uoutport_V,
        Uoutport_V_ap_vld
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input  [19:0] vars_V;
output  [3:0] Xoutport_V;
output   Xoutport_V_ap_vld;
output  [3:0] Youtport_V;
output   Youtport_V_ap_vld;
output  [3:0] Uoutport_V;
output   Uoutport_V_ap_vld;

reg Xoutport_V_ap_vld;
reg Youtport_V_ap_vld;
reg Uoutport_V_ap_vld;

wire   [3:0] x_var_V_fu_109_p1;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] a_var_V_reg_241;
wire  signed [3:0] dx_var_V_fu_143_p4;
reg  signed [3:0] dx_var_V_reg_246;
wire  signed [3:0] t1_V_fu_171_p2;
reg  signed [3:0] t1_V_reg_252;
wire  signed [3:0] u_var_V_1_fu_204_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln887_fu_177_p2;
wire   [3:0] y_var_V_1_fu_215_p2;
wire   [3:0] x_var_V_1_fu_221_p2;
reg  signed [3:0] p_0441_0_reg_79;
reg  signed [3:0] p_0438_0_reg_89;
reg  signed [3:0] p_0437_0_reg_99;
wire   [1:0] tmp_fu_153_p4;
wire   [3:0] and_ln_fu_163_p3;
wire  signed [3:0] mul_ln209_fu_182_p2;
wire   [3:0] t4_V_fu_187_p2;
wire   [3:0] t6_V_fu_198_p2;
wire   [3:0] t5_V_fu_193_p2;
wire   [3:0] y1_V_fu_210_p2;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0437_0_reg_99 <= u_var_V_1_fu_204_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0437_0_reg_99 <= {{vars_V[11:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0438_0_reg_89 <= y_var_V_1_fu_215_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0438_0_reg_89 <= {{vars_V[7:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln887_fu_177_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        p_0441_0_reg_79 <= x_var_V_1_fu_221_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_0441_0_reg_79 <= x_var_V_fu_109_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_var_V_reg_241 <= {{vars_V[15:12]}};
        dx_var_V_reg_246 <= {{vars_V[19:16]}};
        t1_V_reg_252 <= t1_V_fu_171_p2;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Uoutport_V_ap_vld = 1'b1;
    end else begin
        Uoutport_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Xoutport_V_ap_vld = 1'b1;
    end else begin
        Xoutport_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln887_fu_177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Youtport_V_ap_vld = 1'b1;
    end else begin
        Youtport_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln887_fu_177_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Uoutport_V = p_0437_0_reg_99;

assign Xoutport_V = p_0441_0_reg_79;

assign Youtport_V = p_0438_0_reg_89;

assign and_ln_fu_163_p3 = {{tmp_fu_153_p4}, {2'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign dx_var_V_fu_143_p4 = {{vars_V[19:16]}};

assign icmp_ln887_fu_177_p2 = ((p_0441_0_reg_79 < a_var_V_reg_241) ? 1'b1 : 1'b0);

assign mul_ln209_fu_182_p2 = ($signed(t1_V_reg_252) * $signed(p_0437_0_reg_99));

assign t1_V_fu_171_p2 = ($signed(and_ln_fu_163_p3) - $signed(dx_var_V_fu_143_p4));

assign t4_V_fu_187_p2 = ($signed(mul_ln209_fu_182_p2) * $signed(p_0441_0_reg_79));

assign t5_V_fu_193_p2 = ($signed(p_0438_0_reg_89) * $signed(t1_V_reg_252));

assign t6_V_fu_198_p2 = ($signed(p_0437_0_reg_99) - $signed(t4_V_fu_187_p2));

assign tmp_fu_153_p4 = {{vars_V[17:16]}};

assign u_var_V_1_fu_204_p2 = (t6_V_fu_198_p2 - t5_V_fu_193_p2);

assign x_var_V_1_fu_221_p2 = ($signed(dx_var_V_reg_246) + $signed(p_0441_0_reg_79));

assign x_var_V_fu_109_p1 = vars_V[3:0];

assign y1_V_fu_210_p2 = ($signed(u_var_V_1_fu_204_p2) * $signed(dx_var_V_reg_246));

assign y_var_V_1_fu_215_p2 = ($signed(y1_V_fu_210_p2) + $signed(p_0438_0_reg_89));

endmodule //diffeq
