Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Mar 23 00:01:57 2022
| Host         : JuanKaHp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.492        0.000                      0                 4181        0.041        0.000                      0                 4181        4.020        0.000                       0                  1492  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.492        0.000                      0                 4181        0.041        0.000                      0                 4181        4.020        0.000                       0                  1492  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.907ns  (logic 2.687ns (33.981%)  route 5.220ns (66.019%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.671     2.979    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X21Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[1]/Q
                         net (fo=7, routed)           1.119     4.554    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593[1]
    SLICE_X22Y36         LUT4 (Prop_lut4_I0_O)        0.124     4.678 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.678    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry_i_7_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.228 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.228    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.456 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry__0/CO[2]
                         net (fo=56, routed)          1.065     6.521    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry__0_n_1
    SLICE_X18Y37         LUT3 (Prop_lut3_I1_O)        0.343     6.864 f  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_i_8/O
                         net (fo=2, routed)           0.458     7.322    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_84_fu_1157_p4[11]
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.327     7.649 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.639     8.288    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_i_2_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.795 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0/CO[3]
                         net (fo=16, routed)          1.320    10.115    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_n_0
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.152    10.267 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621[7]_i_1/O
                         net (fo=1, routed)           0.620    10.886    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_42_fu_1205_p3[11]
    SLICE_X22Y40         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.493    12.685    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[7]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X22Y40         FDRE (Setup_fdre_C_D)       -0.283    12.378    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[7]
  -------------------------------------------------------------------
                         required time                         12.378    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.312ns  (logic 4.092ns (49.227%)  route 4.220ns (50.773%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.292 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.292    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[13]
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.500    12.692    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[13]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[13]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.292    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 4.071ns (49.099%)  route 4.220ns (50.901%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.271 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000    11.271    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[15]
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.500    12.692    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[15]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[15]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.217ns  (logic 3.997ns (48.640%)  route 4.220ns (51.360%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.197 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000    11.197    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[14]
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.500    12.692    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[14]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[14]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.197    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.981ns (48.540%)  route 4.220ns (51.460%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.958 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.958    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1_n_0
    SLICE_X14Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.181 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.181    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[12]
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.500    12.692    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y41         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[12]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X14Y41         FDRE (Setup_fdre_C_D)        0.062    12.831    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[12]
  -------------------------------------------------------------------
                         required time                         12.831    
                         arrival time                         -11.181    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.198ns  (logic 3.978ns (48.521%)  route 4.220ns (51.479%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.178 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.178    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[9]
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.499    12.691    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[9]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[9]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.178    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 3.957ns (48.389%)  route 4.220ns (51.611%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.157 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.157    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[11]
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.499    12.691    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[11]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[11]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.714ns  (logic 2.685ns (34.807%)  route 5.029ns (65.193%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.667     2.975    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[2]/Q
                         net (fo=7, routed)           1.036     4.467    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593[2]
    SLICE_X22Y36         LUT4 (Prop_lut4_I2_O)        0.124     4.591 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.591    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry_i_7_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.141 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.141    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.369 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry__0/CO[2]
                         net (fo=56, routed)          1.065     6.433    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_10_fu_1095_p2_carry__0_n_1
    SLICE_X18Y37         LUT3 (Prop_lut3_I1_O)        0.343     6.776 f  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_i_8/O
                         net (fo=2, routed)           0.458     7.235    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_84_fu_1157_p4[11]
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.327     7.562 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_i_2/O
                         net (fo=1, routed)           0.639     8.201    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_i_2_n_0
    SLICE_X21Y36         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.708 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0/CO[3]
                         net (fo=16, routed)          1.126     9.834    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_11_fu_1171_p2_carry__0_n_0
    SLICE_X18Y37         LUT5 (Prop_lut5_I3_O)        0.150     9.984 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621[11]_i_1/O
                         net (fo=1, routed)           0.705    10.689    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_42_fu_1205_p3[15]
    SLICE_X18Y40         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.498    12.690    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X18Y40         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[11]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X18Y40         FDRE (Setup_fdre_C_D)       -0.274    12.392    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_87_reg_1621_reg[11]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.746ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 3.883ns (47.918%)  route 4.220ns (52.082%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.083 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.083    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[10]
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.499    12.691    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[10]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[10]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.762ns  (required time - arrival time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 3.867ns (47.815%)  route 4.220ns (52.185%))
  Logic Levels:           14  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.672     2.980    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X17Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y39         FDRE (Prop_fdre_C_Q)         0.419     3.399 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633_reg[1]/Q
                         net (fo=6, routed)           1.129     4.528    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_45_reg_1633[1]
    SLICE_X15Y38         LUT4 (Prop_lut4_I0_O)        0.296     4.824 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7/O
                         net (fo=1, routed)           0.000     4.824    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_i_7_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.374 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.374    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.488 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.488    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__0_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.759 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1/CO[0]
                         net (fo=31, routed)          1.103     6.861    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_14_fu_1400_p2_carry__1_n_3
    SLICE_X13Y37         LUT3 (Prop_lut3_I1_O)        0.373     7.234 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_10/O
                         net (fo=1, routed)           0.403     7.638    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_45_fu_1430_p3__17[7]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.762 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1/O
                         net (fo=1, routed)           0.541     8.302    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_i_1_n_0
    SLICE_X13Y38         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.687 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.687    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry_n_0
    SLICE_X13Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.801 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.801    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.915 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.029 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2/CO[3]
                         net (fo=2, routed)           1.045    10.074    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_48_fu_1456_p2_carry__2_n_0
    SLICE_X14Y38         LUT2 (Prop_lut2_I1_O)        0.124    10.198 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2/O
                         net (fo=1, routed)           0.000    10.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009[3]_i_2_n_0
    SLICE_X14Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.730 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.730    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[3]_i_1_n_0
    SLICE_X14Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.844 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.844    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[7]_i_1_n_0
    SLICE_X14Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.067 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Val2_s_reg_1009_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.067    design_1_i/eucHW/inst/res_I_V_47_fu_1468_p3[8]
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        1.499    12.691    design_1_i/eucHW/inst/ap_clk
    SLICE_X14Y40         FDRE                                         r  design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[8]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.062    12.830    design_1_i/eucHW/inst/p_Val2_s_reg_1009_reg[8]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.144%)  route 0.192ns (47.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.567     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/Q
                         net (fo=7, routed)           0.192     1.263    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[1]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.308 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.308    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.092     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.279%)  route 0.134ns (48.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.566     0.907    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y43         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.134     1.181    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.834     1.204    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y43          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.721%)  route 0.277ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.556     0.897    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X23Y36         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[4]/Q
                         net (fo=7, routed)           0.277     1.315    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593[4]
    SLICE_X19Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.829     1.199    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X19Y39         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[6]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y39         FDRE (Hold_fdre_C_D)         0.070     1.235    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.685%)  route 0.278ns (66.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.559     0.900    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593_reg[2]/Q
                         net (fo=7, routed)           0.278     1.318    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_31_reg_1593[2]
    SLICE_X19Y38         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.829     1.199    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X19Y38         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[4]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDRE (Hold_fdre_C_D)         0.070     1.235    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/p_Result_37_reg_1616_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.690%)  route 0.260ns (58.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.562     0.903    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X19Y50         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].reg1_reg[31]/Q
                         net (fo=1, routed)           0.260     1.304    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg1[0]
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.349 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.349    design_1_i/axi_gpio_0/U0/ip2bus_data[31]
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.832     1.202    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X18Y49         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X18Y49         FDRE (Hold_fdre_C_D)         0.092     1.265    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.193%)  route 0.216ns (62.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.216     1.269    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_5_reg_1547_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_reg_1564_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.071%)  route 0.235ns (52.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.560     0.901    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X20Y45         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_5_reg_1547_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_5_reg_1547_reg[0]/Q
                         net (fo=48, routed)          0.235     1.300    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/icmp_ln443_5_reg_1547
    SLICE_X22Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.345 r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_reg_1564[9]_i_1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_38_fu_737_p3[9]
    SLICE_X22Y43         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_reg_1564_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.828     1.198    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/ap_clk
    SLICE_X22Y43         FDRE                                         r  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_reg_1564_reg[9]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y43         FDRE (Hold_fdre_C_D)         0.091     1.255    design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/res_I_V_reg_1564_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.234%)  route 0.259ns (64.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.259     1.325    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.232%)  route 0.259ns (64.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.259     1.325    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.221%)  route 0.259ns (64.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.259     1.325    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1492, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y12   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U10/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y14   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y15   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U11/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y10   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U12/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y14   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y15   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U13/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y12   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/m_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y13   design_1_i/eucHW/inst/mac_muladd_9s_9s_18s_18_4_1_U14/eucHW_mac_muladd_9s_9s_18s_18_4_1_DSP48_0_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[18]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y41  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_32_reg_1489_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X16Y39  design_1_i/eucHW/inst/grp_sqrt_fixed_32_32_s_fu_364/x_l_I_V_34_reg_1512_reg[16]_srl3/CLK



