#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 27 16:04:53 2024
# Process ID: 14700
# Current directory: F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/vhdl_ascon_v1/vhdl_ascon_v1.runs/synth_1
# Command line: vivado.exe -log LWC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LWC.tcl
# Log file: F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/vhdl_ascon_v1/vhdl_ascon_v1.runs/synth_1/LWC.vds
# Journal file: F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/vhdl_ascon_v1/vhdl_ascon_v1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LWC.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.320 ; gain = 0.000
Command: synth_design -top LWC -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12612
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LWC' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/LWC.vhd:84]
	Parameter G_DO_FIFO_DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PreProcessor' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/PreProcessor.vhd:81]
INFO: [Synth 8-638] synthesizing module 'KEY_PISO' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/key_piso.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'KEY_PISO' (1#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/key_piso.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DATA_PISO' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/data_piso.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'DATA_PISO' (2#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/data_piso.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PreProcessor' (3#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/PreProcessor.vhd:81]
INFO: [Synth 8-3491] module 'CryptoCore' declared at 'F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/ascon_lwc/src_rtl/v1/CryptoCore.vhd:148' bound to instance 'Inst_CryptoCore' of component 'CryptoCore' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/LWC.vhd:240]
INFO: [Synth 8-638] synthesizing module 'CryptoCore' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/ascon_lwc/src_rtl/v1/CryptoCore.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Asconp' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/ascon_lwc/src_rtl/v1/CryptoCore.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Asconp' (4#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/ascon_lwc/src_rtl/v1/CryptoCore.vhd:45]
WARNING: [Synth 8-614] signal 'hash_s' is read in the process but is not in the sensitivity list [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/ascon_lwc/src_rtl/v1/CryptoCore.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'CryptoCore' (5#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/ascon_lwc/src_rtl/v1/CryptoCore.vhd:183]
INFO: [Synth 8-638] synthesizing module 'PostProcessor' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/PostProcessor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'DATA_SIPO' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/data_sipo.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'DATA_SIPO' (6#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/data_sipo.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'PostProcessor' (7#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/PostProcessor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'FIFO' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/FIFO.vhd:62]
	Parameter G_W bound to: 32 - type: integer 
	Parameter G_DEPTH bound to: 1 - type: integer 
	Parameter G_ELASTIC_2 bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'FIFO' (8#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/FIFO.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FIFO__parameterized0' [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/FIFO.vhd:62]
	Parameter G_W bound to: 33 - type: integer 
	Parameter G_DEPTH bound to: 1 - type: integer 
	Parameter G_ELASTIC_2 bound to: 1 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'FIFO__parameterized0' (8#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/FIFO.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'LWC' (9#1) [F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/GIT/ascon-hardware/hardware/LWC_rtl/LWC.vhd:84]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1110.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.320 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.320 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SYNC_RST.state_reg' in module 'PreProcessor'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_SYNC_RST.state_reg' in module 'PostProcessor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_inst |                          0000001 |                              000
              s_inst_key |                          0000010 |                              001
               s_hdr_key |                          0000100 |                              010
                s_ld_key |                          0001000 |                              011
                   s_hdr |                          0010000 |                              100
              s_ld_empty |                          0100000 |                              110
                    s_ld |                          1000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SYNC_RST.state_reg' using encoding 'one-hot' in module 'PreProcessor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_init |                        000000001 |                             0000
            s_hdr_digest |                        000000010 |                             0001
            s_out_digest |                        000000100 |                             0010
               s_hdr_msg |                        000001000 |                             0011
               s_out_msg |                        000010000 |                             0100
            s_verify_tag |                        000100000 |                             0111
               s_hdr_tag |                        001000000 |                             0101
               s_out_tag |                        010000000 |                             0110
                s_status |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_SYNC_RST.state_reg' using encoding 'one-hot' in module 'PostProcessor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1110.320 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 6     
	   3 Input     64 Bit         XORs := 7     
	   2 Input     56 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   3 Input      8 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 17    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              320 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input  320 Bit        Muxes := 6     
	   3 Input  320 Bit        Muxes := 1     
	  10 Input  320 Bit        Muxes := 1     
	  22 Input  320 Bit        Muxes := 1     
	   2 Input  128 Bit        Muxes := 3     
	  22 Input  128 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   5 Input   16 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	  22 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 30    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 18    
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	  22 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	  16 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	  22 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 2     
	  10 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 3     
	  16 Input    1 Bit        Muxes := 1     
	  22 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1303.820 ; gain = 193.500
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1304.570 ; gain = 194.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |    34|
|4     |LUT2   |    42|
|5     |LUT3   |   225|
|6     |LUT4   |   262|
|7     |LUT5   |   422|
|8     |LUT6   |  1356|
|9     |MUXF7  |    34|
|10    |FDRE   |   593|
|11    |FDSE   |     4|
|12    |IBUF   |    69|
|13    |OBUF   |    36|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------------------+------+
|      |Instance             |Module               |Cells |
+------+---------------------+---------------------+------+
|1     |top                  |                     |  3089|
|2     |  Inst_CryptoCore    |CryptoCore           |  2656|
|3     |  Inst_DoutFifo      |FIFO__parameterized0 |    36|
|4     |  Inst_HeaderFifo    |FIFO                 |    33|
|5     |  Inst_PostProcessor |PostProcessor        |    90|
|6     |  Inst_PreProcessor  |PreProcessor         |   168|
+------+---------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1313.762 ; gain = 203.441
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1313.762 ; gain = 203.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1313.762 ; gain = 203.441
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1316.699 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'LWC' is not ideal for floorplanning, since the cellview 'CryptoCore' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1322.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1322.910 ; gain = 212.590
INFO: [Common 17-1381] The checkpoint 'F:/Hieu/Onedrive/OneDrive - actvn.edu.vn/year4/NCKH/vhdl_ascon_v1/vhdl_ascon_v1.runs/synth_1/LWC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LWC_utilization_synth.rpt -pb LWC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 27 16:06:12 2024...
