{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 17:38:50 2021 " "Info: Processing started: Tue Dec 14 17:38:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DENG -c DENG --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DENG -c DENG --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m60.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file m60.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M60 " "Info: Found entity 1: M60" {  } { { "M60.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/M60.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file light.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LIGHT " "Info: Found entity 1: LIGHT" {  } { { "LIGHT.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/LIGHT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Info: Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst2 " "Info: Elaborating entity \"74139\" for hierarchy \"74139:inst2\"" {  } { { "control.bdf" "inst2" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 152 672 792 312 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst2 " "Info: Elaborated megafunction instantiation \"74139:inst2\"" {  } { { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 152 672 792 312 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"74161:inst\"" {  } { { "control.bdf" "inst" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 136 384 504 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst " "Info: Elaborated megafunction instantiation \"74161:inst\"" {  } { { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 136 384 504 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst\|f74161:sub 74161:inst " "Info: Elaborated megafunction instantiation \"74161:inst\|f74161:sub\", which is child of megafunction instantiation \"74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "control.bdf" "" { Schematic "D:/数电/FPGA编程文件/基础部分/control.bdf" { { 136 384 504 320 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 17:38:52 2021 " "Info: Processing ended: Tue Dec 14 17:38:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
