$date
	Tue Oct 07 21:27:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! regA_out [7:0] $end
$var wire 8 " regB_out [7:0] $end
$var reg 1 # add_a_dir_test_failed $end
$var reg 1 $ clk $end
$var reg 1 % jeq_test_1_failed $end
$var reg 1 & mem_sequence_test_failed $end
$scope module Comp $end
$var wire 8 ' alu_a_inc [7:0] $end
$var wire 8 ( alu_a_sub [7:0] $end
$var wire 1 $ clk $end
$var wire 1 ) is_not $end
$var wire 1 * is_shl $end
$var wire 1 + is_shr $end
$var wire 1 , is_sub $end
$var wire 1 - is_unary $end
$var wire 1 . z_in $end
$var wire 1 / z $end
$var wire 2 0 wb_sel [1:0] $end
$var wire 8 1 wb_data_B [7:0] $end
$var wire 8 2 wb_data_A [7:0] $end
$var wire 1 3 v_in $end
$var wire 1 4 v $end
$var wire 1 5 use_mem_addr $end
$var wire 1 6 use_lit $end
$var wire 2 7 src_sel [1:0] $end
$var wire 8 8 regB_out [7:0] $end
$var wire 8 9 regA_out [7:0] $end
$var wire 7 : pc_out [6:0] $end
$var wire 1 ; pc_load $end
$var wire 7 < opcode [6:0] $end
$var wire 1 = n_in $end
$var wire 1 > n $end
$var wire 1 ? mem_write $end
$var wire 1 @ mem_read $end
$var wire 8 A mem_addr [7:0] $end
$var wire 1 B loadB $end
$var wire 1 C loadA $end
$var wire 8 D literal [7:0] $end
$var wire 1 E is_inc $end
$var wire 15 F im_out [14:0] $end
$var wire 2 G dst_sel [1:0] $end
$var wire 8 H data_out [7:0] $end
$var wire 1 I c_in $end
$var wire 1 J c $end
$var wire 3 K alu_s [2:0] $end
$var wire 8 L alu_out [7:0] $end
$var wire 8 M alu_b_sub [7:0] $end
$var wire 8 N alu_b_normal [7:0] $end
$var wire 8 O alu_b [7:0] $end
$var wire 8 P alu_a_unary [7:0] $end
$var wire 8 Q alu_a_normal [7:0] $end
$var wire 8 R alu_a [7:0] $end
$scope module ALU $end
$var wire 8 S a [7:0] $end
$var wire 8 T b [7:0] $end
$var wire 1 I c $end
$var wire 1 . z $end
$var wire 1 3 v $end
$var wire 3 U s [2:0] $end
$var wire 8 V out [7:0] $end
$var wire 1 = n $end
$var reg 1 W carry_out $end
$var reg 9 X result [8:0] $end
$upscope $end
$scope module CU $end
$var wire 7 Y opcode [6:0] $end
$var wire 1 / Z $end
$var wire 1 4 V $end
$var wire 1 > N $end
$var wire 1 J C $end
$var reg 3 Z alu_s [2:0] $end
$var reg 2 [ dst_sel [1:0] $end
$var reg 1 C loadA $end
$var reg 1 B loadB $end
$var reg 1 @ mem_read $end
$var reg 1 ? mem_write $end
$var reg 1 ; pc_load $end
$var reg 2 \ src_sel [1:0] $end
$var reg 1 6 use_lit $end
$var reg 1 5 use_mem_addr $end
$var reg 2 ] wb_sel [1:0] $end
$upscope $end
$scope module DM $end
$var wire 8 ^ address [7:0] $end
$var wire 1 $ clk $end
$var wire 8 _ data_in [7:0] $end
$var wire 8 ` data_out [7:0] $end
$var wire 1 ? write_enable $end
$upscope $end
$scope module IM $end
$var wire 15 a out [14:0] $end
$var wire 7 b address [6:0] $end
$upscope $end
$scope module PC $end
$var wire 1 $ clk $end
$var wire 1 ; load $end
$var wire 7 c new_value [6:0] $end
$var reg 7 d pc [6:0] $end
$upscope $end
$scope module SR $end
$var wire 1 I c_in $end
$var wire 1 $ clk $end
$var wire 1 = n_in $end
$var wire 1 3 v_in $end
$var wire 1 . z_in $end
$var reg 1 J c $end
$var reg 1 > n $end
$var reg 1 4 v $end
$var reg 1 / z $end
$upscope $end
$scope module regA $end
$var wire 1 $ clk $end
$var wire 8 e data [7:0] $end
$var wire 1 C load $end
$var reg 8 f out [7:0] $end
$upscope $end
$scope module regB $end
$var wire 1 $ clk $end
$var wire 8 g data [7:0] $end
$var wire 1 B load $end
$var reg 8 h out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 h
b1100011 g
b0 f
b1100011 e
b0 d
b1100011 c
b0 b
b1101100011 a
bx `
b0 _
b1100011 ^
b1 ]
b0 \
b0 [
b0 Z
b11 Y
b1100011 X
0W
b1100011 V
b0 U
b1100011 T
b0 S
b0 R
b0 Q
b0 P
b1100011 O
b1100011 N
b1100011 M
b1100011 L
b0 K
0J
0I
bx H
b0 G
b1101100011 F
0E
b1100011 D
0C
1B
b1100011 A
0@
0?
0>
0=
b11 <
0;
b0 :
b0 9
b0 8
b0 7
16
05
04
03
b1100011 2
b1100011 1
b1 0
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
0&
0%
0$
0#
b0 "
b0 !
$end
#1
b110010 1
b110010 g
b110010 2
b110010 e
b110010 L
b110010 V
b110010 X
b110010 O
b110010 T
b110010 N
b110010 M
b110010 A
b110010 ^
1?
b0 0
b0 ]
16
0B
b110010 D
b101000 <
b101000 Y
b110010 c
b1100011 _
b1100011 P
b10100000110010 F
b10100000110010 a
b1 :
b1 b
b1 d
b1100011 '
b1100011 "
b1100011 8
b1100011 h
1$
#2
0$
#3
b1100011 1
b1100011 g
b1100011 2
b1100011 e
b0 _
b10 0
b10 ]
1@
1C
16
0?
b100101 <
b100101 Y
b1100011 H
b1100011 `
b10010100110010 F
b10010100110010 a
b10 :
b10 b
b10 d
1$
#4
0$
#5
13
1=
b11011110 L
b11011110 V
b1111011 O
b1111011 T
b11011110 X
b1100011 R
b1100011 S
b1111011 1
b1111011 g
b1111011 2
b1111011 e
b1111011 N
b1111011 M
bx H
bx `
b1111011 A
b1111011 ^
b1 0
b1 ]
16
0@
1C
b1111011 D
b10 <
b10 Y
b1111011 c
b1100011 _
b1100011 Q
b1001111011 F
b1001111011 a
b11 :
b11 b
b11 d
b1100011 (
b1100011 !
b1100011 9
b1100011 f
1$
#6
0$
#7
b10101110 L
b10101110 V
b10101110 X
b110011 O
b110011 T
b1111011 R
b1111011 S
b110011 N
b110011 M
b110011 A
b110011 ^
b10101110 2
b10101110 e
b10101110 1
b10101110 g
1?
b0 0
b0 ]
16
0C
b1111011 Q
b110011 D
b100111 <
b100111 Y
b110011 c
b1111011 (
b1111011 !
b1111011 9
b1111011 f
14
1>
b10011100110011 F
b10011100110011 a
b100 :
b100 b
b100 d
1$
#8
0$
#9
b1100011 1
b1100011 g
b1100011 2
b1100011 e
b1111011 _
b10 0
b10 ]
1@
1B
16
0?
b100110 <
b100110 Y
b10011000110011 F
b10011000110011 a
b101 :
b101 b
b101 d
b1100011 H
b1100011 `
1$
#10
0$
1&
#11
03
0=
b1111010 L
b1111010 V
1I
1W
b101111010 X
b11111111 O
b11111111 T
b11111111 1
b11111111 g
b11111111 2
b11111111 e
b1100011 _
b11111111 N
b11111111 M
bx H
bx `
b11111111 A
b11111111 ^
1C
b1 0
b1 ]
16
0@
0B
b11111111 D
b10 <
b10 Y
b1111111 c
b1011111111 F
b1011111111 a
b110 :
b110 b
b110 d
1$
#12
0$
#13
03
0=
b110001 L
b110001 V
b110010 O
b110010 T
b100110001 X
b11111111 R
b11111111 S
b110010 N
b110010 M
b1100011 H
b1100011 `
b110010 A
b110010 ^
b110001 2
b110001 e
b110001 1
b110001 g
1?
b0 0
b0 ]
16
0C
b110010 D
b100111 <
b100111 Y
b110010 c
b11111111 Q
b10011100110010 F
b10011100110010 a
b111 :
b111 b
b111 d
04
1J
0>
b11111111 (
b11111111 !
b11111111 9
b11111111 f
1$
#14
0$
#15
1=
b11111111 L
b11111111 V
0I
0W
b11111111 X
b0 O
b0 T
b0 1
b0 g
b0 2
b0 e
b0 N
b0 M
bx H
bx `
b0 A
b0 ^
b1 0
b1 ]
1C
16
0?
b0 D
b10 <
b10 Y
b0 c
b1000000000 F
b1000000000 a
b1000 :
b1000 b
b1000 d
1$
#16
0$
#17
03
0=
0.
b110010 L
b110010 V
b110010 O
b110010 T
b110010 X
b0 R
b0 S
b0 _
b110010 N
b110010 M
b1100011 H
b1100011 `
b110010 A
b110010 ^
b1100011 2
b1100011 e
b1100011 1
b1100011 g
1@
b10 0
b10 ]
16
1C
b110010 D
b100101 <
b100101 Y
b110010 c
b0 Q
b10010100110010 F
b10010100110010 a
b1001 :
b1001 b
b1001 d
0J
1>
b0 (
b0 !
b0 9
b0 f
1$
#18
0$
#19
13
1=
b11000111 L
b11000111 V
b11000111 X
b1100100 O
b1100100 T
b1100011 R
b1100011 S
b1100100 1
b1100100 g
b1100100 2
b1100100 e
b1100100 N
b1100100 M
bx H
bx `
b1100100 A
b1100100 ^
b1 0
b1 ]
16
0@
1C
b1100011 _
b1100011 Q
b1100100 D
b10 <
b10 Y
b1100100 c
b1100011 (
b1100011 !
b1100011 9
b1100011 f
0>
b1001100100 F
b1001100100 a
b1010 :
b1010 b
b1010 d
1$
#20
0$
#21
b10010110 L
b10010110 V
b110010 O
b110010 T
b10010110 X
b1100100 R
b1100100 S
b110010 N
b110010 M
b1100011 H
b1100011 `
b110010 A
b110010 ^
b110010 2
b110010 e
b110010 1
b110010 g
1B
b1 0
b1 ]
16
0C
b110010 D
b11 <
b11 Y
b110010 c
b1100100 Q
b1100110010 F
b1100110010 a
b1011 :
b1011 b
b1011 d
14
1>
b1100100 (
b1100100 !
b1100100 9
b1100100 f
1$
#22
0$
#23
b11011100 L
b11011100 V
b11011100 X
b1111000 O
b1111000 T
b1111000 N
b1111000 M
bx H
bx `
b1111000 A
b1111000 ^
b11011100 2
b11011100 e
b11011100 1
b11011100 g
1?
b0 0
b0 ]
16
0B
b110010 _
b110010 P
b1111000 D
b101000 <
b101000 Y
b1111000 c
b110010 '
b110010 "
b110010 8
b110010 h
b10100001111000 F
b10100001111000 a
b1100 :
b1100 b
b1100 d
1$
#24
0$
#25
1@
1C
16
0?
b101100 <
b101100 Y
b10110001111000 F
b10110001111000 a
b1101 :
b1101 b
b1101 d
b110010 H
b110010 `
1$
#26
0$
#27
03
b11110101 L
b11110101 V
b11110101 X
b11001 O
b11001 T
b11011100 R
b11011100 S
b11001 1
b11001 g
b11001 2
b11001 e
b11001 N
b11001 M
bx H
bx `
b11001 A
b11001 ^
b1 0
b1 ]
16
0@
1C
b11011100 Q
b11001 D
b10 <
b10 Y
b11001 c
b11011100 (
b11011100 !
b11011100 9
b11011100 f
b1000011001 F
b1000011001 a
b1110 :
b1110 b
b1110 d
1$
#28
0$
1#
#29
03
0=
b110010 L
b110010 V
b110010 X
b11001 R
b11001 S
1B
b1 0
b1 ]
16
0C
b11 <
b11 Y
b11001 Q
b1100011001 F
b1100011001 a
b1111 :
b1111 b
b1111 d
04
b11001 (
b11001 !
b11001 9
b11001 f
1$
#30
0$
#31
03
0=
b11001 O
b11001 T
1.
b0 L
b0 V
1I
1W
b0 X
b11001 N
b0 A
b0 ^
b0 2
b0 e
b0 1
b0 g
b1 K
b1 U
b1 Z
b0 0
b0 ]
06
0B
b11001 _
b11001 P
b0 D
b1001101 <
b1001101 Y
b0 c
b11001 '
b11001 "
b11001 8
b11001 h
0>
b100110100000000 F
b100110100000000 a
b10000 :
b10000 b
b10000 d
1$
#32
0$
#33
b101101 1
b101101 g
b101101 2
b101101 e
b10100 O
b10100 T
0.
b101101 L
b101101 V
b10100 M
b10100 N
0I
0W
b101101 X
b10100 A
b10100 ^
16
1;
b10100 D
b1010100 <
b1010100 Y
b10100 c
b0 K
b0 U
b0 Z
b101010000010100 F
b101010000010100 a
b10001 :
b10001 b
b10001 d
1J
1/
1$
#34
0$
#35
b11010 L
b11010 V
b11010 X
b1 O
b1 T
b1 1
b1 g
b1 2
b1 e
b1 N
b1 M
b1 A
b1 ^
b1 0
b1 ]
1B
16
0;
b1 D
b11 <
b11 Y
b1 c
0J
0/
b1100000001 F
b1100000001 a
b10100 :
b10100 b
b10100 d
1$
#36
0$
#37
b1111101 L
b1111101 V
b1111101 X
b1100100 O
b1100100 T
b1100100 N
b1100100 M
b1100100 A
b1100100 ^
b1111101 2
b1111101 e
b1111101 1
b1111101 g
1?
b0 0
b0 ]
16
0B
b1100100 D
b101000 <
b101000 Y
b1100100 c
b1 _
b1 P
b10100001100100 F
b10100001100100 a
b10101 :
b10101 b
b10101 d
b1 '
b1 "
b1 8
b1 h
1$
#38
0$
#39
x3
bx 1
bx g
bx 2
bx e
x=
x.
bx L
bx V
xI
xW
bx X
x-
b0xx001 R
b0xx001 S
b0x O
b0x T
b1 N
b1 M
bx A
bx ^
x)
x*
x+
x,
06
0?
bx D
xE
bx <
bx Y
bx c
bx H
bx `
bx F
bx a
b10110 :
b10110 b
b10110 d
1$
#40
0$
#41
b10111 :
b10111 b
b10111 d
x4
xJ
x>
x/
1$
#42
0$
#43
b11000 :
b11000 b
b11000 d
1$
#44
0$
#45
b11001 :
b11001 b
b11001 d
1$
#46
0$
