variables:
  global_cycle_seconds: 1e-9
  technology: "45nm"

architecture:
  version: 0.4
  nodes:
  - !Component
    name: MainMemory
    class: DRAM
    attributes: {width: 256, block_size: 32, word_bits: 8, datawidth: 8}
    required_actions: ['read', 'write']
  - !Component
    name: GlobalBuffer
    class: SRAM
    attributes:
      depth: 262144
      width: 4096
      datawidth: 8
    required_actions: ['read', 'write']
  # - !Container
  #   name: Core
  #   spatial: {meshX: 4}
  - !Component
    name: LocalBuffer
    class: SRAM 
    spatial: {meshX: 4}
    attributes:
      depth: 4096
      width: 1024
      datawidth: 8
    required_actions: ['read', 'write']
  # - !Container
  #   name: PE
  #   spatial: {meshX: 128, meshY: 128}
  - !Component
    name: Register
    class: regfile
    spatial: {meshX: 128, meshY: 128}
    attributes:
      depth: 1
      width: 8
      datawidth: 8
    required_actions: ['read', 'write']
  - !Component
    name: MACC
    class: intmac
    attributes: {datawidth: 8, width: 8, cycle_time: 1e-9}
    required_actions: ['compute']
