// megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: IP_ROMfv.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.0.0 Build 156 04/24/2013 SJ Full Version
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//altsyncram ADDRESS_ACLR_A="NONE" CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Stratix III" ENABLE_RUNTIME_MOD="NO" INIT_FILE="fv_table0.mif" NUMWORDS_A=4096 OPERATION_MODE="ROM" OUTDATA_ACLR_A="NONE" OUTDATA_REG_A="UNREGISTERED" RAM_BLOCK_TYPE="M144K" WIDTH_A=256 WIDTH_BYTEENA_A=1 WIDTHAD_A=12 address_a clock0 q_a
//VERSION_BEGIN 13.0 cbx_altsyncram 2013:04:24:18:08:47:SJ cbx_cycloneii 2013:04:24:18:08:47:SJ cbx_lpm_add_sub 2013:04:24:18:08:47:SJ cbx_lpm_compare 2013:04:24:18:08:47:SJ cbx_lpm_decode 2013:04:24:18:08:47:SJ cbx_lpm_mux 2013:04:24:18:08:47:SJ cbx_mgl 2013:04:24:18:11:10:SJ cbx_stratix 2013:04:24:18:08:47:SJ cbx_stratixii 2013:04:24:18:08:47:SJ cbx_stratixiii 2013:04:24:18:08:47:SJ cbx_stratixv 2013:04:24:18:08:47:SJ cbx_util_mgl 2013:04:24:18:08:47:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = M144K 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  IP_ROMfv_altsyncram
	( 
	address_a,
	clock0,
	q_a) /* synthesis synthesis_clearbox=1 */;
	input   [11:0]  address_a;
	input   clock0;
	output   [255:0]  q_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1   clock0;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [0:0]   wire_ram_block1a_128portadataout;
	wire  [0:0]   wire_ram_block1a_129portadataout;
	wire  [0:0]   wire_ram_block1a_130portadataout;
	wire  [0:0]   wire_ram_block1a_131portadataout;
	wire  [0:0]   wire_ram_block1a_132portadataout;
	wire  [0:0]   wire_ram_block1a_133portadataout;
	wire  [0:0]   wire_ram_block1a_134portadataout;
	wire  [0:0]   wire_ram_block1a_135portadataout;
	wire  [0:0]   wire_ram_block1a_136portadataout;
	wire  [0:0]   wire_ram_block1a_137portadataout;
	wire  [0:0]   wire_ram_block1a_138portadataout;
	wire  [0:0]   wire_ram_block1a_139portadataout;
	wire  [0:0]   wire_ram_block1a_140portadataout;
	wire  [0:0]   wire_ram_block1a_141portadataout;
	wire  [0:0]   wire_ram_block1a_142portadataout;
	wire  [0:0]   wire_ram_block1a_143portadataout;
	wire  [0:0]   wire_ram_block1a_144portadataout;
	wire  [0:0]   wire_ram_block1a_145portadataout;
	wire  [0:0]   wire_ram_block1a_146portadataout;
	wire  [0:0]   wire_ram_block1a_147portadataout;
	wire  [0:0]   wire_ram_block1a_148portadataout;
	wire  [0:0]   wire_ram_block1a_149portadataout;
	wire  [0:0]   wire_ram_block1a_150portadataout;
	wire  [0:0]   wire_ram_block1a_151portadataout;
	wire  [0:0]   wire_ram_block1a_152portadataout;
	wire  [0:0]   wire_ram_block1a_153portadataout;
	wire  [0:0]   wire_ram_block1a_154portadataout;
	wire  [0:0]   wire_ram_block1a_155portadataout;
	wire  [0:0]   wire_ram_block1a_156portadataout;
	wire  [0:0]   wire_ram_block1a_157portadataout;
	wire  [0:0]   wire_ram_block1a_158portadataout;
	wire  [0:0]   wire_ram_block1a_159portadataout;
	wire  [0:0]   wire_ram_block1a_160portadataout;
	wire  [0:0]   wire_ram_block1a_161portadataout;
	wire  [0:0]   wire_ram_block1a_162portadataout;
	wire  [0:0]   wire_ram_block1a_163portadataout;
	wire  [0:0]   wire_ram_block1a_164portadataout;
	wire  [0:0]   wire_ram_block1a_165portadataout;
	wire  [0:0]   wire_ram_block1a_166portadataout;
	wire  [0:0]   wire_ram_block1a_167portadataout;
	wire  [0:0]   wire_ram_block1a_168portadataout;
	wire  [0:0]   wire_ram_block1a_169portadataout;
	wire  [0:0]   wire_ram_block1a_170portadataout;
	wire  [0:0]   wire_ram_block1a_171portadataout;
	wire  [0:0]   wire_ram_block1a_172portadataout;
	wire  [0:0]   wire_ram_block1a_173portadataout;
	wire  [0:0]   wire_ram_block1a_174portadataout;
	wire  [0:0]   wire_ram_block1a_175portadataout;
	wire  [0:0]   wire_ram_block1a_176portadataout;
	wire  [0:0]   wire_ram_block1a_177portadataout;
	wire  [0:0]   wire_ram_block1a_178portadataout;
	wire  [0:0]   wire_ram_block1a_179portadataout;
	wire  [0:0]   wire_ram_block1a_180portadataout;
	wire  [0:0]   wire_ram_block1a_181portadataout;
	wire  [0:0]   wire_ram_block1a_182portadataout;
	wire  [0:0]   wire_ram_block1a_183portadataout;
	wire  [0:0]   wire_ram_block1a_184portadataout;
	wire  [0:0]   wire_ram_block1a_185portadataout;
	wire  [0:0]   wire_ram_block1a_186portadataout;
	wire  [0:0]   wire_ram_block1a_187portadataout;
	wire  [0:0]   wire_ram_block1a_188portadataout;
	wire  [0:0]   wire_ram_block1a_189portadataout;
	wire  [0:0]   wire_ram_block1a_190portadataout;
	wire  [0:0]   wire_ram_block1a_191portadataout;
	wire  [0:0]   wire_ram_block1a_192portadataout;
	wire  [0:0]   wire_ram_block1a_193portadataout;
	wire  [0:0]   wire_ram_block1a_194portadataout;
	wire  [0:0]   wire_ram_block1a_195portadataout;
	wire  [0:0]   wire_ram_block1a_196portadataout;
	wire  [0:0]   wire_ram_block1a_197portadataout;
	wire  [0:0]   wire_ram_block1a_198portadataout;
	wire  [0:0]   wire_ram_block1a_199portadataout;
	wire  [0:0]   wire_ram_block1a_200portadataout;
	wire  [0:0]   wire_ram_block1a_201portadataout;
	wire  [0:0]   wire_ram_block1a_202portadataout;
	wire  [0:0]   wire_ram_block1a_203portadataout;
	wire  [0:0]   wire_ram_block1a_204portadataout;
	wire  [0:0]   wire_ram_block1a_205portadataout;
	wire  [0:0]   wire_ram_block1a_206portadataout;
	wire  [0:0]   wire_ram_block1a_207portadataout;
	wire  [0:0]   wire_ram_block1a_208portadataout;
	wire  [0:0]   wire_ram_block1a_209portadataout;
	wire  [0:0]   wire_ram_block1a_210portadataout;
	wire  [0:0]   wire_ram_block1a_211portadataout;
	wire  [0:0]   wire_ram_block1a_212portadataout;
	wire  [0:0]   wire_ram_block1a_213portadataout;
	wire  [0:0]   wire_ram_block1a_214portadataout;
	wire  [0:0]   wire_ram_block1a_215portadataout;
	wire  [0:0]   wire_ram_block1a_216portadataout;
	wire  [0:0]   wire_ram_block1a_217portadataout;
	wire  [0:0]   wire_ram_block1a_218portadataout;
	wire  [0:0]   wire_ram_block1a_219portadataout;
	wire  [0:0]   wire_ram_block1a_220portadataout;
	wire  [0:0]   wire_ram_block1a_221portadataout;
	wire  [0:0]   wire_ram_block1a_222portadataout;
	wire  [0:0]   wire_ram_block1a_223portadataout;
	wire  [0:0]   wire_ram_block1a_224portadataout;
	wire  [0:0]   wire_ram_block1a_225portadataout;
	wire  [0:0]   wire_ram_block1a_226portadataout;
	wire  [0:0]   wire_ram_block1a_227portadataout;
	wire  [0:0]   wire_ram_block1a_228portadataout;
	wire  [0:0]   wire_ram_block1a_229portadataout;
	wire  [0:0]   wire_ram_block1a_230portadataout;
	wire  [0:0]   wire_ram_block1a_231portadataout;
	wire  [0:0]   wire_ram_block1a_232portadataout;
	wire  [0:0]   wire_ram_block1a_233portadataout;
	wire  [0:0]   wire_ram_block1a_234portadataout;
	wire  [0:0]   wire_ram_block1a_235portadataout;
	wire  [0:0]   wire_ram_block1a_236portadataout;
	wire  [0:0]   wire_ram_block1a_237portadataout;
	wire  [0:0]   wire_ram_block1a_238portadataout;
	wire  [0:0]   wire_ram_block1a_239portadataout;
	wire  [0:0]   wire_ram_block1a_240portadataout;
	wire  [0:0]   wire_ram_block1a_241portadataout;
	wire  [0:0]   wire_ram_block1a_242portadataout;
	wire  [0:0]   wire_ram_block1a_243portadataout;
	wire  [0:0]   wire_ram_block1a_244portadataout;
	wire  [0:0]   wire_ram_block1a_245portadataout;
	wire  [0:0]   wire_ram_block1a_246portadataout;
	wire  [0:0]   wire_ram_block1a_247portadataout;
	wire  [0:0]   wire_ram_block1a_248portadataout;
	wire  [0:0]   wire_ram_block1a_249portadataout;
	wire  [0:0]   wire_ram_block1a_250portadataout;
	wire  [0:0]   wire_ram_block1a_251portadataout;
	wire  [0:0]   wire_ram_block1a_252portadataout;
	wire  [0:0]   wire_ram_block1a_253portadataout;
	wire  [0:0]   wire_ram_block1a_254portadataout;
	wire  [0:0]   wire_ram_block1a_255portadataout;
	wire  [11:0]  address_a_wire;

	stratixiii_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "none",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.init_file = "fv_table0.mif",
		ram_block1a_0.init_file_layout = "port_a",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.mem_init0 = 2048'h588A3B299B79E95B75F7078527B5C56EEC5A9AB82A98186AF052D64476B414868527B72547C755F7F765F7F755C7D555D7474DCF4F5DDFDF45D7D755C8DA5A78E272308C8E0624ECDB4341F9BF1735FDC2723894A6FA53799DB7CB621834DCF39B275960ACD6EBBBD77820545931F7AADED693FFAAF435713D287C3975302471155094F1A5C0D5A9EA9E0B76123B6F90A5CDF8072E5AE3AC94696A97ACB0115EF7FC60338A01048F8E15809B1A19B233B08312A12251D0738407BE4D7ED023886FD416AB40FF2CC2DB34FE319E5403DC16CB1D12C10F5ADC3377B0D60B6DDA0E6995A3F20428DFEFA1047E5293AD81496E662E12189C95DDC5C3CBD3D3DBCFEF,
		ram_block1a_0.mem_init1 = 2048'hD8B0A000003050506202AE9FFFD7212159F4A68E4A23ADD51B42CE906937FB90548BD715F8BE4195FA3EC97FA8C42395608F29CE7C0B8660D30C2BA14EDD52B83FA43B71FE65FE7378EB755ED5546FE84352E9BA0BA0937271C0B3103143D6B514677A99B9E2470E7961B0DFC692D9242C632A762B72ACC18884C1FFB6FB8FD2B6FF8B4622174B2E4A7733D6A297F38736407501D5F088BC5B5F27828CFC690517AAE6465839B5AF5342CCD43A22BFA53963FBF76C74FA6238B4B62EA1A93B238D1D078D3D23B32918821038FE5644D67EFCCE46E436169C2EBE8C46F67446F634960E2D8F4DED6F4DAF2F8D3F3FD94BF9590BB91B8A70D2D4649614A69454E6,
		ram_block1a_0.operation_mode = "rom",
		ram_block1a_0.port_a_address_clear = "none",
		ram_block1a_0.port_a_address_width = 12,
		ram_block1a_0.port_a_data_out_clear = "none",
		ram_block1a_0.port_a_data_out_clock = "none",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 4095,
		ram_block1a_0.port_a_logical_ram_depth = 4096,
		ram_block1a_0.port_a_logical_ram_width = 256,
		ram_block1a_0.ram_block_type = "M144K",
		ram_block1a_0.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "none",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.init_file = "fv_table0.mif",
		ram_block1a_1.init_file_layout = "port_a",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.mem_init0 = 2048'hF42537B4051685A423A2C15243C0737AF9C81B88993A39B82B1A8D9E1FDCFF7EECFD7E6DCC4F5CCD5E4DCC4F6CED7E6DFCEF6CEDEE7DEC7F64E56665E37261D24B48CB48C9D261B2372CAF1C9D8635E67A59DA51F0273C8F1CB56248DB70A31E8DB671CB68B116AD7640FB30973CD573A813AC5FE10A21CE6DC338877CC239D67D93B877DC22D946B813EC2E814EA5915AA57BC816F9AE26C10EC0F33FE81FC5924E991E60A56728EE3B7DA274A1D70054834530F67335D2965127A2540CEBBF0844B2C15D3ACEC4A14D6B82C4680337D9F8047E53A59DA17A463E00F1EDC73B22465C748880AFB7F75B51713824048C8282CAFAF2F6F7FFFFFDF5E5E5EDE9C9,
		ram_block1a_1.mem_init1 = 2048'hD69E8E2E2E3E1E0E0C7C60415171A181B9BDDFE757063A1AF0C0EC9C15635B0BB7CCE8002846C7BB817D648AF2F61D41E9BE4658B4EFA30B54906B37A1EC26428DC1128ED80543884C0BD7217CAA7D3DD20441D7207C9B5D98FE699D4ABDDF5ABC7B85B0679172DC09EED823D5729F1DF205BB58E70128EF51A25DF650BF34C27986197BD44FA01AC566C903AC37C85379A61D9249F764CF8209A23CAF445BD049EF342FA803880956CC5FD4F17AE96265BC3FB4B62DB8A320AB2A29B62524BF1C0F8615168B080BB93033A0210A89180B982922A1F043D0C142E1E87B68D95A19B8BB29988B0809AA7B68DBDA59FAFB685B8A0928ABB8099E8D6C6FEE5D4EDF,
		ram_block1a_1.operation_mode = "rom",
		ram_block1a_1.port_a_address_clear = "none",
		ram_block1a_1.port_a_address_width = 12,
		ram_block1a_1.port_a_data_out_clear = "none",
		ram_block1a_1.port_a_data_out_clock = "none",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 4095,
		ram_block1a_1.port_a_logical_ram_depth = 4096,
		ram_block1a_1.port_a_logical_ram_width = 256,
		ram_block1a_1.ram_block_type = "M144K",
		ram_block1a_1.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "none",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.init_file = "fv_table0.mif",
		ram_block1a_2.init_file_layout = "port_a",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.mem_init0 = 2048'hA027E0B44385D016D19772A46337E03E6B9D1A4E894F8ACC0BFDBC6ABDE93EE8BD7ABC690FC81C5B8D481EC91D4A8C591FC80C4B8D581EC90552845103C51056814502C6815FBAEC3BFFA86C3BE50016D411579AFC3BEFA87C03815512EEB97F2AC44513F7A86E0B955522FEA95D42B0E42B5FD8A0668B8D6822D6992D67928C792357E8BC4643BDDD1226C881274A12B4D96B27D9E8867A6395ADC2360EC1FD97234AA49CF15F3F11E8C4AE127B45AD91FA461E2099E5DFA31A447CD0A8B3DF674309309CD6EACA832F254569E1829EB6BE5A40612D15158FABF3D3CAC6F42C2C1800107868776777CFDFCF9793A3BBA9B9A1A1B1A5B4ACBCACBCACBCA4B4A4,
		ram_block1a_2.mem_init1 = 2048'hCE9E9E0E1E1E2E3E2E2E3E1F1F1F4F6F77735151E1A1B98999B9A5C554466E1E1A2222C2CAECCD95B52909736357AE9E86E85870340F6FC7F39B10644C7082BAC7F71D2109FCD6BE12794DA599F34E3624D8E18F775B10BCD4FA134FE598867E02B9E58D327AD49079570FE0FC0653AF95482AA6D911757AA2CC5927FF88544EABF5349AD61179AFA25C0DD3A76878B7530DD8921769ADFA20F58B4F1894571BDCBA66A1F12E7AAD2377B0FC1FD99C5287D1065A8C591BC4004781441ADF095EAA7D23E62073B77024EA3D79AE580DCB1C588F4104D23561A67025F334E08741C4824580F631E53264A37710D613559256A1A772A4F337C08257915610E52374,
		ram_block1a_2.operation_mode = "rom",
		ram_block1a_2.port_a_address_clear = "none",
		ram_block1a_2.port_a_address_width = 12,
		ram_block1a_2.port_a_data_out_clear = "none",
		ram_block1a_2.port_a_data_out_clock = "none",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 4095,
		ram_block1a_2.port_a_logical_ram_depth = 4096,
		ram_block1a_2.port_a_logical_ram_width = 256,
		ram_block1a_2.ram_block_type = "M144K",
		ram_block1a_2.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "none",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.init_file = "fv_table0.mif",
		ram_block1a_3.init_file_layout = "port_a",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.mem_init0 = 2048'h40AF97EB601C24DAE39D2559E28EB6506925CFF39A345C709BA7CB611C34CAE29F2559F0AE967A413D85EBD23E0468C1AF977B503C84EAC3271D71C8A29E6658318DF7CBB21C447893AFD77B1024CCE2CA230D656982AEC67A19318DF7FB823C5460D9A3BFC77900249CC6EA933F0D457992BE96C668012DA5C7FB921E3C4468F193AFA7DB79401C24D6DAE2930D35554970EA9EB6AED850610D1537FBC3E2EE8C143C785051FFB7979FBBF141486C24141EBAE2E2DBDFE5A51D190131796A56D6E6BEAE928088B8E97565554D5D2F23332B9B8B9AC6E6F6ECFCFCCCD4C0C0180828383820303727271F1F0F4F5F4F47575747474753534B4B5B5B4B4B5B5B4B,
		ram_block1a_3.mem_init1 = 2048'hD29282121212020212121233333323233333131313534B6B7B7B7F4FDFDDC5B5A5A5B5859D89B8F8E870404252762E0E1E16B6B6F2C9C9E9F99111153D2D4F5772629A9AA2B684DC6C754111392B97D7E7CFDEB030187874545EBF9393EBCD55352C0870E2DAEE960F3941517D8FA6FADA62280C25C5C9E383AF16506800B49EC7F30B3105FCE49AAA067F5D01A981E64E320A68C5CDA19B7B462C90E8DC671F2379CDB49C624A3795B9D1FD163E52F09DA54B731FA6DCF8003F47FB91AC547A02AFDDF119325EF69AB04D650B93FEC438006FDFA389744C329AE7CD211956FE92F8553D03EAC63C106BD78FB148740EB2CBB51D614AA6BED07D15BBD3FE1428,
		ram_block1a_3.operation_mode = "rom",
		ram_block1a_3.port_a_address_clear = "none",
		ram_block1a_3.port_a_address_width = 12,
		ram_block1a_3.port_a_data_out_clear = "none",
		ram_block1a_3.port_a_data_out_clock = "none",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 4095,
		ram_block1a_3.port_a_logical_ram_depth = 4096,
		ram_block1a_3.port_a_logical_ram_width = 256,
		ram_block1a_3.ram_block_type = "M144K",
		ram_block1a_3.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "none",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.init_file = "fv_table0.mif",
		ram_block1a_4.init_file_layout = "port_a",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.mem_init0 = 2048'h1847677FCFA3B39988E4745C4E22228A93F7DDDDB531191972765EDEA2A28888F5754D4D23138BAAF6D6CCFC200018297747DFEFB38399A87C54447C2E0292BAEBD7D5EDAD0111197A6646CEAEBA9290B87955555D3F33138BEAEAC6D4DCBC200000397B6747DFBFAB939189F86444544C3E2212128AFBE7F7C5CDBD21310119186A76664EDEEEA2B2908898F96565455D5D4723233B1B9B8AE6E6E4ECDCDCD0B030383818191757777F7F7FDFD7D393A3A9A9A9A9909494D46C6C6C7C74764242421A1A2A2A223233A7A7979F8FCDDDCDC5F5F5E5E1F1E1E9F9E9C9D9D9C9111101110101110606162E3E3E2E3E3E2E3E2E2E3E2E3E2E263626363626362626,
		ram_block1a_4.mem_init1 = 2048'h673737A7B7A7A7B7A7B7A7B6A6B6B6A6A6B6869686968E9E9E8E9AAAAABAAAEAFAEAEADAD2C2C2C2D252626060643C1C1C1C1C1C1C2525253555D5D1D9D9FBEBEBEB93939387A7BF3F2E0E5E464470606058481888B0A0B4849ECFFFEFF7C343130B3B3B29011575ECECDCDCD0A2A2AA8A1A527677575F5D3D31818189E9FDD7D6C62E3E1A02027878CCD5E5A5BD8D9B23734B5B6E76260C9CA8F0D0C8EC7F17070F3B7B53C1E9AC8C84A4A84A4262620F0FA5B5D9D9E1E1011E3E26565AEAF0908DBDAD55477B6B1303BEAED4F4E8D810203F1F4F67E3DB99B1A48C4C64424A2A2287CFEDE5C1193932066E7ED6C2A8B891C57D7D47132B1B86F6ECDCC03028,
		ram_block1a_4.operation_mode = "rom",
		ram_block1a_4.port_a_address_clear = "none",
		ram_block1a_4.port_a_address_width = 12,
		ram_block1a_4.port_a_data_out_clear = "none",
		ram_block1a_4.port_a_data_out_clock = "none",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 4095,
		ram_block1a_4.port_a_logical_ram_depth = 4096,
		ram_block1a_4.port_a_logical_ram_width = 256,
		ram_block1a_4.ram_block_type = "M144K",
		ram_block1a_4.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "none",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.init_file = "fv_table0.mif",
		ram_block1a_5.init_file_layout = "port_a",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.mem_init0 = 2048'h3027272F1F5F5F776763E3CBD99999B1B0B49C9CDC5C747476725A5A1A1A323227A78F8FCDFDF5F5E1C1C9D91939212036160E0E5E7E6666F2C2C2DA98A8B8A0A195858DDD6D7D657773435B0B1B2B3B23B286968EDCCCFCE4F4E4D0D0C898083828213327171F4F5F7F6F7777E3D3D3CB8999B9A9B1B0A4A4949CDC4C4C7C74746662725A5A4A0A0A2A323233A7A7878F8F9DDDDDD5F5F5E5E1E1E1E9C9C9C98909010121202626262E2E2E0E0E0E4E4E4646464676727272FAFAFAEAEAE8C8C8C8909090909080818585B5BDBDBDADADADBDBDBDBDADADA5B5B595858585555555454545555353434B5B5B5B4B4B4B5B5B5B4B4B5B5B5B4B4B5B5B5B4B4B4B,
		ram_block1a_5.mem_init1 = 2048'hD29282929282929282829292828292828282B2B2A2A2BABABAAAAABABABAAAAAAABABA9A9A8A8A8A8A0A1A1A1A1E56767676767676676767775757575F5F5D5D5D5D2D2D2D292931B1B191818181919191A9A9F9F9E9E9FDDDC7C6D6D6C6E676262E3E2E2E1E0A1A120232223270607848D8C8DCCDFDE5F5A5B585958D9D99ABBBAB73734353434B5B6F6E7E2E2616148484BCBCA8A8F8D0D0C0C0E0F8FC7F1F0F07070727373F7B5B5B5B53F1F1F1F19C9C9C8CA4A4A4A4445A5A5A6A626272121F0F0FBFBDA5A5D5D5C9C9F9E9E1D101011E2E2E3E2E164656526AFAEAD8C09080B5ADBDAD9D554557637B7B4B5B03033226AEBE8CCCD4F4E0E0F8D8C80810,
		ram_block1a_5.operation_mode = "rom",
		ram_block1a_5.port_a_address_clear = "none",
		ram_block1a_5.port_a_address_width = 12,
		ram_block1a_5.port_a_data_out_clear = "none",
		ram_block1a_5.port_a_data_out_clock = "none",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 4095,
		ram_block1a_5.port_a_logical_ram_depth = 4096,
		ram_block1a_5.port_a_logical_ram_width = 256,
		ram_block1a_5.ram_block_type = "M144K",
		ram_block1a_5.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "none",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.init_file = "fv_table0.mif",
		ram_block1a_6.init_file_layout = "port_a",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.mem_init0 = 2048'h1017071F2F3F2F3F3F2F3F071747574757437B6B7BEBFBEBF9E9D1C1918191819484BCACBCBCACBCAC9C84845444544442726A7A7A6A7A6A6A5A4A42120202120327372F2FBFBFAFADBD8D85D5D5C5C5D5D5E1E1F9F9E9E9F9F9E9C9C9D191010111101206262E3E3E3E2E2E2E3E1E1E064646465656564242626A6AFAFAFAFAFAE8E8E8C0C0D09090909090918585A5ADADADADADADADADBDBDBDBDB5959595D555555555555353535B5B5B7B7B7B7B7B7B7B7B7B6B6B6B6B636363636363434343131313131313121616060E0E0E0E0E0E1E1E1E1E1E1E1E0E0E2E2E2E2EBEBEBEBEBEBEAEACACACA4B4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4A4,
		ram_block1a_6.mem_init1 = 2048'h2171716171716171716171616171616171617161617169796969796979696979697969594949594959C9D9C9D9CDDDCDDDCDDDCDDDDCCCDCDCECFCECF4E4F4E4F4E4B4A4B4A4B4B4A4B4849484949484948C9C9C8C9C8C88B8AABABAAABAAA2A7A62627262425252425252424252424A7A7A6A6E7F7F6F6F3F3F0F0F1717170505159595A5A5B5BDBDA9A9A9F9F9D9D9C9C9C1C1D1D1D1F1F1E1E1E1E9ED6E0E1E1E1E1E1E1E161636363636363636365A5A5A5A5A5A5A5AFAE0E0E0E0E0E0F0909D9D9D8D8D8D8DBDBDB5B5A5A5A59555554B4B4B5B5B6B6B7B7B73636353530303161E0E0E3EAEAEBCBCA4B49484C4D4C4C0D8C8E8F8E8F8F8E8F0C0C01000,
		ram_block1a_6.operation_mode = "rom",
		ram_block1a_6.port_a_address_clear = "none",
		ram_block1a_6.port_a_address_width = 12,
		ram_block1a_6.port_a_data_out_clear = "none",
		ram_block1a_6.port_a_data_out_clock = "none",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 4095,
		ram_block1a_6.port_a_logical_ram_depth = 4096,
		ram_block1a_6.port_a_logical_ram_width = 256,
		ram_block1a_6.ram_block_type = "M144K",
		ram_block1a_6.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "none",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.init_file = "fv_table0.mif",
		ram_block1a_7.init_file_layout = "port_a",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.mem_init0 = 2048'h0007071F1F0F0F1F1F1F0F2F3F3F2F2F3F3F272737372727373707075757474753534B4B5B4B4B5B5B6B6B7BEBEBFBFBE9F9F1E1F1F1E1E1F1C1C1D1818191818094848C9C8C9C9C8C9CBCACBCACACBCACBCBCACB4A4A4B4A4B4B4849484D4544454445652425A4A5A4A4A5A4A5A6A7A7A6A7A6A7A6A7A7A6A7A627262726272626272625242520212021202131707170F1F0F1F0F1F0F1F0F1F0F1F0F3F2F3F2FBFAFBFAFBFADBDADB5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5958595D5C5D5C5D5C5D5C1D1C1D9C9D9C9D9C9C9D9C9D9C9D9C9D9C9D9C9D9C9C9D9C9D9C9D9C9D9C9D9C9C9D9C9D9C9D9C9D9C9D9C9C9D9C9D9C9D9C9D9C9D9C9,
		ram_block1a_7.mem_init1 = 2048'h161606161606161606161606161606161606061606061E1E0E1E1E0E0E1E0E0E1E1E0E2E3E2E2E3E3E2E2E3E3E2A2A3A3A2A2A3A3A2A3A3A3A2A2A3A3A2A2A3A3A2A6A7A7A6A6A6A7A7A4A4A5A5A5A4A4A5252524242525252404040505040C0C0D0D0D0C0E0E0E0F0F0F0E0E0E0F0F8F8F8E8ECEDEDFDFDBDBD8D8D8D8D8D9D9D9D9D9D8D8D8D85859595959595B5B5A5A5A5A5A5A5A5A5A5B5B5B5BDB93B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B73737373737373737373737373737363030E0E0E0E0E0E0E1E1E1E1E1E1E1E2EAEAEA4A4A4B4B4B4B4A4A4A4A4A49494D4D4C0C8C8C8D8D8D8C8C8C8D8F8F8F8E8E8E8F0F0F0E0E0F0F0F0E0C0C01010,
		ram_block1a_7.operation_mode = "rom",
		ram_block1a_7.port_a_address_clear = "none",
		ram_block1a_7.port_a_address_width = 12,
		ram_block1a_7.port_a_data_out_clear = "none",
		ram_block1a_7.port_a_data_out_clock = "none",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 4095,
		ram_block1a_7.port_a_logical_ram_depth = 4096,
		ram_block1a_7.port_a_logical_ram_width = 256,
		ram_block1a_7.ram_block_type = "M144K",
		ram_block1a_7.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "none",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.init_file = "fv_table0.mif",
		ram_block1a_8.init_file_layout = "port_a",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.mem_init0 = 2048'h0007071F1F1F1F0F0F0F0F0F1F1F1F1F0F0F0F0F1F1F1F1F0F0F2F2F3F3F3F3F2F2F2727373737272727273737372727273737372727272737171707474757575743434B5B5B4B4B4B5B5B5B4B4B4B5B5B4B4B4B5B5B5B4B4B5B5B7B6B6B7BFBFBEBEBF9F9F9E1E1F1F1F1E1E1F1F1E1E1E1F1F1E1E1F1F1F1E1E1F1F1E1E1F1F1F1E1E1D1D1C18191918181909494848C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9CACACBCACACBCBCACACBCBCACACB4B4A4A4B4B4A4B4B4A4A4B4B4A4A4B4B4A4A4B4A4A4B4B4A4A4B4B4A4A4B4A4A4B4B4A4A4B4B4A4A4B4A4A4B4B4A4A4B4B4A4A4,
		ram_block1a_8.mem_init1 = 2048'h5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B43435353534343435353535343434353535353434343435353535343434343535353534343434353535353434343435353535353636363636373737373736363636363737373737363636363636373737373737373636363636B6B6B7B7F7E7E7E7E3E3E0E0E0E0E0E0E0E0E0E0E1E1E1E1E1E1E1E1E1E1E1E1E0E0E0E0E0E0E0E0E0E0E0E0E060684A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4C4C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8F8F8F8F8F8F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0F0E0E0E0E0E0F0F0F0F0D0D00000,
		ram_block1a_8.operation_mode = "rom",
		ram_block1a_8.port_a_address_clear = "none",
		ram_block1a_8.port_a_address_width = 12,
		ram_block1a_8.port_a_data_out_clear = "none",
		ram_block1a_8.port_a_data_out_clock = "none",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 4095,
		ram_block1a_8.port_a_logical_ram_depth = 4096,
		ram_block1a_8.port_a_logical_ram_width = 256,
		ram_block1a_8.ram_block_type = "M144K",
		ram_block1a_8.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "none",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.init_file = "fv_table0.mif",
		ram_block1a_9.init_file_layout = "port_a",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.mem_init0 = 2048'h0007071F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F0F0F0F0F0F0F1F1F1F1F1F1F1F0F2F2F2F2F2F3F3F3F3F3F37272727272737373737373727272727273737373737272727272737373737372727272727373737373727272727273737373727272727273737373727272727271717175747474747575353535B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B4B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B4B,
		ram_block1a_9.mem_init1 = 2048'hA4A4B4B4B4B4B4B4A4A4A4A4A4A4B4B4B4B4B4B4A4A4A4A4A4A4A4B4B4B4B4B4B4B4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4A4A4A4A4ACACACACA8A8A8A8A8E8E8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C0C00000,
		ram_block1a_9.operation_mode = "rom",
		ram_block1a_9.port_a_address_clear = "none",
		ram_block1a_9.port_a_address_width = 12,
		ram_block1a_9.port_a_data_out_clear = "none",
		ram_block1a_9.port_a_data_out_clock = "none",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 4095,
		ram_block1a_9.port_a_logical_ram_depth = 4096,
		ram_block1a_9.port_a_logical_ram_width = 256,
		ram_block1a_9.ram_block_type = "M144K",
		ram_block1a_9.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "none",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.init_file = "fv_table0.mif",
		ram_block1a_10.init_file_layout = "port_a",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.mem_init0 = 2048'h1017170F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F3F3F3F3F3F3F3F3F2F2F2F2F27272727273737373737373737272727272727272737373737373737372727272727272727373737373737373727272727272727373737373737373727272727272727373737373737373727272727272727373737373737373727272727272727373737373737372727272727272727,
		ram_block1a_10.mem_init1 = 2048'hD8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C0C0C0C0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0D0D01010,
		ram_block1a_10.operation_mode = "rom",
		ram_block1a_10.port_a_address_clear = "none",
		ram_block1a_10.port_a_address_width = 12,
		ram_block1a_10.port_a_data_out_clear = "none",
		ram_block1a_10.port_a_data_out_clock = "none",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 4095,
		ram_block1a_10.port_a_logical_ram_depth = 4096,
		ram_block1a_10.port_a_logical_ram_width = 256,
		ram_block1a_10.ram_block_type = "M144K",
		ram_block1a_10.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "none",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.init_file = "fv_table0.mif",
		ram_block1a_11.init_file_layout = "port_a",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.mem_init0 = 2048'h1017171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_11.mem_init1 = 2048'hE0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0D0D01010,
		ram_block1a_11.operation_mode = "rom",
		ram_block1a_11.port_a_address_clear = "none",
		ram_block1a_11.port_a_address_width = 12,
		ram_block1a_11.port_a_data_out_clear = "none",
		ram_block1a_11.port_a_data_out_clock = "none",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 4095,
		ram_block1a_11.port_a_logical_ram_depth = 4096,
		ram_block1a_11.port_a_logical_ram_width = 256,
		ram_block1a_11.ram_block_type = "M144K",
		ram_block1a_11.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "none",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.init_file = "fv_table0.mif",
		ram_block1a_12.init_file_layout = "port_a",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.mem_init0 = 2048'h0007070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_12.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C00000,
		ram_block1a_12.operation_mode = "rom",
		ram_block1a_12.port_a_address_clear = "none",
		ram_block1a_12.port_a_address_width = 12,
		ram_block1a_12.port_a_data_out_clear = "none",
		ram_block1a_12.port_a_data_out_clock = "none",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 4095,
		ram_block1a_12.port_a_logical_ram_depth = 4096,
		ram_block1a_12.port_a_logical_ram_width = 256,
		ram_block1a_12.ram_block_type = "M144K",
		ram_block1a_12.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "none",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.init_file = "fv_table0.mif",
		ram_block1a_13.init_file_layout = "port_a",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.mem_init0 = 2048'h1017171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_13.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0D0D01010,
		ram_block1a_13.operation_mode = "rom",
		ram_block1a_13.port_a_address_clear = "none",
		ram_block1a_13.port_a_address_width = 12,
		ram_block1a_13.port_a_data_out_clear = "none",
		ram_block1a_13.port_a_data_out_clock = "none",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 4095,
		ram_block1a_13.port_a_logical_ram_depth = 4096,
		ram_block1a_13.port_a_logical_ram_width = 256,
		ram_block1a_13.ram_block_type = "M144K",
		ram_block1a_13.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "none",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.init_file = "fv_table0.mif",
		ram_block1a_14.init_file_layout = "port_a",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.mem_init0 = 2048'h1017171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_14.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0D0D01010,
		ram_block1a_14.operation_mode = "rom",
		ram_block1a_14.port_a_address_clear = "none",
		ram_block1a_14.port_a_address_width = 12,
		ram_block1a_14.port_a_data_out_clear = "none",
		ram_block1a_14.port_a_data_out_clock = "none",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 4095,
		ram_block1a_14.port_a_logical_ram_depth = 4096,
		ram_block1a_14.port_a_logical_ram_width = 256,
		ram_block1a_14.ram_block_type = "M144K",
		ram_block1a_14.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "none",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.init_file = "fv_table0.mif",
		ram_block1a_15.init_file_layout = "port_a",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.mem_init0 = 2048'h0007070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_15.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C00000,
		ram_block1a_15.operation_mode = "rom",
		ram_block1a_15.port_a_address_clear = "none",
		ram_block1a_15.port_a_address_width = 12,
		ram_block1a_15.port_a_data_out_clear = "none",
		ram_block1a_15.port_a_data_out_clock = "none",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 4095,
		ram_block1a_15.port_a_logical_ram_depth = 4096,
		ram_block1a_15.port_a_logical_ram_width = 256,
		ram_block1a_15.ram_block_type = "M144K",
		ram_block1a_15.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "none",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.init_file = "fv_table0.mif",
		ram_block1a_16.init_file_layout = "port_a",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.mem_init0 = 2048'h5452CB51D34D57971DA3B13AA0343EA436F8F862E9EB65ED6F65E369E1D359DFC45CDEC462FAE872D0D84EC4E67EFCD644D4FE38108230289A887862C0706288B82A0AE8DA5A388CBE5C6CDFBF8D394BFB89B956668494EA5A3935C5CFABD0402C7E6283C9F5B47A221E57015D04D8C29FD38BD698DDA5E9A4D089C5A2FEDB97E3BEDBFF064223076A9CA9DCA88D69483793C6F71B0C3DE1C48F3A32BDCC515AD68518119A071D9C930AA1BA2F94852EED5457F45DAE3D9CFF4CFF1CB94BF83B9477E50AA960970DC2A17DE629E20C5389462BFD26F8BF5204FB3F50D6A35513BED82D13E784B0566B89A5E2CA5E350909D7FFF2EA808C14141800010B1B3737,
		ram_block1a_16.mem_init1 = 2048'hE7B79797A787477753733191E9CCEC24026A9395FD410AEEF628419F8B522CE1B76DA0D61BDD9876B5E1069071A7D0768154F219FF58B78768FF04AAD156ED238817FC65FBC0439C1714890A91821A999A31B0B30251E3E24100A3980D7EDFF4101B6AD3AC2D536A8FB4E8C13E664B12EDB990DCA1F2AE2B56064B1F5214511C48195D387C29791D585EABFF92D6F6ABDF183454093DD7BAAED66B0D35C9B29E7658318DA7DB723C94BECA53399D877F59D0FA3E0484B66E48C1E363199D8F3DB5B72755D7D745F7F775E5E765C5D75557C755DFDF4DDFDF55C7C549DBC943C3515BDD44D6941EAC3032A83AB2B46EED475BC943C1DF5DB52E3CB228B8A234CE,
		ram_block1a_16.operation_mode = "rom",
		ram_block1a_16.port_a_address_clear = "none",
		ram_block1a_16.port_a_address_width = 12,
		ram_block1a_16.port_a_data_out_clear = "none",
		ram_block1a_16.port_a_data_out_clock = "none",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 0,
		ram_block1a_16.port_a_first_bit_number = 16,
		ram_block1a_16.port_a_last_address = 4095,
		ram_block1a_16.port_a_logical_ram_depth = 4096,
		ram_block1a_16.port_a_logical_ram_width = 256,
		ram_block1a_16.ram_block_type = "M144K",
		ram_block1a_16.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "none",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.init_file = "fv_table0.mif",
		ram_block1a_17.init_file_layout = "port_a",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.mem_init0 = 2048'hB02724BDBE2FA4B72609981A0380131A89CC4FD4C556CFCC4FC6D1405BE8696AF27162EB6C7FEE6554C7444DCE4D5CE76675F633889B0A89BA2BA83302911273F063D0C172F130078435B68447F675C6D534A70093E241CA79B91E2D9645F457983B88FA43D4379C6FC072932CCFE457B90AE156BF11E259AE35DF78933CE611BA45CF2073C836E9429D67E813CDF639C50E917F2CE31D96599DF629FF702AEF20FEBD63B6F82FE82077A96C2AD5135690FF2BFC8A0F59BE7A0DC9FE284C9BBF5C18EED30572C2AC494F27D2EC192357F998B45E6B85BDE8C23E1651F9C58FB30A547C608883AFE7D349712C3C240E0A02CAEAF7E7FDEDF5E5E1E9E9E9E9E1F1,
		ram_block1a_17.mem_init1 = 2048'hC9D9D9D9F9F9B9898DADAF2F4F4E6E464222AA88E8F4D5351D2B63C3FF96A4587002BFD7E319247CC6AA936D3199E6AE0079B59B533CBCC08F4770AC4A13CDD92676A9EF33D4900B4F885613D5004E984D3BEC387FE90CCB8D4AAE693F9A4CB3E034934DAACC55A2648B38E6832CFE01A75C9334CE6394EE618E3CC368872DCA719F20FB44AE15FA51FEA40BF847DC368960E74CB6390AD17ECD47AA2912D16EFD4486A92A8102DFEC77D4468FA83BB00112894EEFEC6FF44557C447BEB92AABB82BA8191A99080B98090A89082BA839AAA9383BB8292AB92023A22526B72C3FAE2D2CB6B524B796098A9B1803925150DB5C4DD6C754D5FE6CEDF27360EB6A39,
		ram_block1a_17.operation_mode = "rom",
		ram_block1a_17.port_a_address_clear = "none",
		ram_block1a_17.port_a_address_width = 12,
		ram_block1a_17.port_a_data_out_clear = "none",
		ram_block1a_17.port_a_data_out_clock = "none",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 0,
		ram_block1a_17.port_a_first_bit_number = 17,
		ram_block1a_17.port_a_last_address = 4095,
		ram_block1a_17.port_a_logical_ram_depth = 4096,
		ram_block1a_17.port_a_logical_ram_width = 256,
		ram_block1a_17.ram_block_type = "M144K",
		ram_block1a_17.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "none",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.init_file = "fv_table0.mif",
		ram_block1a_18.init_file_layout = "port_a",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.mem_init0 = 2048'h7C38FF29ECBA75B1E634F3A668BFEB2CEA6D29E63075A37420FF2D6ABE793FFA3573A67027E3247A8D490EC80D4B8C5007C11406E13572B46137F0BC4B8DD80ED99D6AACF93F38C80F499C6A3EE9BF5A8C8B4F28EC3B5D80C65021E7125483E7682CDB1F69AABE4105F2A6004BAF680C82F72140DEA86D1392E4084FEBA05472AFDD213642ADBD53368CD83713E9AC92625FA9F1DE3A00E58B236658B0C7FB0334CCF2962F416986A2CA741D21E3DFA618604CB7BB93ED442832DEF7C9913D055E628A96BCC1496B270F27EAD8D4ECA4120B33634FD5E5A8A09098D6766E6E4253192935A5BD8DD5C1C3FBFAEAE2E2E6EE2E0E061614040C1C08180818081000,
		ram_block1a_18.mem_init1 = 2048'hB4B4A4B48494849484B4A4B4E4F5C5DDC9F9697B0B13033323075FCFFFE6C490A8A8184064765F2FA7839BF9C5452C0C0272DADEB6953D61412906B6FAD2200C355DEB93BF64586810AFD7EB113C4CF29A866D5139D7FE123855DDB39B760C88F7DF2359C4BEDA572D91CE2E1259A5834B3490DB2763C894F24B05F1AE1E40BDEB5314C8AB27519CFA33A5C90E7EB1A55B0CDCA337698C5A13F5B13E789D5B02C4B327F9AC5A0FD51246A1E56BACE82F599C4213C5124691F723E4A03FF9AC6AADF92E489D4B0CD80F498C4A0DC90E489D4B0CD80F499C4A05C10640854314D00751865B8DCA1ED99B5E98DF03C4D205D186409D5B0CCA2F78BE7721F62275A3,
		ram_block1a_18.operation_mode = "rom",
		ram_block1a_18.port_a_address_clear = "none",
		ram_block1a_18.port_a_address_width = 12,
		ram_block1a_18.port_a_data_out_clear = "none",
		ram_block1a_18.port_a_data_out_clock = "none",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 0,
		ram_block1a_18.port_a_first_bit_number = 18,
		ram_block1a_18.port_a_last_address = 4095,
		ram_block1a_18.port_a_logical_ram_depth = 4096,
		ram_block1a_18.port_a_logical_ram_width = 256,
		ram_block1a_18.ram_block_type = "M144K",
		ram_block1a_18.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "none",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.init_file = "fv_table0.mif",
		ram_block1a_19.init_file_layout = "port_a",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.mem_init0 = 2048'hAC806846AF83E14D341AF6CFB119655EA2D8E4152B53FF84A8507E13ABC5ED00224EF799A14D761A80FCC53B037FC4B098665F739DA5C8620E26C9E1BD177A42AC94E9533F0738F0C8B60F635BB58DC06A462E01E9C58F325A744CB4B9C37F073008D4EC823B034D6598B0BEDE761911BDD5EBA2023C4448F18B9FE75B603804A4FED2EBA7053D7158DAB69E926049453D3D83EBFAC6DC2430087167DF97A3AB90506C64440A2AA38FCFE5E5D91111282E5646EEFAE29089BDA5754D4B53636B3A16968EACE0E0C0C8C8E025272F1F1713032B7B6BE1D1C4DCDCCC94A4A4B4A8B8AA8A921202025A5E5E6E6F6F6767676767676F6F6D7D7D7D69697979696171,
		ram_block1a_19.mem_init1 = 2048'h4B4B5B5B4B4B5B5B4B6B7B7B2B2B3B3B2F0F1F1F0F071737273777E7C7DECCC8F8E8E8B0808090A0382C2C5E465667776B0B9B8BB3A191DDCDFDE45400183A2A1242E6FECE8591B1A90951756F4E0EB2B29AF8E4C40C2D21034BEBC7C7AEBC1078784406BF9FD3EBD955241C1062DAC6B69D01715925B68EF2F2C834150D63D3BFA78C6840683697FBD3692D046CC2FABE856D51790F96FAC23804354BD3AF867C40689EB7EBC339147CD2BA9E3559713F96EAC238156DC3BB877C40609EB7CB710D247AC2AE8579513F96FAD03C157BD3AF8468502E87FBC9350C72CAB68D7159278EF258350DE3CFA6086054BFD3E9053C42EA96AD5149368EFAD42D017BD7,
		ram_block1a_19.operation_mode = "rom",
		ram_block1a_19.port_a_address_clear = "none",
		ram_block1a_19.port_a_address_width = 12,
		ram_block1a_19.port_a_data_out_clear = "none",
		ram_block1a_19.port_a_data_out_clock = "none",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 0,
		ram_block1a_19.port_a_first_bit_number = 19,
		ram_block1a_19.port_a_last_address = 4095,
		ram_block1a_19.port_a_logical_ram_depth = 4096,
		ram_block1a_19.port_a_logical_ram_width = 256,
		ram_block1a_19.ram_block_type = "M144K",
		ram_block1a_19.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "none",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.init_file = "fv_table0.mif",
		ram_block1a_20.init_file_layout = "port_a",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.mem_init0 = 2048'hE4F88890203C46566F7B8383BDADC5D4782A021A3E66C6CDE9B1919D3D77575A72329A9CA4E4CDC953332B0F1777ECC0D0A8A894063E6B53437BAD95859DE8E0524A2E36060E39F1F1C9C9A5B51F1F52727A5A54B4BCBC91D1FBEB43471F3F270010D8E8F4D4CC9EA6231B0B5B63756DDD85A1B8A89AD2C67E7E6E061239292181D1DDFDF5F7C78B8A0A22222E5C5C547474E888899193ABAFBFD7C7475F6B7B70201008180C3CA4B4E4DECEDAC2D2F3E3BBBB0B1F170505353D6D6D697151514048C8C8EAA6A6A6A6A68E8E8E8E8E868292B2F2E268687979796961514141555545555D4D5D4D0D1D0D3D2D3D25352535253525352737273733233323233B2B,
		ram_block1a_20.mem_init1 = 2048'h3626362626362636360616060616061616061606061E0E3E3E2E7EFEEEFFFDE9D9D9C9D1D1C1D1F1E1E1F1A1A9B999898D9D0D0D3537276767575E4E4A5A7A7A6222829292988CACACACF4D4D4D5D56969690B030303232F2F6FCFC7C7E6E4E88888909030307C4C4E4677777B0B8B93B3B1ADCDDDE5647418081A3222324ECEFEE6F58199A9A131455D7F6F76069AAABAB0C0DCECEC7501093B330347DFFFF68488A83810545C6E67078BABAB81C5EDED6410183A3242CEEEF69589A92911456F7F46029AAAB0D4CCFC65110B3B2357CFEFF48098B820545E66671B9BA3A1DDDDF574080A2222CECEE7E18981216D5F57762A8A82B0FCCCE5751903332F4FD7,
		ram_block1a_20.operation_mode = "rom",
		ram_block1a_20.port_a_address_clear = "none",
		ram_block1a_20.port_a_address_width = 12,
		ram_block1a_20.port_a_data_out_clear = "none",
		ram_block1a_20.port_a_data_out_clock = "none",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 0,
		ram_block1a_20.port_a_first_bit_number = 20,
		ram_block1a_20.port_a_last_address = 4095,
		ram_block1a_20.port_a_logical_ram_depth = 4096,
		ram_block1a_20.port_a_logical_ram_width = 256,
		ram_block1a_20.ram_block_type = "M144K",
		ram_block1a_20.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "none",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.init_file = "fv_table0.mif",
		ram_block1a_21.init_file_layout = "port_a",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.mem_init0 = 2048'hDCD8C8C0F0F0A8A8989C041436267E7F4B5B4343732BBBA99D958595A5FDEDF8C0D040527A2A3A2E360606160E7EFDE1F1D1C1D9D9E9ADB5B585071F1F0F6A627272524A4A4A7CB4B4B4B49C8C8C8CC1E1E1E1EB4B4B4B470727373F3F3F1F070000C0F0F8F8E8E8D0D4D4C484BCBEAE2E36020313134B5B7B6B7B636755455DCD8D9DADB5A5B5A1B0A0988898CADAC2F2E26676667E6E4E5E4E161606163222393929293939098191D1C1C1D5DDCDEDEDFDFDFDEDE5E7E7D7D79797938B8B8B8A8A0A0A2A222222222222222222222A2E2E0E4E5E5C5C5C5C5C4C4444545454544444445454444444547464647C7C6C6C7C7C6C6C7C7C6C6C78686878686878,
		ram_block1a_21.mem_init1 = 2048'h5B5B4B4B4B5B5B4B4B4B5B5B5B4B4B5B5B5B4B4B4B5B5B6B6B6B3BBBBBABA9ADBDBDBDA5A5A5B595959585858595959595858585BDBDBDFDFDEDECECE8F8D8D8D0D050404042426262623A3A3A3A3A1E1E1E1E16161636363676F6FEFEDFDDD9D9D9D1D1F1F1B1A1A1A989898D9D1D1535372767675F5E5E5A4A4A62727222A2829A988C8CBCB4B4E4E4D4C4CDDD59696973232313030B1F0F2F372777F7C7DECCD8E8E8F0A0B08098881C2C3C267646564F5B4B7B6323B3839B898DBDADB5F5C5D5DCC85878623232020A1E1E2E2676F6D6CDC9D9F9F1A1A189899D1D353767674F4E4A4A6262A2A28A8C8C84A4E4E4ECCDD959517333230B0B0F17372767EF,
		ram_block1a_21.operation_mode = "rom",
		ram_block1a_21.port_a_address_clear = "none",
		ram_block1a_21.port_a_address_width = 12,
		ram_block1a_21.port_a_data_out_clear = "none",
		ram_block1a_21.port_a_data_out_clock = "none",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 0,
		ram_block1a_21.port_a_first_bit_number = 21,
		ram_block1a_21.port_a_last_address = 4095,
		ram_block1a_21.port_a_logical_ram_depth = 4096,
		ram_block1a_21.port_a_logical_ram_width = 256,
		ram_block1a_21.ram_block_type = "M144K",
		ram_block1a_21.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "none",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.init_file = "fv_table0.mif",
		ram_block1a_22.init_file_layout = "port_a",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.mem_init0 = 2048'hECF8F8E0D0C0C0D0C0D0D8C8F8F8A8B8BCACA4B484841416061E1E0E2E7E7E6B63737363434353534B4B4B5B5B2BA9A5B5B5B5A5A585859D9D9D9D8D8D8DE8E0F0F0F0F0F0F0C24A4A4A4A4A4A4A4A06262626262626262E2E0E0E0E0E0E0E161111D1F1F1F1E1E1E9E9E9F9F9D9D9C9C9C1D5D5D5D58585A5B5B5ADADAFBFBF2F2F2F1F17070713120202121242425A7A6A7A7A6A6A7A6A6A7A72627272465654445444445444DCDC8C9C8C8C9C8CBCACACBCACBCA4B4A4A4B4A4B4A0B0A0B0A1B1A1B1819989998999899989998999899989D9C9DBCBDBCBDBDBC3D3C3D3C3D3D3C3D3C3D3D3C3D3C3F3F3E3F3E3E3F3E3F3F3E3F3E3E3F3E7E7F7E7E7F7E7,
		ram_block1a_22.mem_init1 = 2048'hB4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4A4B4B49494948404040406061616161E1E1E0E0E0E0E0E0E0E1E1E1E1E1E1E1E2E2E2E6E6E6E6F6F6B7B7B7B737373737373735353534343434343434343434B4B4B6B6B6B2BABABABABA9ADADADA5A585858595959595959595959DBDBDADEDEDEDECECE8F8F8D0D0D0C0404040425252727A7A2A2A2A3A3A3A3E0E0E0616161606060616363E2E6EEEFEFFEDE9D9D9D1C1C1D1D1C1C1F1F1E9A9B9B9A9ADBD9D8595150505170727373F6F7F7F6E7A7A4A52524252424252627A3AAABAA8BCBC8C94849484949484BCACFCECFCEDF9E9D1C151415143534B7B2B3B2B3B2F3F271707071707170F3F3F6FFF,
		ram_block1a_22.operation_mode = "rom",
		ram_block1a_22.port_a_address_clear = "none",
		ram_block1a_22.port_a_address_width = 12,
		ram_block1a_22.port_a_data_out_clear = "none",
		ram_block1a_22.port_a_data_out_clock = "none",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 0,
		ram_block1a_22.port_a_first_bit_number = 22,
		ram_block1a_22.port_a_last_address = 4095,
		ram_block1a_22.port_a_logical_ram_depth = 4096,
		ram_block1a_22.port_a_logical_ram_width = 256,
		ram_block1a_22.ram_block_type = "M144K",
		ram_block1a_22.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "none",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.init_file = "fv_table0.mif",
		ram_block1a_23.init_file_layout = "port_a",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.mem_init0 = 2048'hECF8F8F0E0E0E0F0F0E0E0E0D0D0D0C0C0C0C8D8D8D8C8C8C8D8D8D8F8A8A8ACA4B4B4B4B4B4A4A4A4A4A4B4B494161E0E0E0E0E0E0E0E1E1E1E1E1E1E1E7B736363636363636363636363636363636B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B43454585A5A5A5B5B5B5B5B5B5B5B5B5A5A5ADADADADADBDBD9D9D9D8D8D8D8D8D9D9D9D9D958585818090909090C0C0C0E0F0F0F0E0E0E0F0F0F0F8E8E8E8F8F8FAEAEAFAFAFAEA6A6A7A7A6A6A6A7A5A4A4A4A5A5A42425252524242565646465656464656564646565646465656464656564606161606061616061E1E0E0E1E1E0E1E1E0E0E1E0E0E1E3E2E3E3E2E3E3E2E2E3E2E2E3E2E2E3E2E2E3E2E2E3E,
		ram_block1a_23.mem_init1 = 2048'hC9D9C9D9C9D9C9D9C9D9D9C9D9C9D9C9D9C9D9C9D9D9C9D9C9D9C9D9C9D9C9D9D9C9D9C9D9C9D9C9D9C9D9C9D9D9C9D9C9D9C9D9E9F9E9B9A9B9A9B9ADADBDADB5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A5B5A59585958515051505170717071F0F1F0F1F0F1F0F1F0F1F0F1F0F3F2F2F7F6F7F6E7E6A7A6A726272726272627262724252424252425242524242524A5A4A5A5A4A5A4A7A6A6A3AAABAAAA8BCACBCA4A4B4A4B4B4A4948484948494948494848C9C8C8C9C8C8CBCACBCFCECFCFDE9F9F9E1F1F1E1E1F1E1C1D1C14151534353534B4B5B5B4B5B5B6B6B3B3B2B2B3F3F2727373727273737070717170707171F0F0F0F1F1F0F0F3F3F7FEF,
		ram_block1a_23.operation_mode = "rom",
		ram_block1a_23.port_a_address_clear = "none",
		ram_block1a_23.port_a_address_width = 12,
		ram_block1a_23.port_a_data_out_clear = "none",
		ram_block1a_23.port_a_data_out_clock = "none",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 0,
		ram_block1a_23.port_a_first_bit_number = 23,
		ram_block1a_23.port_a_last_address = 4095,
		ram_block1a_23.port_a_logical_ram_depth = 4096,
		ram_block1a_23.port_a_logical_ram_width = 256,
		ram_block1a_23.ram_block_type = "M144K",
		ram_block1a_23.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "none",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.init_file = "fv_table0.mif",
		ram_block1a_24.init_file_layout = "port_a",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.mem_init0 = 2048'hFCE8E8E0E0E0E0F0F0F0F0F0E0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0C0C0C0C0C8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8BCB4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BCBEBE3E1E1E1E1E1E1E1E1E1E1E1E1E0E0E0E0E0E0E0E0E0E0E0E0E1E1E1E1E1E1E1E1E1E160606020303030303535353737373736363636363636373737373737363636363637373737373636363636373737373736B6B6B6B6B7B7B7B7B6B6B6B6B7B7B7B7B6B6B6B6B7B7B7B7B6B6B6B6B7B7B7B7B6B6B6B6B7B7B7B6B6B6B6B7B7B7B6B6B6B7B7B7B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B5B5B5B4B4B4B,
		ram_block1a_24.mem_init1 = 2048'hB4A4A4B4B4A4A4B4B4A4B4B4A4A4B4B4A4A4B4B4A4B4B4A4A4B4B4A4A4B4B4A4B4B4A4A4B4B4A4A4B4B4A4A4B4A4A4B4B4A4A4B49484849494848494948494948C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9C8C8C9C9CACACACFCFCECEDFDF9E9E9F1F1E1E1E1F1F1E1E1F1F1E1E1E1F1F1E1E1F1F1F1E1E1F1F1E1E1E1F1F1C1C1C1D1514141435353434B4B5B5B4B4B4B5B5B5B4B4B5B5B5B4B4B4B5B5B5B4B4B4B7B7B6B2B2B3B3B3F2F2F273737373727272737373727272737373737272727373717170707070717171F1F0F0F0F0F1F1F1F1F0F0F0F0F1F1F1F1F1F0F0F0F0F3F3F7FFF,
		ram_block1a_24.operation_mode = "rom",
		ram_block1a_24.port_a_address_clear = "none",
		ram_block1a_24.port_a_address_width = 12,
		ram_block1a_24.port_a_data_out_clear = "none",
		ram_block1a_24.port_a_data_out_clock = "none",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 0,
		ram_block1a_24.port_a_first_bit_number = 24,
		ram_block1a_24.port_a_last_address = 4095,
		ram_block1a_24.port_a_logical_ram_depth = 4096,
		ram_block1a_24.port_a_logical_ram_width = 256,
		ram_block1a_24.ram_block_type = "M144K",
		ram_block1a_24.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "none",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.init_file = "fv_table0.mif",
		ram_block1a_25.init_file_layout = "port_a",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.mem_init0 = 2048'hFCF8F8F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0D0D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C0D0D0D4D4D4D4D4D4949494B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4A4A4A4A4A4A4A4B4B4B4B4B4B4B4A4A4A4A4A4A4B4B4B4B4B4B4A4A4A4A4A4A4B4B4B4,
		ram_block1a_25.mem_init1 = 2048'h5B5B5B4B4B4B4B5B5B5B4B4B4B4B5B5B5B5B4B4B4B5B5B5B5B4B4B4B4B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B4B4B5B5B5B5B4B4B6B6B6B3B3B3B3B2B2F2F2F3737373737272727273737373737272727273737373737272727272737373737372727272727373737373727272727273737373737272727272727373737373737070707070717171717171F0F0F0F0F0F0F0F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F3F3F7FFF,
		ram_block1a_25.operation_mode = "rom",
		ram_block1a_25.port_a_address_clear = "none",
		ram_block1a_25.port_a_address_width = 12,
		ram_block1a_25.port_a_data_out_clear = "none",
		ram_block1a_25.port_a_data_out_clock = "none",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 0,
		ram_block1a_25.port_a_first_bit_number = 25,
		ram_block1a_25.port_a_last_address = 4095,
		ram_block1a_25.port_a_logical_ram_depth = 4096,
		ram_block1a_25.port_a_logical_ram_width = 256,
		ram_block1a_25.ram_block_type = "M144K",
		ram_block1a_25.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "none",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.init_file = "fv_table0.mif",
		ram_block1a_26.init_file_layout = "port_a",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.mem_init0 = 2048'hECE8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8,
		ram_block1a_26.mem_init1 = 2048'h3737373737373727272727272727373737373737372727272727272727373737373737372727272727272727373737373737372727272727272727373737373737372727272727272727373737373737373727272727272727273737373737373737272727272727272737373737373717171707070707070707071F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F2F2F6FEF,
		ram_block1a_26.operation_mode = "rom",
		ram_block1a_26.port_a_address_clear = "none",
		ram_block1a_26.port_a_address_width = 12,
		ram_block1a_26.port_a_data_out_clear = "none",
		ram_block1a_26.port_a_data_out_clock = "none",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 0,
		ram_block1a_26.port_a_first_bit_number = 26,
		ram_block1a_26.port_a_last_address = 4095,
		ram_block1a_26.port_a_logical_ram_depth = 4096,
		ram_block1a_26.port_a_logical_ram_width = 256,
		ram_block1a_26.ram_block_type = "M144K",
		ram_block1a_26.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "none",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.init_file = "fv_table0.mif",
		ram_block1a_27.init_file_layout = "port_a",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.mem_init0 = 2048'hECE8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0,
		ram_block1a_27.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F2F2F6FEF,
		ram_block1a_27.operation_mode = "rom",
		ram_block1a_27.port_a_address_clear = "none",
		ram_block1a_27.port_a_address_width = 12,
		ram_block1a_27.port_a_data_out_clear = "none",
		ram_block1a_27.port_a_data_out_clock = "none",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 0,
		ram_block1a_27.port_a_first_bit_number = 27,
		ram_block1a_27.port_a_last_address = 4095,
		ram_block1a_27.port_a_logical_ram_depth = 4096,
		ram_block1a_27.port_a_logical_ram_width = 256,
		ram_block1a_27.ram_block_type = "M144K",
		ram_block1a_27.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "none",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.init_file = "fv_table0.mif",
		ram_block1a_28.init_file_layout = "port_a",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_28.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3F7FFF,
		ram_block1a_28.operation_mode = "rom",
		ram_block1a_28.port_a_address_clear = "none",
		ram_block1a_28.port_a_address_width = 12,
		ram_block1a_28.port_a_data_out_clear = "none",
		ram_block1a_28.port_a_data_out_clock = "none",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 0,
		ram_block1a_28.port_a_first_bit_number = 28,
		ram_block1a_28.port_a_last_address = 4095,
		ram_block1a_28.port_a_logical_ram_depth = 4096,
		ram_block1a_28.port_a_logical_ram_width = 256,
		ram_block1a_28.ram_block_type = "M144K",
		ram_block1a_28.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "none",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.init_file = "fv_table0.mif",
		ram_block1a_29.init_file_layout = "port_a",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.mem_init0 = 2048'hECE8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_29.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F2F2F6FEF,
		ram_block1a_29.operation_mode = "rom",
		ram_block1a_29.port_a_address_clear = "none",
		ram_block1a_29.port_a_address_width = 12,
		ram_block1a_29.port_a_data_out_clear = "none",
		ram_block1a_29.port_a_data_out_clock = "none",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 0,
		ram_block1a_29.port_a_first_bit_number = 29,
		ram_block1a_29.port_a_last_address = 4095,
		ram_block1a_29.port_a_logical_ram_depth = 4096,
		ram_block1a_29.port_a_logical_ram_width = 256,
		ram_block1a_29.ram_block_type = "M144K",
		ram_block1a_29.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "none",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.init_file = "fv_table0.mif",
		ram_block1a_30.init_file_layout = "port_a",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.mem_init0 = 2048'hECE8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_30.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F2F2F6FEF,
		ram_block1a_30.operation_mode = "rom",
		ram_block1a_30.port_a_address_clear = "none",
		ram_block1a_30.port_a_address_width = 12,
		ram_block1a_30.port_a_data_out_clear = "none",
		ram_block1a_30.port_a_data_out_clock = "none",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 0,
		ram_block1a_30.port_a_first_bit_number = 30,
		ram_block1a_30.port_a_last_address = 4095,
		ram_block1a_30.port_a_logical_ram_depth = 4096,
		ram_block1a_30.port_a_logical_ram_width = 256,
		ram_block1a_30.ram_block_type = "M144K",
		ram_block1a_30.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "none",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.init_file = "fv_table0.mif",
		ram_block1a_31.init_file_layout = "port_a",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_31.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F3F7FFF,
		ram_block1a_31.operation_mode = "rom",
		ram_block1a_31.port_a_address_clear = "none",
		ram_block1a_31.port_a_address_width = 12,
		ram_block1a_31.port_a_data_out_clear = "none",
		ram_block1a_31.port_a_data_out_clock = "none",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 0,
		ram_block1a_31.port_a_first_bit_number = 31,
		ram_block1a_31.port_a_last_address = 4095,
		ram_block1a_31.port_a_logical_ram_depth = 4096,
		ram_block1a_31.port_a_logical_ram_width = 256,
		ram_block1a_31.ram_block_type = "M144K",
		ram_block1a_31.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "none",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.init_file = "fv_table0.mif",
		ram_block1a_32.init_file_layout = "port_a",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.mem_init0 = 2048'h040F9B313FB50719B238BC9608B2A02F859B2BB19F05B7B8228CDC76C8C278F7D75DE3D903AD8D073D830860CEF46ED4B80228B29A745EF40C2680A84278D2B218324EECA60E3CC6DE3C1446FC9C16766C9D8BE171035BF9B9BECE0C044413E3F1B1F7A63E78386D3F672380DC8CDBB3E7BEC090EDA9D3DEA2DB9FF38A84F905785035493408EDD1BCD845311C49EF9286736E5E998C38696CEA9B0611918C5F4AC7C56CF3F27FD4C47BE2C954BFB40DBE33C8E352E90AB350F3D829BA5CFF34877EB91BC88F24E721EA5D97C81BD50A43BD62A9F718C49F7926DA1D33C6B06F4BAC98FF1B29CCFA8E1D614786BA8CC4597B671F0709808C94CCDCD2DADAC2D2,
		ram_block1a_32.mem_init1 = 2048'h2F0F0F7FF7C7C7F7908828586804A68FEB43314DC4AA9A462DB1CF1E52ACA5633EE02267B97C2AE531768055E3B4738F6CEA1D72E01DEA50AF04E35DA609A278D72C3B8238FF44C7CC2DA221228B189B8A198A9B0833B22174DFDE4560AA8B006DE6C3AB101DF6CAA31679412C9FF38E3F630431498CB8E590F4A3B7D6827733660E5B1F4A04511D5800C489CD86CA8683CBB57C200C570BE3FE8CD0E827175BA1A0CEEE0240699BB7E555219AAAC8781EBCDC7E5E2D8DBB4B79DBAB2101A3C1697BC9B10399B95755FDFF45F7AF1513A9210399B76FDDD76CE2CA50F2EC56CEC06AA08B178DB729A38907BFAC3288020CA63A21930D07AD23B18C169CB230AE,
		ram_block1a_32.operation_mode = "rom",
		ram_block1a_32.port_a_address_clear = "none",
		ram_block1a_32.port_a_address_width = 12,
		ram_block1a_32.port_a_data_out_clear = "none",
		ram_block1a_32.port_a_data_out_clock = "none",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 0,
		ram_block1a_32.port_a_first_bit_number = 32,
		ram_block1a_32.port_a_last_address = 4095,
		ram_block1a_32.port_a_logical_ram_depth = 4096,
		ram_block1a_32.port_a_logical_ram_width = 256,
		ram_block1a_32.ram_block_type = "M144K",
		ram_block1a_32.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "none",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.init_file = "fv_table0.mif",
		ram_block1a_33.init_file_layout = "port_a",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.mem_init0 = 2048'hE46CE7C449CAC358E9F26DFCE746DDD152CBE073EEED44DFCE418AAB20A19A0E958E3FB4A50A81803BBAA152CF6C75F65D5CF766FD8A13A0BB1A993273C859EAF1409F3C9D9625E45F6CFF0EA52607E44FDC798AA938D370D373B08330C36695369574D6E512A152F308AF0DFE5DA833C0629D3EFD5AA351DE3D8E41F318CF64B249D225AF5813EC6E915AD527F8B31DD609CB3429F33CE32966D91BC699438C5211DC3265BB6034EB04529F4D22F6395F889473B5D81E69FD8A56A1C74324C087314096A2D5391EFED80D7353B4887A5713B9DCE2123E59C1BF9F7278540CAB93CFE7F81008243E52CBCBF5ADA59999101A1E66667E6E72726A6A6860606070,
		ram_block1a_33.mem_init1 = 2048'hE1D1C1D1C9E9E9F9998101213145576E7ECE9EB292D8E85C15350BE3D38FBE047858A28FF75B3114FCD28A275D318ADE6218C5FF93466CB0D71B30E49A5B35B1FE0AC9977364B8EF3BCC964395C21641875214C307D0965381EE28ED2B24C307CC8A6DE206CD8B74F319D423A9C601BB74832BE41B31FE0DA368D73CD26DA609F350BF14EA41AE0DE358B314FF57B01BB457EC8E21A25BFC17A526D97A43D0278C3EEF5C43B0038239CAC97EFE4D8EAD2C8F4C6DEE4DCE7B388B1AB9AA39885B60E172D1C04BE8AD2E850407B63D2EBF1407961DA8F370F1CA4BC0D372FDEC67F4CD5EC6C15AFBE061EAEF54DFCE4554CB7A71E36A75F45F5EC54A5BC0716AF7,
		ram_block1a_33.operation_mode = "rom",
		ram_block1a_33.port_a_address_clear = "none",
		ram_block1a_33.port_a_address_width = 12,
		ram_block1a_33.port_a_data_out_clear = "none",
		ram_block1a_33.port_a_data_out_clock = "none",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 0,
		ram_block1a_33.port_a_first_bit_number = 33,
		ram_block1a_33.port_a_last_address = 4095,
		ram_block1a_33.port_a_logical_ram_depth = 4096,
		ram_block1a_33.port_a_logical_ram_width = 256,
		ram_block1a_33.ram_block_type = "M144K",
		ram_block1a_33.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "none",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.init_file = "fv_table0.mif",
		ram_block1a_34.init_file_layout = "port_a",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.mem_init0 = 2048'hB07F38FC3375B26E09DF164087510CDB0D52A6613BEE2867B1743ADD195E804316D82F7BBC6237E10E588D0B50B47335F83E599FC204D3B768BEEB1D8AD61167A2743FDB9C5ABFB96682D51366B067538CC83B6D884E49ADEA0C488F7B7C8ADF297CCA9C69ABDE583FEB8C487EBBD92622D481774290EF6B1DF8AE0761A5826E1C99E70274E49BAF5910A6CB3D1D72B698795FA3C2FC0823D7E9A8566A0BB5D17B1632F8D5A70B7754A892E75B012DDCF28AA62D41618F86BAD06C251BA3FFC7B83008667E539BB5BD95786A421E36AC99C1D9E5F71F032A3A745CDCD4F0B8B3838F9F87777F6B615148585C04042C2CACA6A2A2A2BABAAABAB2A2B2A2B2A2A2,
		ram_block1a_34.mem_init1 = 2048'h00303020202020305040C0C0C0F4F6EEEEDE9E8EBEA6B60253436979490515B5AD8DCFE2F25A1A3E36146CE9C181BB97076F5A50209C84E4DB23330F75CC98A09E764F39A18DF5DA220E7CD5A9837F563880ECC72B137DD4B89E765BB1DDD63A1E74D9B37F5A309CF7331FE4808E6701ADF6123EFD91B76A00A4EB0F05F09E5F71B5D21E2CE1874268ACC30720EE8E4925A2C600E9AF385C93F73120C6095DBAFE080FDB1064A3F50006D32573B6E015C39400F7A17422C1154284F127E2B433C7804603D51A7EBD7B3EF83F49844215D116409DFB6CB8EF21F6A26593CA1CCB8F5096C104CAAD79BEF033E7A86EAB7D32C4115688590FD006538D4A1EF92764,
		ram_block1a_34.operation_mode = "rom",
		ram_block1a_34.port_a_address_clear = "none",
		ram_block1a_34.port_a_address_width = 12,
		ram_block1a_34.port_a_data_out_clear = "none",
		ram_block1a_34.port_a_data_out_clock = "none",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 0,
		ram_block1a_34.port_a_first_bit_number = 34,
		ram_block1a_34.port_a_last_address = 4095,
		ram_block1a_34.port_a_logical_ram_depth = 4096,
		ram_block1a_34.port_a_logical_ram_width = 256,
		ram_block1a_34.ram_block_type = "M144K",
		ram_block1a_34.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "none",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.init_file = "fv_table0.mif",
		ram_block1a_35.init_file_layout = "port_a",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.mem_init0 = 2048'h68CFA78B604C2682EBD539117EC6A299754F03BACCE018275FE391AC546A12ADC1F12E067AC0AD95735B268CA0EC472B0BE5CCA28A665D11B1CFE61A300CF5FB833F48700CB6EBD36D1538C2DEB60921557DB68AE24C652903EFC7A8301C764B83BF95E9601A269EC1E9952D235A62B48CA0D9576F0718B0DCD4AA0B036F45C9B1989E766A4239358DFDF3CA162E3C4078E1DF8FB7BB43507C640CAAB2DBDFF77D1911193C76DECAE2AA98952D6D71495B3327BE8E96E8F8F0C05C0D27373B0B43C3FBFDF5D49C9890B0383A1A46464E7F7F6763718989918195ADBDADBDE5F6C6DADACA4A524242627A7A7E2E2E262626242424243C3C3C2C2C2C3C3C2C2C3C,
		ram_block1a_35.mem_init1 = 2048'h6161716171617171414151415145575F4F7F2F2F3F3F2F8F9E9E9686A6E2F2F2FADAD8D8C860202424041C1D3D7D7753C3CBEBEBBB978787AC7C7C40407838280696AFEFFFC3C3F9291515247C4EC2F2AA9A86B56D4D5161390797AEFEC2F02814043D6FD3EBBB87946C5050281687FFE3D129350C7C62CABAA69D615149378E9EE2D8242C1D63DBC3BF8C7068562E97C3F9C53D245AF2CEBDA159615FA68AD0EC142B03F3EF94B8407E578BA1DDE508325EE6E9913D476E82B8D4DD230B67CCF098365F73919DF05A361EF1D9B51F624AA48CF9F35F2708E0DEB60B7155A982FE463811EDDF823A447C83BFCF7108A4DEE20B3545E896BE40691DB7DBD22C00,
		ram_block1a_35.operation_mode = "rom",
		ram_block1a_35.port_a_address_clear = "none",
		ram_block1a_35.port_a_address_width = 12,
		ram_block1a_35.port_a_data_out_clear = "none",
		ram_block1a_35.port_a_data_out_clock = "none",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 0,
		ram_block1a_35.port_a_first_bit_number = 35,
		ram_block1a_35.port_a_last_address = 4095,
		ram_block1a_35.port_a_logical_ram_depth = 4096,
		ram_block1a_35.port_a_logical_ram_width = 256,
		ram_block1a_35.ram_block_type = "M144K",
		ram_block1a_35.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "none",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.init_file = "fv_table0.mif",
		ram_block1a_36.init_file_layout = "port_a",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.mem_init0 = 2048'h2817477FEFD381B9A0845C6C72421A33A79DCDC5F9E901163E2E465AFAE0809DBDB56B4B43733E1E94BCE8C0C0CC6F270F0B236149CDF4B4BC92926A6A46575D3DA18999F5E7EEDE52223A180454FDEDD1C99BB3A31F0E566478481090ACBE87D7DBEBF363091D35243C58C0C2EAFABE8686AF293151595975752F8E8E82A2AAFAD2D4545C7C252109191B33E7EFFFDFC7C6F8B8A8B010001C1C6476665F4B5BC3B3A3BBAFBD859585DDFDE8706060585A0A1E1626263E3E3E0E82D3D1D1D9E9E9E9E1E5E5C58D8D8D8D05072723232B3A3A3A3A2A42425252464E5E5E4E4E5C7C647474E4F4F4E4F4ECFCE8A8B8A8B8A8B8A8B8A8A0B0A0B0A0B0B0A0B0A0A0,
		ram_block1a_36.mem_init1 = 2048'h2B3B2B2B3B3B2B3B1B1B0B0B1B1F0D05051555554545456575757575757565656D4D4D4D4DCD8D8989A9A1A0A0A0A282929A9A9ADAFEEEEEE6666656565E1E0E2828313131010109D9FDFDEDE5D7D7D78FAFBBBA220202125A6C6C747444449CB8A8A1B3938BCBFFFF6747570F2938302000D8DCE4E4F6CE8E9AB323031B5D6565755D8991B0A28A9AD6E6667E58002131390DC5D5FFFFC382923A2A04547C7C60809BBBBBA7C7CF7F715008082434DCDEF2E2EB8B07353D5D557178AA8286AEAEC6406969010D0DA7E3CBCAE2A60C0C2460485153FFBF9797A9E940507C34160AAAF2D3DFE5A53D1901627E56C6AEBA8080796D455D2B33938AF6E4DCCC0030,
		ram_block1a_36.operation_mode = "rom",
		ram_block1a_36.port_a_address_clear = "none",
		ram_block1a_36.port_a_address_width = 12,
		ram_block1a_36.port_a_data_out_clear = "none",
		ram_block1a_36.port_a_data_out_clock = "none",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 0,
		ram_block1a_36.port_a_first_bit_number = 36,
		ram_block1a_36.port_a_last_address = 4095,
		ram_block1a_36.port_a_logical_ram_depth = 4096,
		ram_block1a_36.port_a_logical_ram_width = 256,
		ram_block1a_36.ram_block_type = "M144K",
		ram_block1a_36.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "none",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.init_file = "fv_table0.mif",
		ram_block1a_37.init_file_layout = "port_a",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.mem_init0 = 2048'h1037272F3F1F4F475773FBEBE9D9919084ACBCBCB4A444424A5A7A727262020F0F0F95B5B5B5F9D9D9D1C1E1E1ED6E2E060606062E2A3A7A725050D8D8FCEDE5A5A58D9D999B93A323637B5B5F4F4646767E2C2C2C9090808098B8E8F8F4E6C7D7CFCFDF5F273323233B0B0B1901114565756CFCECDCC4D4C0D09AAABAAABAA2A29286160E1E4F5F6767756571696959495951011111A1B1BDADBDBFAF86969686C6D6DECACAFAFAEAE2E2F27262624A48181C1C0C0C04040434343535353D2D2D2D2D29290941414141C1C3C3C3C3CBDBDBDBDBDBFBFBEBEBEFE7F7F7F7F7E7E7E7F7F7F7E7E7E7F7FFEFEFAFBFBFAFAFBFBFAFAFBFAFAFBFBFAFBFBFAFAFBF,
		ram_block1a_37.mem_init1 = 2048'h686878686878686858485848485C4C5C4C4C5C4C5C4C5C4C4C5C4C5C4C5C4C5C44746474647424342434243424342616061E0E1E0E1A1A0A1A8A9AAABAA2F2F2E2F2E3F3E3C3D3CBDBCFDFDFCFFDEDFDB5A5B5A5251505150D0919091939297161617062525A4A5E4ECEFEEEA6B6A6B6B6869E8A8A9A88A0F0E0F17141594D4D5D4D75352535370F1F0B0B9B83B3F3E2F2EACEDECED4C4E4B4A43C3C0818001010607B6B7B7F4F57C7D7E7AFBFABBB8391818198E87C6C744454445C1E2E3A223202928B9BEBF7E7F5E5DDCDDD893121312119180A164676667E6EDEDEC292A0B8A8A8998595C54D7D6D7F7343530B0B3B2BA2B6868EDCDCECF4F0E0C8D80808,
		ram_block1a_37.operation_mode = "rom",
		ram_block1a_37.port_a_address_clear = "none",
		ram_block1a_37.port_a_address_width = 12,
		ram_block1a_37.port_a_data_out_clear = "none",
		ram_block1a_37.port_a_data_out_clock = "none",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 0,
		ram_block1a_37.port_a_first_bit_number = 37,
		ram_block1a_37.port_a_last_address = 4095,
		ram_block1a_37.port_a_logical_ram_depth = 4096,
		ram_block1a_37.port_a_logical_ram_width = 256,
		ram_block1a_37.ram_block_type = "M144K",
		ram_block1a_37.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "none",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.init_file = "fv_table0.mif",
		ram_block1a_38.init_file_layout = "port_a",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.mem_init0 = 2048'h1007071F0F3F3F2F3F2F373727174757534B5B4B5B5BEBF9E1F1E1F1E1E1918C9C8C9C8C9C8C94A4B4A4A4B4A4B82A7A4A5A4A5A425252425262726A7A6E7F6F3F2F17170715051585959DADB9A9B9A9A9B1E1F1E1C1D1C1D1D9C9D9D9CDDFEEEEF6E6E676262636262E1E0E0E1E1E0A1A1A020212322222323268787868687878584CCCD4D4C5C5D5D5D5C5C5DDDDFDEDEDEDBDBDBDADADA1B1B1B3A38383839393939B8B8B8B8B9B9B9B9B1B0B0B2323636767777777777777777676767E6E6E6E6E6E6E4E4E4E4E4E4E4C4C4C4C44545454545454545454505040404040404040505050505050404848480818181818080808081818180808081818181808,
		ram_block1a_38.mem_init1 = 2048'hE7F7E7E7F7E7E7F7C7C7D7D7C7D3D3C3C3D3C3C3D3D3C3C3D3C3C3D3D3C3C3D3D3C3C3D3D3C3839393838393938381B1B1A9A9B9B9A9A9A9B9B9A9A9B9B9A9A9A9B9B8A8A88898908084949494848494D4D4C4C4447474646C6C7C7C6C6C6C7C7C7C6C6E5E565642424252521202021212322A2A2A3A3A3A2A2A3BBB9B838787979787C7C7D7D5FDEDEDEDFDFDEDEDEDFDF5D1C1C1D1D1D1818119193929293939392222323616060616165E4E4E5E7E6E6E6E7676E2E2F2D2C2C2DA9898888898B8A8A1B1B1A5A5B5B58D8D9DDD4D4D5D5D657577636373736B6B5B4B4B1B1B03031322263636AEBEBEACBC9C8CC4D4C4C4D4C0E0F8E8F8F8E8F8F8C0D01000,
		ram_block1a_38.operation_mode = "rom",
		ram_block1a_38.port_a_address_clear = "none",
		ram_block1a_38.port_a_address_width = 12,
		ram_block1a_38.port_a_data_out_clear = "none",
		ram_block1a_38.port_a_data_out_clock = "none",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 0,
		ram_block1a_38.port_a_first_bit_number = 38,
		ram_block1a_38.port_a_last_address = 4095,
		ram_block1a_38.port_a_logical_ram_depth = 4096,
		ram_block1a_38.port_a_logical_ram_width = 256,
		ram_block1a_38.ram_block_type = "M144K",
		ram_block1a_38.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "none",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.init_file = "fv_table0.mif",
		ram_block1a_39.init_file_layout = "port_a",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.mem_init0 = 2048'h0017070F1F1F0F1F1F0F0F1F0F2F3F3F2F37372727372727373727273727475B5B4B4B5B5B4B4B5B5B4B5B5B4B43D1D1E1E1F1F1E1E1E1F1F1E1E1F9F9EDECFCBCAC8C8C9C9C8C8C9C9C9484849494848484949484A4A4B4B4BCACACACB8BAAAAAAABABA3A6A6A6A7A72524242424252525242424242525252524A4A4A5A5A5A5A7A6E6E6E6E7F7F7F7F7F6F6F676767777777373737272727272725351515151515151D0D0D0D0D0D0D0D0D8D9D9D9D9D9D99999999999999999999999991818181818181A1A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A9A9A9E9F9F9F9F9F9F9F9F9E9E9E9E9E9E9F9F9F9F9F9,
		ram_block1a_39.mem_init1 = 2048'h2E2E3E2E2E3E2E2E1E0E0E1E0E0E1E0E1E1E0E1E1E0E1E0E0E1E0E0E1E0E1E1E0E1E0E0E1E0E5E5E4E5E4E4E5E4E5E5E4E5646465646564646564656564656465656465646767666766262726272626272627262F2F2E2F2EAFAFAEAFAEAFAFAEAFAEAF8D8C8D8C8D8C8C8D888988888988890809090809080909181B1A1B5A5A5B5A5B5A5A5B5ADBDADBDBDADBDADBDBDAD9D8D9D9D8D9DCDDD55455545555545554757574373637373637B6B7B7B6B7B6B7B7B6B7B6B6B5B4B5B5303130313130313020212061616063E2E2E3EAEBEBEAEBEBEACBCACACBCA4B4948494D4C4D4C4C4D4C0C0D0C8C8D8C8C8F8E8F8F8E8F8F8E8F8F0E0E0F0E0E0F0C0C01000,
		ram_block1a_39.operation_mode = "rom",
		ram_block1a_39.port_a_address_clear = "none",
		ram_block1a_39.port_a_address_width = 12,
		ram_block1a_39.port_a_data_out_clear = "none",
		ram_block1a_39.port_a_data_out_clock = "none",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 0,
		ram_block1a_39.port_a_first_bit_number = 39,
		ram_block1a_39.port_a_last_address = 4095,
		ram_block1a_39.port_a_logical_ram_depth = 4096,
		ram_block1a_39.port_a_logical_ram_width = 256,
		ram_block1a_39.ram_block_type = "M144K",
		ram_block1a_39.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "none",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.init_file = "fv_table0.mif",
		ram_block1a_40.init_file_layout = "port_a",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.mem_init0 = 2048'h0007171F1F1F0F0F0F1F1F1F0F0F0F0F1F1F1F0F0F0F1F1F1F1F0F0F0F1F3F373727272727373737372727273737373727272727373737373727272F2F3B3B3B7B6B4B4B4B4B5B5B5B5B5B4B4B4B4B5B5B5B5B5B4B4B4B4B4B4353535353514141414141C1D1D1D1D1D1F1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1E9E9E9E9E9E9E9E9FDFDFDFDFCFCFCFCFCECECECECECECECECACACACBCBCBCBCBCBCBC9C9C9C9C9C9C948484848484848484848484848484848484848484848484848484849494949494949494949494949494949494848484848484848484848484848484848484848484848484848C8C8C8C9C9C9C9C9C9C9C9C9C9C9C9C9C9C8C8C8C8C8C,
		ram_block1a_40.mem_init1 = 2048'h5B5B5B4B4B4B5B5B7B6B6B6B7B7B7B6B6B6B7B7B7B6B6B7B7B7B6B6B6B7B7B7B6B6B7B7B7B6B6B6B7B7B6B6B6B7B7B7B6B6B7B7B7B6B6B7B7B7B6B6B6B7B7B6B6B6B7B7B6B6B6B7B7B6B6B6B7B7B6B6B6B7B7B6B6B6B7B7B63636373736363637373636343535343435353530303131313030313131303031313120202121606060616160606061E1E0E0E0E1E1E0E0E0E1E3E2E2E2E3E3E2E2EAEBEBEAEAEAEBEBEACACACBCBCACACACBCB4A4A4A4B4B4A4A4A4B4B4A4A484949494C4C4D4D4D4C4C4D4D4D4C0C0C0D0D8C8C8C8D8D8D8C8C8C8D8D8C8C8C8D8D8F8E8E8E8F8F8E8E8E8F8F8F8E0E0E0F0F0F0E0E0E0F0F0F0E0E0E0F0F0F0E0E0E0D0D01000,
		ram_block1a_40.operation_mode = "rom",
		ram_block1a_40.port_a_address_clear = "none",
		ram_block1a_40.port_a_address_width = 12,
		ram_block1a_40.port_a_data_out_clear = "none",
		ram_block1a_40.port_a_data_out_clock = "none",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 0,
		ram_block1a_40.port_a_first_bit_number = 40,
		ram_block1a_40.port_a_last_address = 4095,
		ram_block1a_40.port_a_logical_ram_depth = 4096,
		ram_block1a_40.port_a_logical_ram_width = 256,
		ram_block1a_40.ram_block_type = "M144K",
		ram_block1a_40.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "none",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.init_file = "fv_table0.mif",
		ram_block1a_41.init_file_layout = "port_a",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.mem_init0 = 2048'h0007070F0F0F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F0F0F0707070707071737373737373737373727272727272727272737373737373737373737372727272727272727272727273737373737373737373737373737372F2F2F2F2F2F2F2F2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B7B7B7B7B7B7B7B7B7B7B5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4343434353535353535353535353535353535353535353,
		ram_block1a_41.mem_init1 = 2048'hB4B4B4A4A4A4A4A4A4B4B4B4B4B4B4A4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4B4B4B4B4B4A4A48484849494949494C4C4C4C4C4D4D4D4D4D4C4C4C4C4C4D4D4D4D0C0C0C0C0C0D0D0D0D8D8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8D8D8D8D8D8C8C8C8C8C8D8D8F8F8F8F8E8E8E8E8E8F8F8F8F8F8E8E8E8E8E0F0F0F0F0F0F0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0E0E0E0E0E0E0F0F0F0D0D01000,
		ram_block1a_41.operation_mode = "rom",
		ram_block1a_41.port_a_address_clear = "none",
		ram_block1a_41.port_a_address_width = 12,
		ram_block1a_41.port_a_data_out_clear = "none",
		ram_block1a_41.port_a_data_out_clock = "none",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 0,
		ram_block1a_41.port_a_first_bit_number = 41,
		ram_block1a_41.port_a_last_address = 4095,
		ram_block1a_41.port_a_logical_ram_depth = 4096,
		ram_block1a_41.port_a_logical_ram_width = 256,
		ram_block1a_41.ram_block_type = "M144K",
		ram_block1a_41.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "none",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.init_file = "fv_table0.mif",
		ram_block1a_42.init_file_layout = "port_a",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.mem_init0 = 2048'h1017171F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0707070707070707070707070707070707070707070707070707070707070707070707272727272727273737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373727272727272727272727272727272727272727,
		ram_block1a_42.mem_init1 = 2048'hC8C8C8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8C8C8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F0F0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0C0C00010,
		ram_block1a_42.operation_mode = "rom",
		ram_block1a_42.port_a_address_clear = "none",
		ram_block1a_42.port_a_address_width = 12,
		ram_block1a_42.port_a_data_out_clear = "none",
		ram_block1a_42.port_a_data_out_clock = "none",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 0,
		ram_block1a_42.port_a_first_bit_number = 42,
		ram_block1a_42.port_a_last_address = 4095,
		ram_block1a_42.port_a_logical_ram_depth = 4096,
		ram_block1a_42.port_a_logical_ram_width = 256,
		ram_block1a_42.ram_block_type = "M144K",
		ram_block1a_42.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "none",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.init_file = "fv_table0.mif",
		ram_block1a_43.init_file_layout = "port_a",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.mem_init0 = 2048'h1017171F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_43.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0D0D01010,
		ram_block1a_43.operation_mode = "rom",
		ram_block1a_43.port_a_address_clear = "none",
		ram_block1a_43.port_a_address_width = 12,
		ram_block1a_43.port_a_data_out_clear = "none",
		ram_block1a_43.port_a_data_out_clock = "none",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 0,
		ram_block1a_43.port_a_first_bit_number = 43,
		ram_block1a_43.port_a_last_address = 4095,
		ram_block1a_43.port_a_logical_ram_depth = 4096,
		ram_block1a_43.port_a_logical_ram_width = 256,
		ram_block1a_43.ram_block_type = "M144K",
		ram_block1a_43.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "none",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.init_file = "fv_table0.mif",
		ram_block1a_44.init_file_layout = "port_a",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.mem_init0 = 2048'h0007070F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_44.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C00000,
		ram_block1a_44.operation_mode = "rom",
		ram_block1a_44.port_a_address_clear = "none",
		ram_block1a_44.port_a_address_width = 12,
		ram_block1a_44.port_a_data_out_clear = "none",
		ram_block1a_44.port_a_data_out_clock = "none",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 0,
		ram_block1a_44.port_a_first_bit_number = 44,
		ram_block1a_44.port_a_last_address = 4095,
		ram_block1a_44.port_a_logical_ram_depth = 4096,
		ram_block1a_44.port_a_logical_ram_width = 256,
		ram_block1a_44.ram_block_type = "M144K",
		ram_block1a_44.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "none",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.init_file = "fv_table0.mif",
		ram_block1a_45.init_file_layout = "port_a",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.mem_init0 = 2048'h0007070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_45.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C00000,
		ram_block1a_45.operation_mode = "rom",
		ram_block1a_45.port_a_address_clear = "none",
		ram_block1a_45.port_a_address_width = 12,
		ram_block1a_45.port_a_data_out_clear = "none",
		ram_block1a_45.port_a_data_out_clock = "none",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 0,
		ram_block1a_45.port_a_first_bit_number = 45,
		ram_block1a_45.port_a_last_address = 4095,
		ram_block1a_45.port_a_logical_ram_depth = 4096,
		ram_block1a_45.port_a_logical_ram_width = 256,
		ram_block1a_45.ram_block_type = "M144K",
		ram_block1a_45.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "none",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.init_file = "fv_table0.mif",
		ram_block1a_46.init_file_layout = "port_a",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.mem_init0 = 2048'h0007070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_46.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C00000,
		ram_block1a_46.operation_mode = "rom",
		ram_block1a_46.port_a_address_clear = "none",
		ram_block1a_46.port_a_address_width = 12,
		ram_block1a_46.port_a_data_out_clear = "none",
		ram_block1a_46.port_a_data_out_clock = "none",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 0,
		ram_block1a_46.port_a_first_bit_number = 46,
		ram_block1a_46.port_a_last_address = 4095,
		ram_block1a_46.port_a_logical_ram_depth = 4096,
		ram_block1a_46.port_a_logical_ram_width = 256,
		ram_block1a_46.ram_block_type = "M144K",
		ram_block1a_46.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "none",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.init_file = "fv_table0.mif",
		ram_block1a_47.init_file_layout = "port_a",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.mem_init0 = 2048'h0007070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_47.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0C0C00000,
		ram_block1a_47.operation_mode = "rom",
		ram_block1a_47.port_a_address_clear = "none",
		ram_block1a_47.port_a_address_width = 12,
		ram_block1a_47.port_a_data_out_clear = "none",
		ram_block1a_47.port_a_data_out_clock = "none",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 0,
		ram_block1a_47.port_a_first_bit_number = 47,
		ram_block1a_47.port_a_last_address = 4095,
		ram_block1a_47.port_a_logical_ram_depth = 4096,
		ram_block1a_47.port_a_logical_ram_width = 256,
		ram_block1a_47.ram_block_type = "M144K",
		ram_block1a_47.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "none",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.init_file = "fv_table0.mif",
		ram_block1a_48.init_file_layout = "port_a",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.mem_init0 = 2048'h8427C3F14FCDFB48EEFC4AAC8E292B8D2F19EA4E74E2C07694A301A7957341EC5E689ABC0E20C36555F7893B0DFFE140628CAE2CD2E2900E3CD6D2781A94E47F0D13FBE9031BFDF78D15466CA0EAE208125A808AD298307A2369F1A3C981174E04543C7E23C1D99BEFA6D480E8BBDF9FECC898EF8FEBAACCE491E195BACA27537A0E527F8FA2ECD10528405D92BEFB471A0783FE7663ECB8A53032BFFA6B6DD8594ECBEB7CDDC263F6DC7DA20338850EEDC46B9229926BE0C32A9142F908C361AA1DCE1F2CEA29EA5D9F4C0BD016EDEA32E53A50CF1178A6D906FAD51B6884B34F299AF6D12553669490A7535B2C8C80D6FEFB7149051D120A020A061E0E1606,
		ram_block1a_48.mem_init1 = 2048'hBABABA9282227252726010AC8CEDE7033B4FC4AC88721F97E9240E42B7ED5196DA3977A37438EF296CBA6D1BCE01C3E438DF00A27D92306F843AC16E953AD0678CB700EA59D037948F3CED5ECDEC6FEC6D56C5544FDED152DBD0554EC69B3029B6DE5358F5A68A7366D8A9AC5173169AFFCAAA5D681C695590E4C1BDD894A1CD087425495428731F4B167E2B650D4088CE838BDFB4E0A8FA4717510958DE8ED4A031730305D5F6AE6C480A32F0901B797993A3E94123A9D9F37911B3D9517B91BD177DD79F311BB3D9735DBF972903E9CB775CAE0012BAC466D8EA5067A7193B81B705CAF84EE6C0523C9F393B95270182764CEA784EFDCB59F78523A0963492,
		ram_block1a_48.operation_mode = "rom",
		ram_block1a_48.port_a_address_clear = "none",
		ram_block1a_48.port_a_address_width = 12,
		ram_block1a_48.port_a_data_out_clear = "none",
		ram_block1a_48.port_a_data_out_clock = "none",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 0,
		ram_block1a_48.port_a_first_bit_number = 48,
		ram_block1a_48.port_a_last_address = 4095,
		ram_block1a_48.port_a_logical_ram_depth = 4096,
		ram_block1a_48.port_a_logical_ram_width = 256,
		ram_block1a_48.ram_block_type = "M144K",
		ram_block1a_48.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "none",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.init_file = "fv_table0.mif",
		ram_block1a_49.init_file_layout = "port_a",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.mem_init0 = 2048'hC04B64ED5E57D8607BF24D14AF32A9900BB6BC079E9138A3CA45ECE74EC1787AD14C27BE0598A33A819A7FE44D56FB51DABB3099B62DC477FEC57AEB1029A211F84744ED06A5AC07F65DE67708BB00F14AF990338869E241BB1A31C253A80FAC55E615B65C5DEE0DBA51D0239072E516B7649731F251B237D416A562990A7CEF14D340AE6D8E03C1967DEE20F10E94D308CE05BAFD27E823F5BE63BD2668B74C02CF05CA856BB2EC23D48A037DAA4401CF2060CF997422DD293EC0A57354B8FE5B39CCEABD497F8AF84C2B0FF8D826436795B8EE56601DBDE3C23E3C106FEFC39BA52C5C426A361F8589A1EDEDD65E420A3A263C3C2434393931313939292131,
		ram_block1a_49.mem_init1 = 2048'h4858485848682828080A1ABAAADAC2D6F6A60D2D295151E98FB6A6DA72000CA5C1EB832F546088B6CF631935CCEA064D7199BE6218ADF38B3C7086CF6924C2822DF99E4234E3F304D89F492CFA3D79BEF805C39450875D08DE0157825D9FF026EB6C26E10FC2013FF023CD1208F52AF9479C636D9659E324CF70BA55DE39D35C37806AE116FD4F903BCC779520FB48338476CD6A9B28D370C625946FCCEB18B96AC86B983D1E9D6ECF6C8F0425C664E5462DBE1FB47756E56ECF2427862DAEC744EF6E45A62B888322A90843E87DD6D77CF7570CA12A29901B3EA50C97DC79E2DB50E9FF76CDD66BE0310A970C35BE031982233CA50E17B8212AC34C44FF7659,
		ram_block1a_49.operation_mode = "rom",
		ram_block1a_49.port_a_address_clear = "none",
		ram_block1a_49.port_a_address_width = 12,
		ram_block1a_49.port_a_data_out_clear = "none",
		ram_block1a_49.port_a_data_out_clock = "none",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 0,
		ram_block1a_49.port_a_first_bit_number = 49,
		ram_block1a_49.port_a_last_address = 4095,
		ram_block1a_49.port_a_logical_ram_depth = 4096,
		ram_block1a_49.port_a_logical_ram_width = 256,
		ram_block1a_49.ram_block_type = "M144K",
		ram_block1a_49.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "none",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.init_file = "fv_table0.mif",
		ram_block1a_50.init_file_layout = "port_a",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.mem_init0 = 2048'h7C28F721548A5916C21D7BE4207BBD4206D91E72A56F28E4034D8A4621EBAC6987D05C9BE526FABD4386D00F79B46619CC5A05F32E6897C314FAAB6D5294592FE8844385A86EA9C50264B9FF4C88F73144823D699EC81563F7805EBBCD4A3AFD834670B5D335F0D6137D9A8E692DDFFA2C5BFFA95C2ABFCD3A0EC8BD036634D0E70364EC8A2F49AF8EC03513F7CE285C6393A5681A3EC1F5073A5EE481EF5F1034DCFA173559FC86A26955610BB6E4D820176BF3CDBC904A665F99B1CDC66A020E24FDD1FBA78F1278605C44ABB39BC7FF655018002E3E96DAD3E3E9E5951D11112B2A627E4E4656CCD8E0B0A0B9A9A5B5858D9F9F978783838B8B8B8B9B9393,
		ram_block1a_50.mem_init1 = 2048'hBABAAAAABA9A9A9A9A9A8A2A2A7A726252524070642C3C8C9CB5A5E1C9DBDB7337171F3F6440C0F8B88496AE6F534B391585BCC0C27A16062D41D9B997BE725A78848DE1DB370F04F0C8A69F6359259CE2F20E2559E18FB25A6C04B9D37F3800EC87A34D6580AEF6113DD7E28C5C718FEF50146EDBA56152AEF94537CADC285347B0EC1A3BE591366A99DD6B3CD0A723D0946A2F89DE3A7D8D8B6C30D71334F2A74105A2E005C396703793DC1AFFB97F1A9C593FF0B45395D03639FD1A5C997730F4B35DD89A7DB1F630579B5C1AF73176BADD4A80C503ECA86FB1D61ADD9F42A4EB3DF8B7418CDE1117E22C7BB5601ADD0056914F3AF42779AC5205DA1E41B3,
		ram_block1a_50.operation_mode = "rom",
		ram_block1a_50.port_a_address_clear = "none",
		ram_block1a_50.port_a_address_width = 12,
		ram_block1a_50.port_a_data_out_clear = "none",
		ram_block1a_50.port_a_data_out_clock = "none",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 0,
		ram_block1a_50.port_a_first_bit_number = 50,
		ram_block1a_50.port_a_last_address = 4095,
		ram_block1a_50.port_a_logical_ram_depth = 4096,
		ram_block1a_50.port_a_logical_ram_width = 256,
		ram_block1a_50.ram_block_type = "M144K",
		ram_block1a_50.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "none",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.init_file = "fv_table0.mif",
		ram_block1a_51.init_file_layout = "port_a",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.mem_init0 = 2048'h84A858762F83FDDC300A66C5E9953F7A52AC85E14B2708E8E48E23436D81AAC6462901ADDFF21E3460C9A79FF1502C22DBF7C529106EEE92B945790306BCC0F807176BD1EC942A7A473D81F9F64A3A044DF1CBA73E50600CB4BBC36F250830DADEB789216D47AAA28EE469513F17DFF2C8842C125B67CF95B8A05E766A1339E5DDC1BA0A162E70C8D1AF978B73724C1438A08AFFE7CF013931044CE6EA8A929DB57559517B3F968EA2E0E8D4D47D27231B1367EFFDD4C898A0A03E06564F7B6373499985B5BDADB0C2CADAD2667E7E36060C1919113121A9EDE5C5C7CFCFCFC3C3F3F2BABAAAA2A230340C0C1C1C0C1414041414041C0C180818081808180010,
		ram_block1a_51.mem_init1 = 2048'h24343424342434243424340414544C5C5C4C5E7E6E6E6EFEFED6C682828282AAAAAAAA8AC1C54575757D6D4D0D1111233BBB8AC6D6E6FEFECC9000302819455567FFEF9393ABBBA044546C6C10122AABD7DFCFE5A1191934744E46E2AA8AA5BD5D55793B139EBEC6C8E8200D0F775BDBB3AC84E478523E2787F9F1C90C361A426AD5B5A9917B675E3AA0D8F4CF133B07DCE480B8265F631991ADD6EA320E35C9E1BF873A4058A49DE3DB473C00F8C6BEA319655DAA92CE7409310FF7EA902C5C639BA7FD407C06B2CBF5AD116A56A698E15D072A9CE4D8231F67D188B44E7217ADD1EB162668D1AD9BA34E7408BAD7CB31146CD2BA877559278EDAF00D3553EF,
		ram_block1a_51.operation_mode = "rom",
		ram_block1a_51.port_a_address_clear = "none",
		ram_block1a_51.port_a_address_width = 12,
		ram_block1a_51.port_a_data_out_clear = "none",
		ram_block1a_51.port_a_data_out_clock = "none",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 0,
		ram_block1a_51.port_a_first_bit_number = 51,
		ram_block1a_51.port_a_last_address = 4095,
		ram_block1a_51.port_a_logical_ram_depth = 4096,
		ram_block1a_51.port_a_logical_ram_width = 256,
		ram_block1a_51.ram_block_type = "M144K",
		ram_block1a_51.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "none",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.init_file = "fv_table0.mif",
		ram_block1a_52.init_file_layout = "port_a",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.mem_init0 = 2048'hD4E0A890801C7E675B4B33A99D95A5F8E0524A36261E09F1E9F9C59DAF33025A42746CDC84B9A993DF4F77671900203CECD4DEEAF3930B17256D595148FAB6868E96F2684951752D25179BEBE2E6DED494282800115F7777CFCB83A3A9AC94545C74725A1A12B7BFBFD5D1D9F9F1311C0E06262A6A52D2D8FDE5A58D9991B36B6B7756464E7E30A0A8989084ECFDEFE7D34B5B3B23332D0D150454ECF8E8E0F2CA9A8E96A6B62F2F1341514959696175657D1D8D9F868292BAAABAB2E2E2D6DECECC5C54646464793939292101111119191B0F0F072727A7E7EFEFEFEFEFEFE3E3C3C2C2C2D2DADAD8D8C8C8C8C8D8D0D0C0C0C0D0D0C0C4D4D4C4C4D4D4CCCC,
		ram_block1a_52.mem_init1 = 2048'hB0B0A0B0B0A0A0B0B0A0A0B0B0F0E0E0E0F0F0D0C0C0C0404048585C5C5C5C7C7C7C7C7C3636360606060606061A1A3A2AAAABE3F3D3C3C3C1DDDDEDEDFDB5A58515150919392922726242524E5E7EEEB6A6A69C889888B1E1E1F94D5D4D7767372F1B0B1382B2EAFCCCD4C4D4BCA83800130B7B7F67574FDFB9A1B1A0889CC4F47E4E5A52223A3B0F95D5EDFDF1C1D91A2236160E4E7270E8D891A5ADBD97437B7B63461C1CA4A4D8D8C0E3FF1F07273B394141FCF4A48E9AB2A24A5F55652D1191A9EBF6D6CE6232180804757DC5C3BBBBA3961C6460585820AEBF97C7EBF3410D3D340C5AD2E2EED687ADB911495D776E1E92A2BAD0C4FC6D211B0B237FCF,
		ram_block1a_52.operation_mode = "rom",
		ram_block1a_52.port_a_address_clear = "none",
		ram_block1a_52.port_a_address_width = 12,
		ram_block1a_52.port_a_data_out_clear = "none",
		ram_block1a_52.port_a_data_out_clock = "none",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 0,
		ram_block1a_52.port_a_first_bit_number = 52,
		ram_block1a_52.port_a_last_address = 4095,
		ram_block1a_52.port_a_logical_ram_depth = 4096,
		ram_block1a_52.port_a_logical_ram_width = 256,
		ram_block1a_52.ram_block_type = "M144K",
		ram_block1a_52.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "none",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.init_file = "fv_table0.mif",
		ram_block1a_53.init_file_layout = "port_a",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.mem_init0 = 2048'hFCC8C8C0D0D0B0A8ACBC9406060E3E7B6363735B4B4B5DB5A5A5BDBD8D8190D0C8EAFA7A6246565E0E1E362620390909D9D1C1F5FDEDFDF5C797938B9A3A2232222A5E4C5C5464746C6CF8889181819B8BBFAFB7B7E7DFCF5F4B53637160683828100414041CACBCACF6E2F2C2DACADBDBC3F3E7B7AF3F2D1D150515011929697961707060504ECEDECED6D6A6B6B6AEBABAAA9A928280908889D9796D6D75656575756D4D5D5D5D4103131303232B3B3B2B2BABBBB2B6A68686969EDEDECECECECCDCD4F4F4F4E0E0E0E0E8E8F8F8F8F8F8F8F8F0D0D050101010101010101C1C1C1D1D1D1D1D1D1F1F0F0F0F0F0F0707171717171707070707171717170707,
		ram_block1a_53.mem_init1 = 2048'hAFBFBFAFBFBFAFBFAFAFBFAFBFEFEFFFEFFFEFFFFFEFFFEFFFEFFFEFFFEFFFCFDFCFDFCFD7C7D7C7D7C7D7C7D7D3C3F3E373633B3B2B3B2B3939291909091101111101151525352C6C7C6C6C7C7C4CDCD4C4D4D6C2C2D2FAAABABAAAAABA9282829296868E1F3F6F6D7D7565654551514949593939212131B1978F8F9E9E9EC6E6E6F6F2FACACACADA501020202C3C3C3D0505051555797BEBEBE3D3D3D3DB8FAFAFB7B6B4B40C0C48485070707068484C4E1616B7BFAFAFAB8393D3D3D9E9E9E56555151C1C0C202022323A5A5AC2C6E6E6FEFFFD85818181B939393161454D5F5F7F766622AA9A9A9282A0A4ACFCFCD4C5C5497979332303131F1F0F2767F7,
		ram_block1a_53.operation_mode = "rom",
		ram_block1a_53.port_a_address_clear = "none",
		ram_block1a_53.port_a_address_width = 12,
		ram_block1a_53.port_a_data_out_clear = "none",
		ram_block1a_53.port_a_data_out_clock = "none",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 0,
		ram_block1a_53.port_a_first_bit_number = 53,
		ram_block1a_53.port_a_last_address = 4095,
		ram_block1a_53.port_a_logical_ram_depth = 4096,
		ram_block1a_53.port_a_logical_ram_width = 256,
		ram_block1a_53.ram_block_type = "M144K",
		ram_block1a_53.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "none",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.init_file = "fv_table0.mif",
		ram_block1a_54.init_file_layout = "port_a",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.mem_init0 = 2048'hFCF8E8F0E0F0C0C0D0C0D8D8C8D8E8BCB4A4B4A4A4B4A61E1E0E1E0E0E120353536373636B7B6B7B7B6B535345555545958D8DBDADADBDA5A5B5A1A1B08088989888D8DACAD2F2E2E2F266667E7E6E7E7E4E4E564606161606021A3A28293929293131212131918181D9DDCDCDDDDDCDCDC5F5F5E5E5F5F7E7EFEFFFFBEBCB8B9B9382828292921202021A1A3A2A2A2A3E3E3E2E262624343434644444445C5C5C4C4C4C4C5C5C5C5050404040606070707070F0E0E9E9E9E9E9F9F9B9B9B9B9B9BBABA3838383878787878787979797979797979F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F9F8F8F8F8F8F8787878787878797979797979797978787,
		ram_block1a_54.mem_init1 = 2048'h08181818080808181818080818585848485858484848585848485858484858584848585840405050404050504054546464747464747464647666667676667E7E6E7E7E6E7E5E4E4F1F0F0F1F0F1F1F8F97978797938393A3A3B3A3A3B3A3BBBBABBBABABBBAB9BDBC9D9C1C1D1C1D5C5C5D5C5F5E5EDFDED7D6D6D7D6C7C6C241404140010100010001A0A2A3A2A3A2A3A32223222724656D6C6DECEDECEDEDEEEFEE6F7E5F5F5E5B1A1B989998989998999819121313121352D3D6D7D6F4F5F475747574656566A7A6A7A6A3A2AA2B28292829280889C8C9CACBCACB4F4E4F4E4F4C4DDDDC9594959414173637323332B2B3B2F1F0F171707170717172F7FEF,
		ram_block1a_54.operation_mode = "rom",
		ram_block1a_54.port_a_address_clear = "none",
		ram_block1a_54.port_a_address_width = 12,
		ram_block1a_54.port_a_data_out_clear = "none",
		ram_block1a_54.port_a_data_out_clock = "none",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 0,
		ram_block1a_54.port_a_first_bit_number = 54,
		ram_block1a_54.port_a_last_address = 4095,
		ram_block1a_54.port_a_logical_ram_depth = 4096,
		ram_block1a_54.port_a_logical_ram_width = 256,
		ram_block1a_54.ram_block_type = "M144K",
		ram_block1a_54.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "none",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.init_file = "fv_table0.mif",
		ram_block1a_55.init_file_layout = "port_a",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.mem_init0 = 2048'hECE8E8F0F0E0E0E0F0F0E0E0E0F0D0C0C8C8D8D8D8C8C8D8D8D8C8C8C8D4D48484A4B4B4B4A4A4B4B4B4ACACAEBEBEBE2E2E2E1E1E1E0E06061612120303031313134343435B7B7B7B6B6B6B7B7B7B6B6B6B6B73737363636367775755554545455D5D5D5D4DCDCDCD9D9D9D9D8D8D8D8D85B5B5B5B5A5A5A5A5A5B5B1B1B1B1A1A9A8A8A8B8B8B8B8B8A8A88888888898989898909092828282C2C2C2C2D2D2D2D2D2D2D2C2C2C2CECECECECEEEEEFEFEFEFE7E7E7E7E7E7E7E6E6E6E6E6E6E6E6E6E66666666666666666666767676767676767676767676767676767676767676767676767676767666666666666E6E6E6E6E6E6E6E6E6E6E6E6E6E6E7E7E,
		ram_block1a_55.mem_init1 = 2048'hF9E9E9E9E9E9E9F9F9F9F9F9E9A9A9A9A9B9B9B9B9B9A9A9A9A9B9B9B9B9A9A9A9A9B9B9B1B1A1A1A1A1B1B1B1A1A1818191919181818181919191818181919191818181919191918181819191818101191919090D0D1D3D3D2D2D2D3D3D2D2D2D3D3D3D2D2D3D7D7F6F6767777767676777774747475757474747575646464E5E5E4E4A5A5A5A4A4A5A5A7A6A6A7A7A6A62627272222232B2B2A2A2B2B2A2A282929A8A889898988C8C9C9C8C8C8C9C9C8C8494B4A4A4A4B4B4A4E4F4F4F4E4ECFCFCECEDFDFDD9C9C9D9D9C9C941515141415153534343537363637B3B3B2B2B3B3B2B2B2F3F3F2F272717170707171717070717170F0F0F1F1F0F0F2F7FFF,
		ram_block1a_55.operation_mode = "rom",
		ram_block1a_55.port_a_address_clear = "none",
		ram_block1a_55.port_a_address_width = 12,
		ram_block1a_55.port_a_data_out_clear = "none",
		ram_block1a_55.port_a_data_out_clock = "none",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 0,
		ram_block1a_55.port_a_first_bit_number = 55,
		ram_block1a_55.port_a_last_address = 4095,
		ram_block1a_55.port_a_logical_ram_depth = 4096,
		ram_block1a_55.port_a_logical_ram_width = 256,
		ram_block1a_55.ram_block_type = "M144K",
		ram_block1a_55.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "none",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.init_file = "fv_table0.mif",
		ram_block1a_56.init_file_layout = "port_a",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.mem_init0 = 2048'hFCF8F8E0E0E0E0E0F0F0F0F0F0E0E0E0E0E0F0F0F0F0F0E0E0E0E0E0E0F8F8F8F8D8C8C8C8C8C8D8D8D8D8D8D8C8C8C8C8C8C8D8D8D8D8D0D0C0C4C4C4C4C4D4D4D494949484A4A4A4A4A4A4B4B4B4B4B4B4B4ACACACACACACACBCBCBEBEBEBEBEAEAEAEAEAE2E2E2E3E3E3E3E3E3E3E3E36060606060606060606161212121212121313130303030303030303030303131313131B1B1B1B1B1B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B6B6B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B73737373737373737373636363636363636363636363636363636363636363636363636363636373737373737373737373737373737373737373737373,
		ram_block1a_56.mem_init1 = 2048'h8C8C8C8C8C8C8C9C9C9C9C9C9C9C9C9C9C8C8C8C8C8C8C8C8C8C9C9C9C9C9C9C9C9C8C8C848484848484949494949494948484848484848494949494949484848484848494949494949494848484848494949494949484A4A4A4A4A4B4B4B4B4B4A4A4A4A4A4B4F4F4F4FCFCECECECECECFCFCFCFCFCECECECECECFCFDFDFDFDEDEDEDE9F9F9F9F9F9E9E9C9C9C9D9D9D9D1D1C1C1C1C1D151515151414141414151515153434343434353535353534343434B5B7B7B7B7B6B6B6B2B3B3B3B3B3B2B2B2B2B3B3B3F3F3F2F2F2F2F2737373737272727272737171717070707070717171717170707070F0F1F1F1F1F0F0F0F0F0F1F1F1F1F1F0F0F0F0F2F7FFF,
		ram_block1a_56.operation_mode = "rom",
		ram_block1a_56.port_a_address_clear = "none",
		ram_block1a_56.port_a_address_width = 12,
		ram_block1a_56.port_a_data_out_clear = "none",
		ram_block1a_56.port_a_data_out_clock = "none",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 0,
		ram_block1a_56.port_a_first_bit_number = 56,
		ram_block1a_56.port_a_last_address = 4095,
		ram_block1a_56.port_a_logical_ram_depth = 4096,
		ram_block1a_56.port_a_logical_ram_width = 256,
		ram_block1a_56.ram_block_type = "M144K",
		ram_block1a_56.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "none",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.init_file = "fv_table0.mif",
		ram_block1a_57.init_file_layout = "port_a",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.mem_init0 = 2048'hFCF8F8F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8C8C8C0C0C0C0C0C0C0C0C0C0D0D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4C4C4C484848484848484848484848484848484848484A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC,
		ram_block1a_57.mem_init1 = 2048'h5353535353535343434343434343434343434343434343434343535353535353535353535B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B4B4B5B5B5B5B5B5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B4B4B4B5B5B5B5B5B5B5B7B7B7B7B7B6B6B6B6B6B6B6B6B6B6B7B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3F2F2F2F2F2F2F2F2F2F2F3F3F3F373737373737272727272727272727273737373737373737372727272727272727273717171717171717170707070707070707071717171717171717171F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F2F7FFF,
		ram_block1a_57.operation_mode = "rom",
		ram_block1a_57.port_a_address_clear = "none",
		ram_block1a_57.port_a_address_width = 12,
		ram_block1a_57.port_a_data_out_clear = "none",
		ram_block1a_57.port_a_data_out_clock = "none",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 0,
		ram_block1a_57.port_a_first_bit_number = 57,
		ram_block1a_57.port_a_last_address = 4095,
		ram_block1a_57.port_a_logical_ram_depth = 4096,
		ram_block1a_57.port_a_logical_ram_width = 256,
		ram_block1a_57.ram_block_type = "M144K",
		ram_block1a_57.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "none",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.init_file = "fv_table0.mif",
		ram_block1a_58.init_file_layout = "port_a",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.mem_init0 = 2048'hECE8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8,
		ram_block1a_58.mem_init1 = 2048'h272727272727272727272727272727272727272727272727272737373737373737373737373737373737373737373737373737373737373727272727272727272727272727272727272727272727272737373737373737171717171717171717171717171717070707070707070707070707070707070707070707171717171717171717171717171717171717170707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F6FEF,
		ram_block1a_58.operation_mode = "rom",
		ram_block1a_58.port_a_address_clear = "none",
		ram_block1a_58.port_a_address_width = 12,
		ram_block1a_58.port_a_data_out_clear = "none",
		ram_block1a_58.port_a_data_out_clock = "none",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 0,
		ram_block1a_58.port_a_first_bit_number = 58,
		ram_block1a_58.port_a_last_address = 4095,
		ram_block1a_58.port_a_logical_ram_depth = 4096,
		ram_block1a_58.port_a_logical_ram_width = 256,
		ram_block1a_58.ram_block_type = "M144K",
		ram_block1a_58.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "none",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.init_file = "fv_table0.mif",
		ram_block1a_59.init_file_layout = "port_a",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_59.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_59.operation_mode = "rom",
		ram_block1a_59.port_a_address_clear = "none",
		ram_block1a_59.port_a_address_width = 12,
		ram_block1a_59.port_a_data_out_clear = "none",
		ram_block1a_59.port_a_data_out_clock = "none",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 0,
		ram_block1a_59.port_a_first_bit_number = 59,
		ram_block1a_59.port_a_last_address = 4095,
		ram_block1a_59.port_a_logical_ram_depth = 4096,
		ram_block1a_59.port_a_logical_ram_width = 256,
		ram_block1a_59.ram_block_type = "M144K",
		ram_block1a_59.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "none",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.init_file = "fv_table0.mif",
		ram_block1a_60.init_file_layout = "port_a",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_60.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_60.operation_mode = "rom",
		ram_block1a_60.port_a_address_clear = "none",
		ram_block1a_60.port_a_address_width = 12,
		ram_block1a_60.port_a_data_out_clear = "none",
		ram_block1a_60.port_a_data_out_clock = "none",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 0,
		ram_block1a_60.port_a_first_bit_number = 60,
		ram_block1a_60.port_a_last_address = 4095,
		ram_block1a_60.port_a_logical_ram_depth = 4096,
		ram_block1a_60.port_a_logical_ram_width = 256,
		ram_block1a_60.ram_block_type = "M144K",
		ram_block1a_60.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "none",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.init_file = "fv_table0.mif",
		ram_block1a_61.init_file_layout = "port_a",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_61.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_61.operation_mode = "rom",
		ram_block1a_61.port_a_address_clear = "none",
		ram_block1a_61.port_a_address_width = 12,
		ram_block1a_61.port_a_data_out_clear = "none",
		ram_block1a_61.port_a_data_out_clock = "none",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 0,
		ram_block1a_61.port_a_first_bit_number = 61,
		ram_block1a_61.port_a_last_address = 4095,
		ram_block1a_61.port_a_logical_ram_depth = 4096,
		ram_block1a_61.port_a_logical_ram_width = 256,
		ram_block1a_61.ram_block_type = "M144K",
		ram_block1a_61.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "none",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.init_file = "fv_table0.mif",
		ram_block1a_62.init_file_layout = "port_a",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_62.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_62.operation_mode = "rom",
		ram_block1a_62.port_a_address_clear = "none",
		ram_block1a_62.port_a_address_width = 12,
		ram_block1a_62.port_a_data_out_clear = "none",
		ram_block1a_62.port_a_data_out_clock = "none",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 0,
		ram_block1a_62.port_a_first_bit_number = 62,
		ram_block1a_62.port_a_last_address = 4095,
		ram_block1a_62.port_a_logical_ram_depth = 4096,
		ram_block1a_62.port_a_logical_ram_width = 256,
		ram_block1a_62.ram_block_type = "M144K",
		ram_block1a_62.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "none",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.init_file = "fv_table0.mif",
		ram_block1a_63.init_file_layout = "port_a",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.mem_init0 = 2048'hFCF8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_63.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_63.operation_mode = "rom",
		ram_block1a_63.port_a_address_clear = "none",
		ram_block1a_63.port_a_address_width = 12,
		ram_block1a_63.port_a_data_out_clear = "none",
		ram_block1a_63.port_a_data_out_clock = "none",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 0,
		ram_block1a_63.port_a_first_bit_number = 63,
		ram_block1a_63.port_a_last_address = 4095,
		ram_block1a_63.port_a_logical_ram_depth = 4096,
		ram_block1a_63.port_a_logical_ram_width = 256,
		ram_block1a_63.ram_block_type = "M144K",
		ram_block1a_63.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "none",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.init_file = "fv_table0.mif",
		ram_block1a_64.init_file_layout = "port_a",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.mem_init0 = 2048'hF05F61C33D2388BE40FAC4733D87311EE4EA4C769917358BE56258B60C1AB6CD5B758F993644CAE02608CAE567199BE7714B9CA6605A9C8CE260229CDF490937E5F7A17157958FCB090B591587D5851341117BF9BDF7B5154E0C7426FE8C84E6BFD59FEF255D047E067C304B230B413C56265A21117D0EE6E28BFDDDA0F0C537734626A3C3D6922575480C9995F47865A1BCA3776AE6FB762AA5881005B8A7238A8D20209F3E2B9C3CE9CA6FCC7D1AAB10E557FC9512FB40E33B805BB029C241BA71E03AC91615DE18DB180FCD1EF9AB64A3410EEE7106DCA36F10BE7509E6D8A5537E88A647610C9AEEDF093D3F5AD6F4E88997871B33616C646C7060685050,
		ram_block1a_64.mem_init1 = 2048'h2E2E260616467646C6A6A683F149390585EEEA023C55A9835E3018D7A32B5492EE29FDF60245934610D701C8CE19D62279AF10DB35F25916EC73803FF54EA902E157BC8F7ED1628110B3986AEB58C3F269891615BC372E8198138E841940CBCE45418C9F3222F7C0580D28BEDFDA363346E0BD89E4611D2854B985E08CA1C9341876077B261A6B1745385C0463234F0E6828490F5F3F6838D88ED785F5EBAB7020687EB6F4AEA7ED2D676FA5EDC78D155F14ACEAF01842D0B8AE744C0EB0E25208BEE4D74331ABDD4F3B899B6D4FD9A81E0CFEC80A3C8EB96557E1930DBFC87244D2A81EAD93657FD9E614A88A3473C96751BB8C22888E605FFD532D8FA02E8C,
		ram_block1a_64.operation_mode = "rom",
		ram_block1a_64.port_a_address_clear = "none",
		ram_block1a_64.port_a_address_width = 12,
		ram_block1a_64.port_a_data_out_clear = "none",
		ram_block1a_64.port_a_data_out_clock = "none",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 0,
		ram_block1a_64.port_a_first_bit_number = 64,
		ram_block1a_64.port_a_last_address = 4095,
		ram_block1a_64.port_a_logical_ram_depth = 4096,
		ram_block1a_64.port_a_logical_ram_width = 256,
		ram_block1a_64.ram_block_type = "M144K",
		ram_block1a_64.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "none",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.init_file = "fv_table0.mif",
		ram_block1a_65.init_file_layout = "port_a",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.mem_init0 = 2048'h081CA73E19A0339EC564FBD374EDC643B81916BF3D10BB3AD5FC6FC2C178D7152C9312A9945FEE5568FB02BC8506BF406BFA55EC8706A912FBD079EE062D863BD069C2B9249F3EC5FE47AC1BA249F2DB208B42E946A70C27CF64B71EE54EFD249F6CD50E3DD664AD1ED5728B08E3009A7BF8078477AC0C5F8833F0039556A524E31192D536E463A0739506518A588F5443815E9D4B00C70D8AC305DA1167AC7325FC02DD9E60BFF71807C9226E915F30E4CF106CBB457AAED13F6BC4A05F59BCC26701FFFA0C7947B780740337D1D0A60A69CDABAF1670440FBBC3D5681806267BD1D5ADA30A02667C7049819D87BFABB3ABD2D4CC44445C5050584848405040,
		ram_block1a_65.mem_init1 = 2048'h21312919090919393979795858E0A094849EAE5E42733B19A5E5CDEAB21A3E4458A18DBF576A10BCC4EB032749A08E76532DE5D22E14C1BF9B6024D3FF395896B37511C66039CF9A5C2BF75106D29563AEE93BFE905789CC02C59F4A85530CD603DCC619CF005BB768E32D769957DC13E9A427D812CD6EB05B4CB769DA05F66C9B42E1369C6BA813F066852EEB48AB09CE6D8E2FCC4FB91AF948AB18DB66D5B704FF5EED1EA714EFDC2D9625DE4FF4C73E8C27DE6D76972C973A49C27BC8213A912CCF577CC76EB19823A8117EF74CE7FA51A8230AB53C86E970DB4265DC172EA118BBA60C95FA4BD07D66C55C639B1825BE0F80B92A97EC78C3DA6DF44F7AE1,
		ram_block1a_65.operation_mode = "rom",
		ram_block1a_65.port_a_address_clear = "none",
		ram_block1a_65.port_a_address_width = 12,
		ram_block1a_65.port_a_data_out_clear = "none",
		ram_block1a_65.port_a_data_out_clock = "none",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 0,
		ram_block1a_65.port_a_first_bit_number = 65,
		ram_block1a_65.port_a_last_address = 4095,
		ram_block1a_65.port_a_logical_ram_depth = 4096,
		ram_block1a_65.port_a_logical_ram_width = 256,
		ram_block1a_65.ram_block_type = "M144K",
		ram_block1a_65.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "none",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.init_file = "fv_table0.mif",
		ram_block1a_66.init_file_layout = "port_a",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.mem_init0 = 2048'h944F28F62B4D92C84DB3EC3BC38C5A85F926F48B5680FF2130CE11479A7427FA04439DE022BDC306F8B76108DF117EEA054B8AF433FD905679BD5218DF32748B8F6026DB1946A8AD5394E83F59C4B26D89D6601DCFB864938D791EC0F52B4EB8F74304FA1F19ED82446183DC381FDBA50266A1C5721ED8EF8F784C8BFF492CDAE93D4B7E88BC4F3B9CC83E1F69CDBA166501A7C2701C3BDFBD907446ABADC9721622C8FD8B037448B897A7794D2492CAF6C1293D56EAE894BD7B436F2780A8E4CE432B3D15F9E0CE96BE2249556D753B839AA6FCE04058643F37070B93FBEDE5ECCCC0989A32323E26260F4F53514949595161757DEDFDE5F5E5FDEDFDEDEDFD,
		ram_block1a_66.mem_init1 = 2048'h838393B3A3B3B3A3B3A3B3839393C3F7F7EDED5D5D4C04242020080A4AE2E6D6DE8FA3A111096975455EAEB28ADAE4744D01310BC7F7DE80A828447F739BB3D5DC701826AEC7F9913D664AF28CA4D943370EE0DCA41B7B47BD80F65E2399FDC32A1E7081AF47701CBCD3370948E682695D31D6D6380DEB8304701FAFE91432C6853B4EA8FC4F3BF4C0366395A67205D1E71244B3A75020F6C30572A6917722D4102FF99C4A2DF9D602E5B356488FFB3CC286617F9A4C0BE7B05EDB9D6226C11F5AB0B7608CCB2570BE5915C2682FE3845A9FF136F8894700AD7B34F21B45826C29F7985A97C06EA1F51ED8954BACF33FDC824D09F6386BC7185F81683EF10F4A,
		ram_block1a_66.operation_mode = "rom",
		ram_block1a_66.port_a_address_clear = "none",
		ram_block1a_66.port_a_address_width = 12,
		ram_block1a_66.port_a_data_out_clear = "none",
		ram_block1a_66.port_a_data_out_clock = "none",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 0,
		ram_block1a_66.port_a_first_bit_number = 66,
		ram_block1a_66.port_a_last_address = 4095,
		ram_block1a_66.port_a_logical_ram_depth = 4096,
		ram_block1a_66.port_a_logical_ram_width = 256,
		ram_block1a_66.ram_block_type = "M144K",
		ram_block1a_66.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "none",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.init_file = "fv_table0.mif",
		ram_block1a_67.init_file_layout = "port_a",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.mem_init0 = 2048'h70C79FB1407C16229FD5E10A3642E895956B473498E0E71F3305ECD2B23E41619DB6D2CA24013BD7D7B800644BA3A59D70523E32D9FD953B3A56FC98B77F53301C94FACB27094964DEB2B24D654913B6DEE0681D336BC7BC98007E564BA995CDF25A2634C9F1FD873B22586CB48BB3EF5549300C86F2CAD5AD2519626ED68AA0B9556F631B17ACE4C8F03E170F2369CDD4BCB29A127E75591131BD97DED2FA68040C243953D3CFE7BF98900824744E46527BA3BF8D859DE9F06A4A56063E26320899C1CDFDE5F5CB8B93033A3E26267C4C44505848E8E0F4BFBF8F87878F9B9B93B3B3FBF979797575755C5C4C4C444454545440484858584848505040405040,
		ram_block1a_67.mem_init1 = 2048'h10001000001000001010002030303024242C2C9C9C9CDCDCDCDCF4F6F6F6F2D2DA8B8B8B2B333337070D5D5D656571F1C89898A2B6B68EDEC6566269790111253DADD5D3CBFAE2920E0C3424485861E3BF9787BBFB40486C34140AA2E3DBD7F53D01016866C6DEB2BA99557D55533BB29EDEF0D8102D2747EBE38C94BC58526E078DB1F9D56E26023AF4CDA1BB136E4658B08CC7FB530B251CE0EA96BF2159758D9AB2CE7429013FC7DAB00C3C434BB78DF1684E368AF1ED85330A76EC90A94F772B14ACD8E33F1761D8A49E0A754D3193EEF6083845FB83963C407A8FB3C95D240A7AC4B981176E42B48CF1431F34C0FC86334B45B58AB656691185EBD2241C,
		ram_block1a_67.operation_mode = "rom",
		ram_block1a_67.port_a_address_clear = "none",
		ram_block1a_67.port_a_address_width = 12,
		ram_block1a_67.port_a_data_out_clear = "none",
		ram_block1a_67.port_a_data_out_clock = "none",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 0,
		ram_block1a_67.port_a_first_bit_number = 67,
		ram_block1a_67.port_a_last_address = 4095,
		ram_block1a_67.port_a_logical_ram_depth = 4096,
		ram_block1a_67.port_a_logical_ram_width = 256,
		ram_block1a_67.ram_block_type = "M144K",
		ram_block1a_67.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "none",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.init_file = "fv_table0.mif",
		ram_block1a_68.init_file_layout = "port_a",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.mem_init0 = 2048'h300F4747FFF39189A4A4BC56526A62070F95B1F9D1C1CE26261A123078F4C5CDA1A38B93577E74505810A0AC87C7CBE3634905052C2040CAC2E6EE86810929614D4D476EAA828A8EB4F4FC5151792B270F0F87FAF8F0D48CA4243A1A135B6F6775DD9981A8B8B4D64E4E767A2A01111DADA5F5D9CBD3FBEEA6360E0C1020687861D5DFCFB7A3ABBB83934D7C74647C485800122ABAA6B78FDFCFD3E1F9E9F161150D1D1426362A3A724252CADEDEE4F4F4EDBDB18191998989132327777F6F6F5756464A4A5A5A602020B0B8BCACACA49494949C8C8C8C88C3C3F3F3F3FBFBFBFBFBFBF3F373737777775F5F5F5F5F5F4F4F4F4F474757575757474747475757,
		ram_block1a_68.mem_init1 = 2048'hDCCCCCDCCCCCDCCCCCDCCCDCDCCCDCC8D8C0D0F0E0F0E0F0E0F0E0F2E2F2E2D2CA8B9B8B1B0B1B0F2F372737372737270F5F4F4D5949617171E1E1F8E888989C8484B4B6BEAEAEDE525242426A7A7B792505051D1DBDB5B1E1C1CBCBCAF2F6F63E1E1E16103028686041C5CDEDEFA7A78B8B8BA3637E7C5C545438383090928EEFE7E7EFCB511131393D04444EEEF2D2DA9AA6A5AD0D5551796963070E9EB6B2CAC0C0FC7C25050B3B3373CFC7F4FCB880801836764E4F5333B981859DFDE44A4A12362E0615D9F9E1C99DB72F2A12527864649C94A1ABDBD75F6F65181820ACFCD6DEEAA3931D0525695150EAA6A69E92E06951551D27238B92F2EEE4C41830,
		ram_block1a_68.operation_mode = "rom",
		ram_block1a_68.port_a_address_clear = "none",
		ram_block1a_68.port_a_address_width = 12,
		ram_block1a_68.port_a_data_out_clear = "none",
		ram_block1a_68.port_a_data_out_clock = "none",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 0,
		ram_block1a_68.port_a_first_bit_number = 68,
		ram_block1a_68.port_a_last_address = 4095,
		ram_block1a_68.port_a_logical_ram_depth = 4096,
		ram_block1a_68.port_a_logical_ram_width = 256,
		ram_block1a_68.ram_block_type = "M144K",
		ram_block1a_68.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "none",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.init_file = "fv_table0.mif",
		ram_block1a_69.init_file_layout = "port_a",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.mem_init0 = 2048'h082737273F2F5F5743534BF9E9E1F1849C8C9C84B4B4AA7A6A5242524A5E7F6737251D0D998191A1B9E9E9F5C6D6CEDE4E7622322A3A0A1000140C7C6DF5E5F5C9D9CBD383B3ABBFBFAFB706160E5C487060707868784C1404949EAEBFA7B3A3A39BCBDBC3C3D7E57D6D6D75251414081808083022223A2E7EFEC6D6D6C6DEDECFEBF1E1A1B1A9A99999050515050D3D3D6D6F777763625A5A4A4A5A524242D2B6AEAEAEBCBCA4A4A494948C888898989881C1C1F1F1F9E9E96B7B7F7F7767674747575F5F5F5F4F0F0F0F07031313133333333B2B2B2B2B28282828282020202020202020A0A0A4A4A48C8C8C8C8C8C8C8C8C8C8C8C9C9C9C9C9C9C9C9C8C8C,
		ram_block1a_69.mem_init1 = 2048'h07171717070707171717070707171707071717170707171707071715050515352D7C7C6CECFCFCE8F8F8E8E8F8E8E8F8C0C0D0C0C0D0C0C0D0C0D0D8C8B8B8ACBCACACBEA6B6A686160616061E1E0F1F4B7B6B63736373637343594959594D5D85B5A5B5A5B5ADBDAD9C88908092C2D2EAFAEAFA6A76665646560E1E0E3E2C20312131291989D9C9D1C5E5F5EFFFEFDFC79793829A2A3A2A323220544C5C4C5C74647468F8B98993839383AFBFAFB7E7C7D74F59496170603028081C041414AEBEEEFAF2C2D3CBDBDBE3B7A52D3D0D1D050111697978625246DEDECEB6A6A6BAAA988080D1E17D7D6D7545555F0B1B233333AA9A8ED6D4C4FCECFCF0E0D00818,
		ram_block1a_69.operation_mode = "rom",
		ram_block1a_69.port_a_address_clear = "none",
		ram_block1a_69.port_a_address_width = 12,
		ram_block1a_69.port_a_data_out_clear = "none",
		ram_block1a_69.port_a_data_out_clock = "none",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 0,
		ram_block1a_69.port_a_first_bit_number = 69,
		ram_block1a_69.port_a_last_address = 4095,
		ram_block1a_69.port_a_logical_ram_depth = 4096,
		ram_block1a_69.port_a_logical_ram_width = 256,
		ram_block1a_69.ram_block_type = "M144K",
		ram_block1a_69.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "none",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.init_file = "fv_table0.mif",
		ram_block1a_70.init_file_layout = "port_a",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.mem_init0 = 2048'h100707171F0F2F3F2F2F3737273737434B5B5B4B4B5B41C1D1F1E1E1F9FDECFCBCAC8494948484949C8C9C98AAAAB2B2222272726A6A5A5A4A4E5656474757576F6F7D7D2D2D35313121219191898999998989819191A5E5F5F5FFEFEEFEFEEEEEC6D6D6C6C6C2D25A4A4A4A1A3A3A22223232322020283C3C3C0C0C0C1C14140505051555554D4D6D6DF9F9F9E9E1E1E1F1F3F3F3E3E3CBCBDBDBDBDBCBCBCB8F9797979797878787A7A7BFBFBFBFBFBFAEAEAEAEAEA6B6B6343430303020200000000808080818585858585858585858585850404040404040404040404040404040404040404444446C6C6C6C6C6C6C6C6C6C6C6C7C7C7C7C7C7C7C7C7C7C,
		ram_block1a_70.mem_init1 = 2048'h87878787979797979797878787878797979797978787878797979797878787879F9F9F8F8F8F8F9F9F9F8F8F8F9F9F9FAFAFAFBFBFBFAFAFAFBFBFB7A7E7E7F3F3E3E3E1F1F1E1C14151514149495858484858585848485858686070707064643434242434342C2C3C1C0C0C1C1E0E0E16160606969282A2B2B2EAEAFAFAEAFAFBEBEBF3D3C3C3D3D3C7D7D7CDCDDDFDEDADBDADA5353525253525011919090919090911114070726262726E6E7E7E6E5E5EC6C6D6C6C6D6968EBEBAAAAABAA0A0B0B0A0909189899989CDDD454575756575756D6D7D6F4F5B5343531303131B0B2B3B2B2A3AB6A6B6B686869CCCCCDCDCCCD4F4E0E0F0E0E8F8F8E8F8D80000,
		ram_block1a_70.operation_mode = "rom",
		ram_block1a_70.port_a_address_clear = "none",
		ram_block1a_70.port_a_address_width = 12,
		ram_block1a_70.port_a_data_out_clear = "none",
		ram_block1a_70.port_a_data_out_clock = "none",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 0,
		ram_block1a_70.port_a_first_bit_number = 70,
		ram_block1a_70.port_a_last_address = 4095,
		ram_block1a_70.port_a_logical_ram_depth = 4096,
		ram_block1a_70.port_a_logical_ram_width = 256,
		ram_block1a_70.ram_block_type = "M144K",
		ram_block1a_70.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "none",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.init_file = "fv_table0.mif",
		ram_block1a_71.init_file_layout = "port_a",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.mem_init0 = 2048'h001717171F0F0F0F1F1F1F1F0F0F0F3F3737372727273737373727272F2B3B3B7B6B4B4B4B5B5B5B5343434351515151C1C1C1C1D9D9F9F9E9EDEDEDFCFCFCFCE4E4E4E4B4B4B4B4B4A4A484849C9C9C9C8C8C8C8C8C9898989892828282829292B2B2B2A2A2A2A22A3A3A3A7A7A7A6A6A6A6A6A7A7A727676764646464646465757575757574F4F4F4F4F4F4F5F5F5F5F5F5D5D5D4D4D65656565656575757531313131313121212121212929292929293939393939393939B9B9B9B9B9A9A98989898181818181818181818181818181818181919191919191919191919191919191919191919595959D9D9D9D9D9D9D9D9D9D9D9D8D8D8D8D8D8D8D8D8D8D,
		ram_block1a_71.mem_init1 = 2048'h7E7E7E7E7E7E7E7E7E7E6E6E6E6E6E6E6E6E6E6E7E7E7E7E7E7E7E7E6E6E6E6E66666676767676767676666666666666767676767676666666666666767676767666666666667656D6D6D6C6CECECECEDEDEDEDEDECECECECEDEDEDEDEDECACA8A8A9A9A9A9A828282A2B2B2B2B0A0A0A0A0B0B0B0B0A0A0A0A0B8B8B8B8A8A8A9B9B9B999898989899D9D9D8585858595D5D5C5C5454555555545656D6D7D7D7D6D6D6D6D7D7D7F6F6F6F73737373634343535353434343031B1B1B0B0B0B1B1B1B1B0B2B2A323232222626B6B6B6B6A6A6A6BEBEBEAC8C8C8C9C9CDCCCCCC4D4D4D4C4C4C4C0D0D0D0E0E0E8F8F8F8F8E8E8E8F8F8F8E8E0E0E0F0F0D00000,
		ram_block1a_71.operation_mode = "rom",
		ram_block1a_71.port_a_address_clear = "none",
		ram_block1a_71.port_a_address_width = 12,
		ram_block1a_71.port_a_data_out_clear = "none",
		ram_block1a_71.port_a_data_out_clock = "none",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 0,
		ram_block1a_71.port_a_first_bit_number = 71,
		ram_block1a_71.port_a_last_address = 4095,
		ram_block1a_71.port_a_logical_ram_depth = 4096,
		ram_block1a_71.port_a_logical_ram_width = 256,
		ram_block1a_71.ram_block_type = "M144K",
		ram_block1a_71.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "none",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.init_file = "fv_table0.mif",
		ram_block1a_72.init_file_layout = "port_a",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.mem_init0 = 2048'h000707070F1F1F1F1F1F1F1F0F0F0F0F0F0F0F1F1F1F1F1F1F1F0F0F0707070707173737373737373727272727272727373737373F3F3F3F2F2B2B2B2B2B2B2B3B3B3B3B7B7B7B7B7B6B6B4B4B434343435353535353535353535141414141414141414151515151D9D9D9D9D9D9D9C9C9C9C9C9C9C9C9CDCDCDFDFDFDFDFDFDFCFCFCFCFCFCE4E4E4E4E4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4B4B4B4B4B4B4A4A4A4A4A4ACACACACACACACACACACACACACACACACACACACBCBC9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C98989890909090909090909090909090909090909090909090,
		ram_block1a_72.mem_init1 = 2048'h737373737373737373736363636363636363636363636363636363637373737373737373737373737373636363636363636363636363737373737373737373737363636363636343434343535B5B5B5B5B5B5B5B5B4B4B4B4B4B4B4B4B4B5B5B1B1B1B1B1B1B0B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B0B0B0B0B030303031313121212123222222222262626363636363636362626A6A6A6A6A6B6B6BEBEBEBEBEAEAEAEAEAEAEACBCBCBCBCBCBCBCAC8C8C8C8C8C9C9C9CDCD4D4D4C4C4C4C4C4C4C4D4D4D4D4D4D4C4C0C0C0C0C0C0D0D0D0D8D8D8C8E8E8E8E8E8E8F8F8F8F8F8F8E8E8E8E8E8E8E8F8F8F0F0F0F0F0E0E0E0E0E0E0F0F0F0F0F0F0D00000,
		ram_block1a_72.operation_mode = "rom",
		ram_block1a_72.port_a_address_clear = "none",
		ram_block1a_72.port_a_address_width = 12,
		ram_block1a_72.port_a_data_out_clear = "none",
		ram_block1a_72.port_a_data_out_clock = "none",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 0,
		ram_block1a_72.port_a_first_bit_number = 72,
		ram_block1a_72.port_a_last_address = 4095,
		ram_block1a_72.port_a_logical_ram_depth = 4096,
		ram_block1a_72.port_a_logical_ram_width = 256,
		ram_block1a_72.ram_block_type = "M144K",
		ram_block1a_72.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "none",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.init_file = "fv_table0.mif",
		ram_block1a_73.init_file_layout = "port_a",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.mem_init0 = 2048'h101717171F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F070707071717171717171717171717171717171717070727272727272727272727272727272727373737373737373737373737373F3F3F3F3F3F3F2F2F2F2F2F2F2F2F2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B7B7B7B7B7B7B6B6B6B6B6B63636363636363636363636363636363636363636343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343434343,
		ram_block1a_73.mem_init1 = 2048'hBCBCBCBCBCBCBCBCBCBCACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCACACACACACAC8C8C8C8C8C8484848484848484849494949494949494949494D4D4D4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D0D8D8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8D8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C01010,
		ram_block1a_73.operation_mode = "rom",
		ram_block1a_73.port_a_address_clear = "none",
		ram_block1a_73.port_a_address_width = 12,
		ram_block1a_73.port_a_data_out_clear = "none",
		ram_block1a_73.port_a_data_out_clock = "none",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 0,
		ram_block1a_73.port_a_first_bit_number = 73,
		ram_block1a_73.port_a_last_address = 4095,
		ram_block1a_73.port_a_logical_ram_depth = 4096,
		ram_block1a_73.port_a_logical_ram_width = 256,
		ram_block1a_73.ram_block_type = "M144K",
		ram_block1a_73.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "none",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.init_file = "fv_table0.mif",
		ram_block1a_74.init_file_layout = "port_a",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.mem_init0 = 2048'h000707070F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707171717171717171717171717171717171717171717171717171737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737373737,
		ram_block1a_74.mem_init1 = 2048'hC8C8C8C8C8C8C8C8C8C8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C8C8C8C8C8C8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C00000,
		ram_block1a_74.operation_mode = "rom",
		ram_block1a_74.port_a_address_clear = "none",
		ram_block1a_74.port_a_address_width = 12,
		ram_block1a_74.port_a_data_out_clear = "none",
		ram_block1a_74.port_a_data_out_clock = "none",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 0,
		ram_block1a_74.port_a_first_bit_number = 74,
		ram_block1a_74.port_a_last_address = 4095,
		ram_block1a_74.port_a_logical_ram_depth = 4096,
		ram_block1a_74.port_a_logical_ram_width = 256,
		ram_block1a_74.ram_block_type = "M144K",
		ram_block1a_74.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "none",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.init_file = "fv_table0.mif",
		ram_block1a_75.init_file_layout = "port_a",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.mem_init0 = 2048'h000707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_75.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C00000,
		ram_block1a_75.operation_mode = "rom",
		ram_block1a_75.port_a_address_clear = "none",
		ram_block1a_75.port_a_address_width = 12,
		ram_block1a_75.port_a_data_out_clear = "none",
		ram_block1a_75.port_a_data_out_clock = "none",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 0,
		ram_block1a_75.port_a_first_bit_number = 75,
		ram_block1a_75.port_a_last_address = 4095,
		ram_block1a_75.port_a_logical_ram_depth = 4096,
		ram_block1a_75.port_a_logical_ram_width = 256,
		ram_block1a_75.ram_block_type = "M144K",
		ram_block1a_75.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "none",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.init_file = "fv_table0.mif",
		ram_block1a_76.init_file_layout = "port_a",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.mem_init0 = 2048'h000707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_76.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C00000,
		ram_block1a_76.operation_mode = "rom",
		ram_block1a_76.port_a_address_clear = "none",
		ram_block1a_76.port_a_address_width = 12,
		ram_block1a_76.port_a_data_out_clear = "none",
		ram_block1a_76.port_a_data_out_clock = "none",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 0,
		ram_block1a_76.port_a_first_bit_number = 76,
		ram_block1a_76.port_a_last_address = 4095,
		ram_block1a_76.port_a_logical_ram_depth = 4096,
		ram_block1a_76.port_a_logical_ram_width = 256,
		ram_block1a_76.ram_block_type = "M144K",
		ram_block1a_76.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "none",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.init_file = "fv_table0.mif",
		ram_block1a_77.init_file_layout = "port_a",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.mem_init0 = 2048'h000707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_77.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C00000,
		ram_block1a_77.operation_mode = "rom",
		ram_block1a_77.port_a_address_clear = "none",
		ram_block1a_77.port_a_address_width = 12,
		ram_block1a_77.port_a_data_out_clear = "none",
		ram_block1a_77.port_a_data_out_clock = "none",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 0,
		ram_block1a_77.port_a_first_bit_number = 77,
		ram_block1a_77.port_a_last_address = 4095,
		ram_block1a_77.port_a_logical_ram_depth = 4096,
		ram_block1a_77.port_a_logical_ram_width = 256,
		ram_block1a_77.ram_block_type = "M144K",
		ram_block1a_77.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "none",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.init_file = "fv_table0.mif",
		ram_block1a_78.init_file_layout = "port_a",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.mem_init0 = 2048'h000707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_78.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C00000,
		ram_block1a_78.operation_mode = "rom",
		ram_block1a_78.port_a_address_clear = "none",
		ram_block1a_78.port_a_address_width = 12,
		ram_block1a_78.port_a_data_out_clear = "none",
		ram_block1a_78.port_a_data_out_clock = "none",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 0,
		ram_block1a_78.port_a_first_bit_number = 78,
		ram_block1a_78.port_a_last_address = 4095,
		ram_block1a_78.port_a_logical_ram_depth = 4096,
		ram_block1a_78.port_a_logical_ram_width = 256,
		ram_block1a_78.ram_block_type = "M144K",
		ram_block1a_78.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "none",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.init_file = "fv_table0.mif",
		ram_block1a_79.init_file_layout = "port_a",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.mem_init0 = 2048'h000707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_79.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0C00000,
		ram_block1a_79.operation_mode = "rom",
		ram_block1a_79.port_a_address_clear = "none",
		ram_block1a_79.port_a_address_width = 12,
		ram_block1a_79.port_a_data_out_clear = "none",
		ram_block1a_79.port_a_data_out_clock = "none",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 0,
		ram_block1a_79.port_a_first_bit_number = 79,
		ram_block1a_79.port_a_last_address = 4095,
		ram_block1a_79.port_a_logical_ram_depth = 4096,
		ram_block1a_79.port_a_logical_ram_width = 256,
		ram_block1a_79.ram_block_type = "M144K",
		ram_block1a_79.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "none",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.init_file = "fv_table0.mif",
		ram_block1a_80.init_file_layout = "port_a",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.mem_init0 = 2048'hFA4D05B3A54A5CEAB40391EF794E92A4625DCFA93731D6C82AAC834543ADAE2054D29C2F3177C99F0C52E4BA2077F98F85515F9592DC1630FEE4AA39672991CF150B491789C1AE347638F0CE84CA38606E1446BAE88296FC3E47016B0B593B47A5F587F684E6B6D4A486E785ED9DFEE684F88BB3730964541E377B818CF4FC831B677E3A83CDCC00052DF8FCA5312430F1E54054D194002DB9B4011FAAA71A9EB11894BB068FB04CFD427FDE3191B65FFC698A3FCCDF3E8940E320894AD13AEB71AAD11A934883419E9546987B38E635D29177B4D2532CFA0977A28C731BBCD23F01EEDAA5596F0290BCDB5F3D280CDEEAF9ED85111B1F363A3228387C240C14,
		ram_block1a_80.mem_init1 = 2048'h4A4A6222280898A8F8C8F8BD1737575BAB84FC48221FF7F9107E5A81FD4B16E4297FDB9C6A27F93E6AAD5A04C50BECA229FE22C9161CE330BF559239CE05B746D92A997AC96D8E2586F75CEF1689BA03C8715AD77CF4CB4251FC6772C04D5CDBC64661A0A4311E8FDBD64305B8A4E5581411BDF4D915386C41BDE4D0AD994124187B0F2AC2A6C5E181EC9EFECBB9F584FE8AD2A1C995E78EC4BCF61A5039733B5111BBE3A0CA9A40401E6C24F6E4B46A78184ADC8CDE580A4AF4B6E4623A3CFEB4824A4C8680EB7D37B9D15719B3FCE6000EC4EA642F81DF757B9C965866E883056BE5DF1836B8DE5473BD1315FEF81610BFD95375B81E08A6E15B5DBBA402FC,
		ram_block1a_80.operation_mode = "rom",
		ram_block1a_80.port_a_address_clear = "none",
		ram_block1a_80.port_a_address_width = 12,
		ram_block1a_80.port_a_data_out_clear = "none",
		ram_block1a_80.port_a_data_out_clock = "none",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 0,
		ram_block1a_80.port_a_first_bit_number = 80,
		ram_block1a_80.port_a_last_address = 4095,
		ram_block1a_80.port_a_logical_ram_depth = 4096,
		ram_block1a_80.port_a_logical_ram_width = 256,
		ram_block1a_80.ram_block_type = "M144K",
		ram_block1a_80.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "none",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.init_file = "fv_table0.mif",
		ram_block1a_81.init_file_layout = "port_a",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.mem_init0 = 2048'hDA7B8A9D3C823334C56253D86DCFBA3B9C2506C370D5F75A99B81FBE1950F257F6D138AB0EAD9073C364759A2B88B546F750EB9A2C9566F3C869962784796AC1309F3ECDE043A918B35E7DE607A841F25998234CF5268D34CF5DA01BC079820178C308B37AD12AA3488329E0438823F8319248A3B869D61DCE34A76EB902D11B48E734F73DB87B30F61596518BC81FDC4E99EA2DFF286BB566B1D30ECD0B70B7751ADD1562AC6F10DEAF619E8C73AED00F65D88669959A701FD3FC1A77999C620CB9D7E21C6BD7A1106E0BBDC9EE0630F5D3B31450744FABBDDD6872160AB9EDD5D32A3614486065FFD79B93B9A4AC6458524A525E4E566F7B63617929614159,
		ram_block1a_81.mem_init1 = 2048'h4A5A6A7A6070F0C08090B0B0B898D8DC7C7707033B2BD3E5FC8C902A4A567F85A1C9456E022AD4FD912B7654A8944F7B05ECD8260769BD9A7214B1FF1E38EC8B757086D33567D28C79BFC81C33E1245A9DD336F8BF7090DF01C68A51BEE837EF207FA57AA5EF32EC67B0EA25CE1997DC1BD13EBD7730DB5C9E61E231DF0C0FF8239156A536C151A271C605B664853AE94A9932C241AE1DDE77943FFC55B71CFF769DBE15FC7F842D8675DC370CA55EF9409B3009E259E40FB4A55EF748B30A31C06FD46D1EA33881724FFC47BAA911A25FE4D54AFB00359E0FB0C073CE5D609322BD8C27D3407DCE7FE89126978D38CB7E65D063F28E3D988B3E853463C3746D,
		ram_block1a_81.operation_mode = "rom",
		ram_block1a_81.port_a_address_clear = "none",
		ram_block1a_81.port_a_address_width = 12,
		ram_block1a_81.port_a_data_out_clear = "none",
		ram_block1a_81.port_a_data_out_clock = "none",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 0,
		ram_block1a_81.port_a_first_bit_number = 81,
		ram_block1a_81.port_a_last_address = 4095,
		ram_block1a_81.port_a_logical_ram_depth = 4096,
		ram_block1a_81.port_a_logical_ram_width = 256,
		ram_block1a_81.ram_block_type = "M144K",
		ram_block1a_81.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "none",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.init_file = "fv_table0.mif",
		ram_block1a_82.init_file_layout = "port_a",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.mem_init0 = 2048'h4E10AF613EC78956A8F11FC8966BE0BE411FE23877895427B9661AC5BF60BDC31CE6F13D429C673BD48B55E4AA558BE6384387387789C41EF9B70A44ABF914FAE5014EA06B0780FF33549A67498AE4294FE0BC5B95A84E01F59B00649BDD601ED92512DEA95742BCCB7721DEAA1D41B6887D1B87F0966F59BCA2462197FA0C284F87B0547295F1DE3E18FD9B2F48688FFB5D280AEED9AD0F7ADC88B1477314A4D2CF3D096CD6A2B54D691F86A0D47D2B0365F8D8B6260B6D6581AAA6C64861151FB3F3CEC4B838060F776BC19DA4B49A425E667D211919A5BFE7CAD2CACE743C242809111B5F777FEFE7E3EBC9D0D0989C94848C8C9C94A4A0B8AAAABAA29292,
		ram_block1a_82.mem_init1 = 2048'hE7E7D7D7C5C545555555757575753535151D1D192929F1D3C2C2DEFEAEB6860C386870415D6DA7978BBBF2E85C54240812F3FFC7CFA9010C646EC2A2AB856D611B36BEC2E8801D374BF3BC84B05E673B81F5CC320A7DE199AF566A0CB5CBEB172048FE93214D6892F6512D0FE2C4244B6F8980660225C9AA0E48AD9B735430E7C33554D2A74137B2C42513C6A01643A5D0663BDDAB3A4CB9E75004F38D196EBAC573A6D80F7BC4926F29DEC235EB8E5C2387D82EF3954A7EB16F0AD4A72B5C926D39D6802DF7B04E03F53A46C51B74A9CF10FEAF615E90752BE01F53A4EA319DC204FBB75C03C53876AD035EB0672CD09F41AAF6398EC03BE7A85619C13E71A7,
		ram_block1a_82.operation_mode = "rom",
		ram_block1a_82.port_a_address_clear = "none",
		ram_block1a_82.port_a_address_width = 12,
		ram_block1a_82.port_a_data_out_clear = "none",
		ram_block1a_82.port_a_data_out_clock = "none",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 0,
		ram_block1a_82.port_a_first_bit_number = 82,
		ram_block1a_82.port_a_last_address = 4095,
		ram_block1a_82.port_a_logical_ram_depth = 4096,
		ram_block1a_82.port_a_logical_ram_width = 256,
		ram_block1a_82.ram_block_type = "M144K",
		ram_block1a_82.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "none",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.init_file = "fv_table0.mif",
		ram_block1a_83.init_file_layout = "port_a",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.mem_init0 = 2048'hB690284E67B39DFC42262ED1F18D2A02547C89A7C7593804AADBD725097ED682A95D734B1EB4C0EC3F0361DCE0A21E6F4115AD82F26C1D31CFFFE2902C4253AF9D81F84E32229DF5C19A264658E597ABF3447C2092BFE7D12935126AF68CA9B14F6F728AA4F4D9632F1F31E8C4DEBA030D7579D9A6AEC6D871551D33ABC6CCE0A808377F53D9B5BC949A727E460921A9C5CFF2FA121C242C41CBD7FFA78B803874644E522BA39F95C5F9F168561E2E322A50D5CDF5EDF9839B07362E7660584050ECB4B5AF9B838B9BE3E77D6D445C480010382A2636369E8EC6C3DBDBDBE1E1E9EDEDF5F5B59D9D1D151111131A1A1A1A12020202020A3A3E3E2E2E2E361616,
		ram_block1a_83.mem_init1 = 2048'h425242525040504050407060706070607060706454448C9C8D9D9DADBDB5A5B793C3CBDBDBEB636377571E0C0C04343038D8D8C0C0E6EEEF87870B2B2B21414D5D74F4B89A9282AAEE56555D6121091D97EFEED2D2A824341C45617BC387BFA788D8607C56063BA3DBC5E5FD001A22764ED0E9918DB7635A423C8488F0EBD72F331940FCC49AB20F556D6198A6AED268251D31EBD7FEA40878774FA3B995EC40123E87C9F19D0E225A74BD89A35F56380C84EBD3373D4068CEB6BB59654902A6DCF0310F27C3ECB4907A5707A985E65A1235DDE1878E28407C9B93F74C20068EFBD13D1D52668CA1C17F7B12B4CCE3270F79D4B49A036549B996D6F80C2543FB,
		ram_block1a_83.operation_mode = "rom",
		ram_block1a_83.port_a_address_clear = "none",
		ram_block1a_83.port_a_address_width = 12,
		ram_block1a_83.port_a_data_out_clear = "none",
		ram_block1a_83.port_a_data_out_clock = "none",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 0,
		ram_block1a_83.port_a_first_bit_number = 83,
		ram_block1a_83.port_a_last_address = 4095,
		ram_block1a_83.port_a_logical_ram_depth = 4096,
		ram_block1a_83.port_a_logical_ram_width = 256,
		ram_block1a_83.ram_block_type = "M144K",
		ram_block1a_83.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "none",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.init_file = "fv_table0.mif",
		ram_block1a_84.init_file_layout = "port_a",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.mem_init0 = 2048'hCEC0F0B8901C1E776B43438DA5B59890DAFA664E0600293195DDD5EFEB820A16347C504049E3BF9F978BE1605C54542C222A9A97FFEDE5C919312C26165A52E2E8F4958DA1B93B534F4E762E289098ACE4FFDFC34B7B232D1D150878F0E2DED686BEB3231951457D6D655B8A9292AEB6A4CCD840796931370F17073BABF2E0DCCCD4FCACB0221A0B13077F6F677149D98191ACBCA4B69E8ED2425A6A62766D5D0505150929B1A1BBFBCFD7D6CEDEFEE2E2B828281010040C1C1425257D7B6B6373D3CBCBCBDFD7D7C7AFAFBDBDB4A4A0A8B898989080800000484C5C5C5C76767676766E6E6E6E6E6E66626262636363636B7B7B7B7B7B5B5B5B4B4B4B436363,
		ram_block1a_84.mem_init1 = 2048'h55454555575747475757676777776767777767677777E7F7F7E7F7D7C7DFDFCFDB9B8B9B8BABB3A3B3A3B2B0A0B8889C8C5C4C44546474647C6C784858421202023BABBFAFB7A797C7CFDDCDF1E1F1F16919080414263E3E2E764242DACAEAF2E5A59D9D8595B129697343435E5E662636B8888090B8ECEDF5D74F4B23333B0B07055CFCE4E0C8D892A2AE2F17175B6961614D9D95B4AEAAC2CADA76747C0D010929B1F7DFDFC6EAAA80001C34747D5B43CBAFA78F8DD0F07850541E26222B83C1EDE5F5DD11323A36565E46E0E881858DA7675B53527C34149890F8EBC7CF4F232909014C74F6DA92B2BEB71D4D616969078EA6A2BAD0D47C753D1B032B67C7,
		ram_block1a_84.operation_mode = "rom",
		ram_block1a_84.port_a_address_clear = "none",
		ram_block1a_84.port_a_address_width = 12,
		ram_block1a_84.port_a_data_out_clear = "none",
		ram_block1a_84.port_a_data_out_clock = "none",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 0,
		ram_block1a_84.port_a_first_bit_number = 84,
		ram_block1a_84.port_a_last_address = 4095,
		ram_block1a_84.port_a_logical_ram_depth = 4096,
		ram_block1a_84.port_a_logical_ram_width = 256,
		ram_block1a_84.ram_block_type = "M144K",
		ram_block1a_84.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "none",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.init_file = "fv_table0.mif",
		ram_block1a_85.init_file_layout = "port_a",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.mem_init0 = 2048'hE6F8C8D8C0D0C0B8BCA4B4261E0E1B0353636B7B6375455DCD9D85A5B1A8B8A092C2DEDECE7666766E6A1001110919392535A5BDCDCFD7C3D3EBEAF2E2B6AE0E1C04141428382870706159594FD7C7E7BFAFBFB3A3939B89998184F46C6C7C64645448485A020232322A3EBFA7B7978F8DDDC9C1F1F1E9F9F9E1E1D5550C0E1E1E0636362A2A3A3A222252525A4C4CDCD4C4E5F5FDEDEDEDB1B1A18189999B8B83839397B72F2F3F7F7F67666676565A5A4848485050505040486868383C3C3424A4A4A4A4B4BCBCBC9C9C8E8E878783839393939B9B9B9B9BDBDBCBCBCBE3E3E3E3E3E3E3E3E3E3E3EBEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFFFFFF7F7F7,
		ram_block1a_85.mem_init1 = 2048'h8C8C8C9C9C9C9C9C8C8CACACBCBCBCBCACACACACBCBC3C2C2C2C3C3C3C2C2C2C383838282808101000001113130303131343434B5B7B6B6B7B7B6F6F7F7767677747C7D7D7CFCFDF9F8F9D9DA1A1B1A1A1B1B0A8B898889898C0C4D44444746C6E7E6E7E76665252021A1A0A1B0B233323B5B5ADBD8DCDDDC5D5D5C1F9E9F9F9E1F3A2121A0E1E0E163626362E3E6A48504050C0D8E9E9FDA5B5A59D8F9F9F8393A33B6B7B6B6256465C4C5C6434243038A898809082DFEFFFE7F7E7CFDBCB5301312939293504140C5C4C44F2E2FAEAFAC292869E8FBDA5B5213949495141516D7F6F77261E8E9A82B2A2BAA8E8D4C4D4CC5D6571613B2B1B0313070F3F67F7,
		ram_block1a_85.operation_mode = "rom",
		ram_block1a_85.port_a_address_clear = "none",
		ram_block1a_85.port_a_address_width = 12,
		ram_block1a_85.port_a_data_out_clear = "none",
		ram_block1a_85.port_a_data_out_clock = "none",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 0,
		ram_block1a_85.port_a_first_bit_number = 85,
		ram_block1a_85.port_a_last_address = 4095,
		ram_block1a_85.port_a_logical_ram_depth = 4096,
		ram_block1a_85.port_a_logical_ram_width = 256,
		ram_block1a_85.ram_block_type = "M144K",
		ram_block1a_85.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "none",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.init_file = "fv_table0.mif",
		ram_block1a_86.init_file_layout = "port_a",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.mem_init0 = 2048'hEEF8F8E8E0F0F0C0C0C8D8D8C8C8DCD484A4A4B4BCAEAEBE3E2E26061213030B1B5B4B4B4B73736363677D7D6D6D7D5D5545C5D595958D8999B9B8A0A0B0B0B0A2AABABA9E8E8ED6D6D6C6C6C65E5E7E6E6E7E7272626260707879090909191111010505151D1D2D2D2D3DBDB5A5A5A5A7F7F3FBCBCBCBDBDBD3D3C3C3C2C2D2D2DAEAEAEEEEFEFEF6F6A6A6A6A4A4343C3C1C0C0C0C0C0C101010101000000008081818383838286868606161717175757777776F6F6F6F6F6F4F4F5F5F5F5757D7D7D7D7C7C7C7C7C7C7C7C7CFCFCBCBDBDBDBDBDBDBDBDB9B9B9B9B9BB3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3BBBBBB,
		ram_block1a_86.mem_init1 = 2048'h7C7C7C6C6C6C6C6C6C6C4C4C5C5C5C5C5C5C5C5C4C4C4C4C4C4C5C5C5C5C5C5C48484848484850505050404040404050501010100020202030303030202828283838B8A8A8A8A8B8B8B8AAAA86869696968687879797978787CFCFDFDFDFEFEFEFFFFFEFE7E7F3F3F3E3E3E3F3F3DBCBCB5959594949091911010105353525252D3D3C2C2C2C3C3C24040414140440425A5A4ACADAFAFAEAE2F2F2E2E2F2F2FEEECEDE9E8E8E879797858595BDADADB9B93929213131614151594949495D5D4547777767677F7E6E6E3E3E3682829292828A9A9A8A8AB8B0A0A4B4F4F4ECECFCDCCCCCD4D5C54551596969797B3B23233333230B1F1F0F0F1F17070707377FEF,
		ram_block1a_86.operation_mode = "rom",
		ram_block1a_86.port_a_address_clear = "none",
		ram_block1a_86.port_a_address_width = 12,
		ram_block1a_86.port_a_data_out_clear = "none",
		ram_block1a_86.port_a_data_out_clock = "none",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 0,
		ram_block1a_86.port_a_first_bit_number = 86,
		ram_block1a_86.port_a_last_address = 4095,
		ram_block1a_86.port_a_logical_ram_depth = 4096,
		ram_block1a_86.port_a_logical_ram_width = 256,
		ram_block1a_86.ram_block_type = "M144K",
		ram_block1a_86.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "none",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.init_file = "fv_table0.mif",
		ram_block1a_87.init_file_layout = "port_a",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.mem_init0 = 2048'hFEE8E8E8E0F0F0F0F0F0E0E0E0E0F0F8F8D8D8C8C8C8C8D8D8D8D0D0C4C4C4C4D494949494ACACACACACBEBEBEBEAEAEA6A62636363636322202030B0B1B1B1B1B1B0B0B0B0B0B5353535353534343636363737F7F7F7F7D6D6D6D6D6D6D7D757575757565656545454555D5DDDDDDDDDD8D89898989899999919191919090808080A0A0A0A0B0B0B8B8B8B8B8BABAAAAAAAAAAAAAAAAAAAB6B6B6B6B6B6B6B6B6B6A6A686868686C6C6CECECEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECECECEC6C646464646464646464646464646464242525252525252525252525252527A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A,
		ram_block1a_87.mem_init1 = 2048'h8D8D8D8D8D8D8D8D8D8D8D8D9D9D9D9D9D9D9D9D9D9D9D9D9D9D8D8D8D8D8D8D898989898989919191919191919191818181818181A1A1A1B1B1B1B1B1B1B1B1A1A12121212121313131313139392929292929293939393939797969696949494959595951514545454545455555555555474747474747575F5F5F5F6F6F6F6F6F7F7E7E7E7E6E6E6666667676763232222222A2B29292929A8A8A8A8A9A9A9A9A9A8A8A8A8A829292909080A0A0A0B4B4B4B4BCACACECECFCFCFCFCFCECECE4E4D4D4D4D4C4C5C5C5D5D5DD595949494949595959596B6363637333333333232323233B3B3B3B2F2F0F0F1F1F1F17170707070717171717070F0F0F0F3F7FFF,
		ram_block1a_87.operation_mode = "rom",
		ram_block1a_87.port_a_address_clear = "none",
		ram_block1a_87.port_a_address_width = 12,
		ram_block1a_87.port_a_data_out_clear = "none",
		ram_block1a_87.port_a_data_out_clock = "none",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 0,
		ram_block1a_87.port_a_first_bit_number = 87,
		ram_block1a_87.port_a_last_address = 4095,
		ram_block1a_87.port_a_logical_ram_depth = 4096,
		ram_block1a_87.port_a_logical_ram_width = 256,
		ram_block1a_87.ram_block_type = "M144K",
		ram_block1a_87.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "none",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.init_file = "fv_table0.mif",
		ram_block1a_88.init_file_layout = "port_a",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.mem_init0 = 2048'hEEE8E8E8E0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0F0F0F0F8F8F8F8F8F8E8E8E8E8E8C8C8C8C8C8D8D8D8D8D8D8D0D0D0C0C0C0C0C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D48C8C8C8C8C8C8C8CACACACBCBCBCBCBCBEBEBEBEBEBEBEAEA6A6A6A6A6A6A6A6A6A6A6B636363636363636323232323222222A2A2A2A2B2B2B2B2B0B0B0B0B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B0303030303030303030303030303030343434343435353535353535353535353535353535353535B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5F5F4F4F4F4F4F4F4F4F4F4F4F4F4F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F,
		ram_block1a_88.mem_init1 = 2048'h90909090909090909090909080808080808080808080808080808080808080808484848484849C9C9C9C9C9C9C9C9C9C9C9C9C9C9CBCBCBCACACACACACACACACACACACACACACACBCBCBCBCBCBCBCBCBCBCBCBCBCACACACACACECECECECECECECECFCFCFCF4F4F4F4F4F4F4F4E4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4D4D4D4D4D4C4C5C5C5C5C5C5CDCDCDDDDDDDD9D9D9D9D959494949494949494949595959595959595959514141434343636363737373737373733333232323232323232B2B3B3B3B3B3B3B3B3B2B2B2B2F2F2F2F2F2F3F3F3F3F1F17171707070707070707070717171717171717170707070F0F0F0F0F0F1F1F1F1F1F1F1F1F1F2F6FEF,
		ram_block1a_88.operation_mode = "rom",
		ram_block1a_88.port_a_address_clear = "none",
		ram_block1a_88.port_a_address_width = 12,
		ram_block1a_88.port_a_data_out_clear = "none",
		ram_block1a_88.port_a_data_out_clock = "none",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 0,
		ram_block1a_88.port_a_first_bit_number = 88,
		ram_block1a_88.port_a_last_address = 4095,
		ram_block1a_88.port_a_logical_ram_depth = 4096,
		ram_block1a_88.port_a_logical_ram_width = 256,
		ram_block1a_88.ram_block_type = "M144K",
		ram_block1a_88.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "none",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.init_file = "fv_table0.mif",
		ram_block1a_89.init_file_layout = "port_a",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.mem_init0 = 2048'hFEF8F8F8F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C0C0C0C0C0C0C0C0C0C0C0D0D0D0D0D0D0D0D0D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC8C8C8C8C8C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9CBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC,
		ram_block1a_89.mem_init1 = 2048'h434343434343434343434343434343434343434343434343434343434343434343434343434353535353535353535353535353535373737373737373737373737373737373737363636363636363636363636363636363636323232323232323233333333B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2F2F2F2F2F2F2F2F2F272727272727070707171717171717171717171717171717171717070707070707070707070707070707070717171717171F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_89.operation_mode = "rom",
		ram_block1a_89.port_a_address_clear = "none",
		ram_block1a_89.port_a_address_width = 12,
		ram_block1a_89.port_a_data_out_clear = "none",
		ram_block1a_89.port_a_data_out_clock = "none",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 0,
		ram_block1a_89.port_a_first_bit_number = 89,
		ram_block1a_89.port_a_last_address = 4095,
		ram_block1a_89.port_a_logical_ram_depth = 4096,
		ram_block1a_89.port_a_logical_ram_width = 256,
		ram_block1a_89.ram_block_type = "M144K",
		ram_block1a_89.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "none",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.init_file = "fv_table0.mif",
		ram_block1a_90.init_file_layout = "port_a",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.mem_init0 = 2048'hFEF8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8,
		ram_block1a_90.mem_init1 = 2048'h373737373737373737373737373737373737373737373737373737373737373737373737373727272727272727272727272727272707070707070707070707070707070707070707070707070707070707070707070707070707070707070707071717171717171717171717171717171717171717171717171717171717171717171717171717171717170707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_90.operation_mode = "rom",
		ram_block1a_90.port_a_address_clear = "none",
		ram_block1a_90.port_a_address_width = 12,
		ram_block1a_90.port_a_data_out_clear = "none",
		ram_block1a_90.port_a_data_out_clock = "none",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 0,
		ram_block1a_90.port_a_first_bit_number = 90,
		ram_block1a_90.port_a_last_address = 4095,
		ram_block1a_90.port_a_logical_ram_depth = 4096,
		ram_block1a_90.port_a_logical_ram_width = 256,
		ram_block1a_90.ram_block_type = "M144K",
		ram_block1a_90.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "none",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.init_file = "fv_table0.mif",
		ram_block1a_91.init_file_layout = "port_a",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.mem_init0 = 2048'hFEF8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_91.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_91.operation_mode = "rom",
		ram_block1a_91.port_a_address_clear = "none",
		ram_block1a_91.port_a_address_width = 12,
		ram_block1a_91.port_a_data_out_clear = "none",
		ram_block1a_91.port_a_data_out_clock = "none",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 0,
		ram_block1a_91.port_a_first_bit_number = 91,
		ram_block1a_91.port_a_last_address = 4095,
		ram_block1a_91.port_a_logical_ram_depth = 4096,
		ram_block1a_91.port_a_logical_ram_width = 256,
		ram_block1a_91.ram_block_type = "M144K",
		ram_block1a_91.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "none",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.init_file = "fv_table0.mif",
		ram_block1a_92.init_file_layout = "port_a",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.mem_init0 = 2048'hFEF8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_92.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_92.operation_mode = "rom",
		ram_block1a_92.port_a_address_clear = "none",
		ram_block1a_92.port_a_address_width = 12,
		ram_block1a_92.port_a_data_out_clear = "none",
		ram_block1a_92.port_a_data_out_clock = "none",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 0,
		ram_block1a_92.port_a_first_bit_number = 92,
		ram_block1a_92.port_a_last_address = 4095,
		ram_block1a_92.port_a_logical_ram_depth = 4096,
		ram_block1a_92.port_a_logical_ram_width = 256,
		ram_block1a_92.ram_block_type = "M144K",
		ram_block1a_92.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "none",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.init_file = "fv_table0.mif",
		ram_block1a_93.init_file_layout = "port_a",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.mem_init0 = 2048'hFEF8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_93.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_93.operation_mode = "rom",
		ram_block1a_93.port_a_address_clear = "none",
		ram_block1a_93.port_a_address_width = 12,
		ram_block1a_93.port_a_data_out_clear = "none",
		ram_block1a_93.port_a_data_out_clock = "none",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 0,
		ram_block1a_93.port_a_first_bit_number = 93,
		ram_block1a_93.port_a_last_address = 4095,
		ram_block1a_93.port_a_logical_ram_depth = 4096,
		ram_block1a_93.port_a_logical_ram_width = 256,
		ram_block1a_93.ram_block_type = "M144K",
		ram_block1a_93.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "none",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.init_file = "fv_table0.mif",
		ram_block1a_94.init_file_layout = "port_a",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.mem_init0 = 2048'hFEF8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_94.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_94.operation_mode = "rom",
		ram_block1a_94.port_a_address_clear = "none",
		ram_block1a_94.port_a_address_width = 12,
		ram_block1a_94.port_a_data_out_clear = "none",
		ram_block1a_94.port_a_data_out_clock = "none",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 0,
		ram_block1a_94.port_a_first_bit_number = 94,
		ram_block1a_94.port_a_last_address = 4095,
		ram_block1a_94.port_a_logical_ram_depth = 4096,
		ram_block1a_94.port_a_logical_ram_width = 256,
		ram_block1a_94.ram_block_type = "M144K",
		ram_block1a_94.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "none",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.init_file = "fv_table0.mif",
		ram_block1a_95.init_file_layout = "port_a",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.mem_init0 = 2048'hFEF8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_95.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F3F7FFF,
		ram_block1a_95.operation_mode = "rom",
		ram_block1a_95.port_a_address_clear = "none",
		ram_block1a_95.port_a_address_width = 12,
		ram_block1a_95.port_a_data_out_clear = "none",
		ram_block1a_95.port_a_data_out_clock = "none",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 0,
		ram_block1a_95.port_a_first_bit_number = 95,
		ram_block1a_95.port_a_last_address = 4095,
		ram_block1a_95.port_a_logical_ram_depth = 4096,
		ram_block1a_95.port_a_logical_ram_width = 256,
		ram_block1a_95.ram_block_type = "M144K",
		ram_block1a_95.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "none",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.init_file = "fv_table0.mif",
		ram_block1a_96.init_file_layout = "port_a",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.mem_init0 = 2048'hE6810D43DD9A303EF3FD2B05CAC40A1FB1FF612EB8F66B1593CD520C82D4C91711CFD00E18D6C98F51558A84C24C0AC5C7890F61B6B8FE2412548B9DEF31675103D4B8AE4C1A7C7EA8CEACE89B1D73214737E98BFD85D3B9CB37550B69017F1C740E6008725A247E176D55376F15306A0260688FCFE7B594C6263F69590892F6E7A7292868E5858B12766FF3EA362B318C804975F0FD4B42E67B5ECAF74256F14460DD5A3B973285AC51E74EB1BC05FA53CD2483CA61B417CC49BA61F013C44C1FDC7FB675AE6013884398560DF43F5B9057BDFA5127F41267A492650FBAD4331FF8C6AA5579869AFC415F3F1084E0F2FF9D09013426726A6E767CF4F1F9F1F9,
		ram_block1a_96.mem_init1 = 2048'h0C0C24242C0C5CFCECDC8EBA1B4B6745AD88C27E0629D1CDA35A7481CB6F00D4BB2F5D9A7E29FF964087C80CC3997EA15B86D943945FA1626D8E44D330E142B427D477A60DFE55B4BF14F54EE51C03BA09F24F4CF5525BFE1C19BA3F0E981D2CBBE7565BCCD05D5C908F121ED3DFC2471B02E6FBEF2A1647C3B6B6C347242048EDBDD2F2AECFF10958740E66196159324A2E543D1F67056D0F4E34543676046637D5A1F381C9BB6D55077D394391EDE7B55B014D77B9E38D854B111FF5B3BB743238F6B49A4C0E01C7D91B5D49878452540284E77335E3E5B22066F09F090FD9D70036F8ECAB3547C89E1006E9FD3325CAD816098DF37D3AA4CA5D519FB96668,
		ram_block1a_96.operation_mode = "rom",
		ram_block1a_96.port_a_address_clear = "none",
		ram_block1a_96.port_a_address_width = 12,
		ram_block1a_96.port_a_data_out_clear = "none",
		ram_block1a_96.port_a_data_out_clock = "none",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 0,
		ram_block1a_96.port_a_first_bit_number = 96,
		ram_block1a_96.port_a_last_address = 4095,
		ram_block1a_96.port_a_logical_ram_depth = 4096,
		ram_block1a_96.port_a_logical_ram_width = 256,
		ram_block1a_96.ram_block_type = "M144K",
		ram_block1a_96.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "none",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.init_file = "fv_table0.mif",
		ram_block1a_97.init_file_layout = "port_a",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.mem_init0 = 2048'h189AB756F9587FD2329DBC3BD2755CE84BA685289B7E56C1608FBE11B047EFDA6984371AA95CF64330852C9B6A55E412A3182DFE5BE015268770C86FBE9D68CB7A9D16A3C061A607B451D23181A66FCC29BA59F82F8475E60718EB4A9922F7459E2FF4478E7DE223984BA029FA519B4AE12AE9C00BC05BB178F320EF149ECF14DF449B419AC972AF6D964D0AD0538C4F15D219FABC77B07211CE0C4BB87EADD81AEDBE689FC43263951A69BFD230EFC9067799D6709DE7280CE39D304E91B9473804FB8D304EFE91ED5A3690EDEB042440E7AB892C6A5EBCB9CDFF7A0C1C20F3C7D7E9B914047A7A76CFC981A9B5BDA7A2CA42425E544C445848504059415149,
		ram_block1a_97.mem_init1 = 2048'h595951515171717161411313A2B2A696CEFEEC701009391557EFEB82A8244468239FB7DD4138166AD2AD9D615A2EB0D94F2312FC882F47E184C26E0DE9DE187C8B8F780ED3F52056A97D4A84F12FE8965B6DA66A1DD31C76BB741AD10F42897738E32DFAA26DBE607FAC72A1FE2DE330A76D3EE92AAC5794D3418265A624E3084BC82CEF749750EB29EA53802FFC17877CE7049F66B50ED56C9605FE679C37EE55AE25DC77841D72C960B318F14A8D249FFE55B22B8861C66D0CB712D978DBB415B65BF8592E8F25C06342A516BB1879DE6FC82809AE5FF8596A8F2CA09336D57043E60DB8183FEE45E0C3769C3918AF66C1E45EFB1A359423EACC6DC06316BD,
		ram_block1a_97.operation_mode = "rom",
		ram_block1a_97.port_a_address_clear = "none",
		ram_block1a_97.port_a_address_width = 12,
		ram_block1a_97.port_a_data_out_clear = "none",
		ram_block1a_97.port_a_data_out_clock = "none",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 0,
		ram_block1a_97.port_a_first_bit_number = 97,
		ram_block1a_97.port_a_last_address = 4095,
		ram_block1a_97.port_a_logical_ram_depth = 4096,
		ram_block1a_97.port_a_logical_ram_width = 256,
		ram_block1a_97.ram_block_type = "M144K",
		ram_block1a_97.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "none",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.init_file = "fv_table0.mif",
		ram_block1a_98.init_file_layout = "port_a",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.mem_init0 = 2048'hB4FB109EFB35DE907F3ED01F11F83E519EF439DF802AE5A84605FB3658D3B46A87CD32F499036CA35F14F2AD03DAB46B04D03B05DAB66D83DC6027DCA27FD18E7029D7B824DBA17E029DE31E41BB0458A7C9542AD1852A548B675886EB1D36EA847B5F80EE4335DA96294DA28C492799FC123F7996B24D2987E00C23F799BE4A6581FA5E2005F39C285EF381B5422E99EDDF223440F78731447A8EBDF94F3A1AECF99F2F4874B683E74550361EDAEDCD23264668E88D8363474C38B096EFEB4515392A46DEF8E0999D277B43465CA0B8809FCFF76B715D051C202AB2CEC6D6DDE1E9F1B91D050F07033A32727A7E76747C54D4D4C8C8C0C0D8D8C8C8D1D1C1C9,
		ram_block1a_98.mem_init1 = 2048'h82928A9A8A9A8A9A9AAAF8E8E8F8FCCCC4D4D444242D3D191B1313737BFFDFD794B8B89000486E76560B23B399C5C5FC42123A265EC1F1E995AF334A526C9488E3DF4729100CE4DA9B270D61789EB6C869650BABD6FC181677DBB994624A2FA1C1FE1A3844E1873F582C86F3D5201AFE893D5B6A9CE8671320D4A2176195A67A4D39CFF80C5BEB84704691F50A3EE98F335480FF592CE2D7396F8AB4530FE8C6137D9886612DD27439DFA06C4B85EC0A55FB3E50BFF3541EF33D4A84A94708E82749C6AA659FD0353BD41A73BDD21EB1FB0448A768028DE12ED09B7738F71D10FE214B8EE02FC4DA1779B65C19F63843CD806AADC20CE5AB54529B743AD51F7A,
		ram_block1a_98.operation_mode = "rom",
		ram_block1a_98.port_a_address_clear = "none",
		ram_block1a_98.port_a_address_width = 12,
		ram_block1a_98.port_a_data_out_clear = "none",
		ram_block1a_98.port_a_data_out_clock = "none",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 0,
		ram_block1a_98.port_a_first_bit_number = 98,
		ram_block1a_98.port_a_last_address = 4095,
		ram_block1a_98.port_a_logical_ram_depth = 4096,
		ram_block1a_98.port_a_logical_ram_width = 256,
		ram_block1a_98.ram_block_type = "M144K",
		ram_block1a_98.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "none",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.init_file = "fv_table0.mif",
		ram_block1a_99.init_file_layout = "port_a",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.mem_init0 = 2048'h50639FA9B844720A9DE9D1261E0AFCC5B3AF5E681086BBCB750002FECEF1A5176A5E94A0D16F7B00A4D8CABF05217DCEB29245795B07B2C8EC7403277DD8E0961E6B4515A98AD670082D37D3EAAC10306F4FE3B19CE0624E3DB191EFEE020C3C50D3FF87812864462ABB97DDF9501E3E32D8DDF59B93367E5058BCB78BEBE54D40283A96DEF3E98D053B325A46ECA8919DA76F735B442CB4988AE6FFE7491129253C42CAF2E6BC95893129774F575A62B0AC948C94E9FB635F470F1F21382094DCC4DEEAE2FAEA839F0D05352921717949465E5EC6C6EABAB2A2A8A89494949D8D8585CD69797373737B7B7B737777777F5F5F5F575757574F4F4F4F5E5E5E56,
		ram_block1a_99.mem_init1 = 2048'h06061616060616160616160616160232222232A2F2EBEBDBC9D9C9D9C1D5E5F5A5BDAD9D1D051303337A6A7A4246564EECBCA4A098998981F5FF6F47575B2B23201C9CD4E4E8E8D29B1F37372F414169E0E48E86B2BA52545D753D1983ABE6E6CEC02820141D73FBD38FADA488507A760F83A9B1DDC5620A123E64C9D1BDA7073A724C44B8938BF77F412834C6CAF38D05394146FEA298B5655B232F94E0F8C62F3B437DE490BA2657693185BEC2D62C0113EFD780B804726B9FA5D9C876061AE5D5EBBB06704895A79B6974003ACED7E10D3D62D2AC9981774F38A4D4EB1F2731D8EE9A8275497B8696E85C2D33C3ECD8A03643798D90E25E6C1985F7CA3C2C,
		ram_block1a_99.operation_mode = "rom",
		ram_block1a_99.port_a_address_clear = "none",
		ram_block1a_99.port_a_address_width = 12,
		ram_block1a_99.port_a_data_out_clear = "none",
		ram_block1a_99.port_a_data_out_clock = "none",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 0,
		ram_block1a_99.port_a_first_bit_number = 99,
		ram_block1a_99.port_a_last_address = 4095,
		ram_block1a_99.port_a_logical_ram_depth = 4096,
		ram_block1a_99.port_a_logical_ram_width = 256,
		ram_block1a_99.ram_block_type = "M144K",
		ram_block1a_99.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "none",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.init_file = "fv_table0.mif",
		ram_block1a_100.init_file_layout = "port_a",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.mem_init0 = 2048'h38334F475FFBE189949CAC625A524E6F35398189F9F7EEC6523A203C140549F3FBC7979FA62830504C747E23839B87ADFDC548506A2E361E0292F9E5FDC5C5BB232A1E464E7460F8908D9FA7AFF3435B546C7C24181882BEE7F7CFC1D929352D1D061A7A62FAEED48C95A1B9A1114F57477F62720818849CACB4E8FBC3DBCF77673F35011908106CFCF6E6DECAD28AABB7A53D3D05114949716B7F7666DE9E86929AA8B0B0A4ECDDC5455D5B63637B6B2B37170F0F161484A8B8F0F0E0E8F8DCD4C4CEDEDED6C6A7AB3B3B3B2323232B1B1D151505050D4D4D5D55557171717868686860E0E0E2E2E2EAEAEAEAEEEEEEE6C6C6C6C6C6C6C6CECECECEDEDEDEDE,
		ram_block1a_100.mem_init1 = 2048'h7373737363636363737373636363737363636373736A6A4A5A5A4A4A5A5E4E4E1E160626B6A6A4B4B4ACBCBC8C98988090D0C0D0F8E9F9E9EDF76757574F1F0F1F332333233B2B0950C4D4C4DCECFCE4F4E09A8A8A9222362F3F6757554D59497161B9A99D84968EBEF2E2F2CA5A40543D2D352519198BF3E3FFFFC6D68A8830283814045C6F6773EBCB9387ADB5A4C85840607E66261E0B83B9F9E5D5DDC5E33A22021E1E667CF8C1C999B5AF8F935B6A707C4C041CB8A2ABD7D7EFE7711901043C366ECAD2FAAFA59D150169735F4E46AAB2B088C4FDFD634B13172F24D8D8C0E8E69E9E032B31554D45F9B0A28A86BEFE6049513D2D279B93EAEEF4DC0008,
		ram_block1a_100.operation_mode = "rom",
		ram_block1a_100.port_a_address_clear = "none",
		ram_block1a_100.port_a_address_width = 12,
		ram_block1a_100.port_a_data_out_clear = "none",
		ram_block1a_100.port_a_data_out_clock = "none",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 0,
		ram_block1a_100.port_a_first_bit_number = 100,
		ram_block1a_100.port_a_last_address = 4095,
		ram_block1a_100.port_a_logical_ram_depth = 4096,
		ram_block1a_100.port_a_logical_ram_width = 256,
		ram_block1a_100.ram_block_type = "M144K",
		ram_block1a_100.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "none",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.init_file = "fv_table0.mif",
		ram_block1a_101.init_file_layout = "port_a",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.mem_init0 = 2048'h180B37272F3F2F57534B5BC9E1F1EDFCBCA4948C8C9A82B2326A7A7646574F4D5561213929B1B1819D9D87D6E6EEFAE2E2D24A4A5004043C2C2C352129190943D3CBEFFFE7E7F7FF8F92908098982820342C2C7C5444565A4B4B73636BBBBFA787959D8D9D9581A1F9F8E8E0F0504E4E5E5646463E3E2A2232322A291911058595DDDDEDE5F5F5E9E9EBFBD3C3C39B9A9E8E060636362E2E2E343030200848585850404040545C7D6DEDE5E7F7F7FFEFAFAB8B93939393838B8B8B8B9B9393B7B7A7ADADADADBDFCF47474746464646C4C4848485858505050505050505050584848484848484A4A4A4242424246464646666666666666666E6E6E6E7E7E7E7E,
		ram_block1a_101.mem_init1 = 2048'hF7F7F7F7E7E7E7E7E7E7E7F7F7F7F7F7E7E7E7E7E7FFFFDFDFDFCFCFCFCBDBDB9B9B8B8B8B9B9B9B9B838383B3B3B3A3A3A3B3B3BBAAAABABEBC2C0C0C14544444445454444C5C7C7C6868787060607070600A1A1A1A8A8E979787A7B7AFAFBFBFAFE7F7D3C3C1D9D9C9D9D9E16171752C3C3C2C04140606161A0A3A3A6272F2EAEADECEC6D5C5C5DDEDADB9A1A1B1890919090717476F7E6E667662425A4A589080B0BCACBCB4A4958DCDD9C3F3F36B7B7B6757070F1F0D1430203828A8D0C0D4DCCED6E6E6FEABBB9303130B093525356D6D7D45515848DAE2A2B6AEBE9686968E98F0E07169695D45555D0D1F27333B2BBB8282DECEDCF4E4FCE8E8D00018,
		ram_block1a_101.operation_mode = "rom",
		ram_block1a_101.port_a_address_clear = "none",
		ram_block1a_101.port_a_address_width = 12,
		ram_block1a_101.port_a_data_out_clear = "none",
		ram_block1a_101.port_a_data_out_clock = "none",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 0,
		ram_block1a_101.port_a_first_bit_number = 101,
		ram_block1a_101.port_a_last_address = 4095,
		ram_block1a_101.port_a_logical_ram_depth = 4096,
		ram_block1a_101.port_a_logical_ram_width = 256,
		ram_block1a_101.ram_block_type = "M144K",
		ram_block1a_101.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "none",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.init_file = "fv_table0.mif",
		ram_block1a_102.init_file_layout = "port_a",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.mem_init0 = 2048'h100307171F1F0F2F2F37372727273B3B7B6B4B5353514141C1D9D9DDEDECF4F4F4E4A4ACBCBCBC8C80809292828A8A9A9ABA22222276767E6E6E6F7F77574745455D595949494941313131212929B9B9BDA5A5A58595979F8E8E8E9E96D6D2C2E2E2EAFAFAFAEAEAE2E2F2F2F2524C4C4C4C5C5C1414040404041C1D3D3D29292921213131313129292B2B0B1B1B53535747C7C7C7C7DFDFDFDFDFDFCFE7E7E7E7E7F7F7F7F3FBFAEAEAEAE8E8E8E0F0B0B0909090909080888888888888888C8C9C949494949494941414140404040C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C243434343434343636363636363632323232323232323232323A3A3A3A2A2A2A2A,
		ram_block1a_102.mem_init1 = 2048'hBBBBBBBBABABABABABABABABABABABABBBBBBBBBBBB3B3939393838383838383C3C3D3D3D3D3D3D3D3C3C3C3C3C3C3D3D3D3D3D3DBCBCBCBCFCF5F7F7F7F7F6F6F6F6F6F7F777777776767676777777777670D0D0D0D1D19181808080810101010000000203030383828282838B8B8BCE4E4E4F4D4D4C6C6C6CEDEDEDECECECED6D6F2E2E2E3F3F3FBEBABABBBBBBB830303131515050D0D1D1D1D0D2D253535756565697979796948505050424242DADADACEEEBEB6B6A6A6A6B6BEAEAE8E9E9A928080909098C9C9E9797961616575756D6D6D5D5D5545475717130B0B2B3B3B23232333B2AAAA8E9E9E96C6C4D4D4DCCCCCFCFCF0E0E0E0F0F8E8E8C81810,
		ram_block1a_102.operation_mode = "rom",
		ram_block1a_102.port_a_address_clear = "none",
		ram_block1a_102.port_a_address_width = 12,
		ram_block1a_102.port_a_data_out_clear = "none",
		ram_block1a_102.port_a_data_out_clock = "none",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 0,
		ram_block1a_102.port_a_first_bit_number = 102,
		ram_block1a_102.port_a_last_address = 4095,
		ram_block1a_102.port_a_logical_ram_depth = 4096,
		ram_block1a_102.port_a_logical_ram_width = 256,
		ram_block1a_102.ram_block_type = "M144K",
		ram_block1a_102.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "none",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.init_file = "fv_table0.mif",
		ram_block1a_103.init_file_layout = "port_a",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.mem_init0 = 2048'h100307070F0F1F1F1F1F1F0F0F0F07070717373737372727272F2F2B3B3B3B3B3B2B6B636363635353535151414949494949D9D9D9DDDDD5C5C5C4C4C4E4F4F4F4FCFCFCECECECECACACACBCB4B4B4B4B0A0A0A08080828A9A9A9A9A9A9A9A8A8A8A8282828292929292929292322E2E2E2E2E2E6E6E7E7E7E7E767777776767676767676767677F7F7D7D5D5D5D5D5D594949494949414141414141515151515151515151515959494949494949494909092929292929393131313131313135353535353535353535B5B5B5A5A5A5ADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFA7A7A7A7A7A7A7A7,
		ram_block1a_103.mem_init1 = 2048'h7A7A7A7A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A4A4A4A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A4A4A4A4A4A4A4A4A4A4A4A425252525656D6D6D6D6D6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D6D6D6D6C6AEAEAEAEAEAEAEAEBEBEBEBEBEBEBEAEAEAEAEAEAEA6A6B6B6B6B6B6B6B2A2A2A2A282829090909898989888888888888898989999999181C1C1C1C1C1F17171717575656D6D6D6D6D7D7D7D7D7D7D6D6D6565656575555555554747474F4F4F5B5B1B1B1B0B0B0B0B03131333333333232323232B3A3A3ABABAAAAAAEAEAEB6B6B6969696868484C4C4DCDCDCDCDCCCCCCCCCCCD4D4F0F0F0F0E0E0E0E0E8F8F8F8F8F8E8E8E8E8E0F0F0D01010,
		ram_block1a_103.operation_mode = "rom",
		ram_block1a_103.port_a_address_clear = "none",
		ram_block1a_103.port_a_address_width = 12,
		ram_block1a_103.port_a_data_out_clear = "none",
		ram_block1a_103.port_a_data_out_clock = "none",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 0,
		ram_block1a_103.port_a_first_bit_number = 103,
		ram_block1a_103.port_a_last_address = 4095,
		ram_block1a_103.port_a_logical_ram_depth = 4096,
		ram_block1a_103.port_a_logical_ram_width = 256,
		ram_block1a_103.ram_block_type = "M144K",
		ram_block1a_103.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "none",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.init_file = "fv_table0.mif",
		ram_block1a_104.init_file_layout = "port_a",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.mem_init0 = 2048'h001317171F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F1F1F1F17171717171717170707070707072727272727373F3F3F3F3F3F3F3F3B3B3B2B2B2B2B2B2B2B2B2B2323233333333373737373737373737363636343434149494949494949495959595959595959595959595959D9C5C5C5C5C5C5C5C5C5C5C5C5C5C4C4C4D4D4D4D4D4D4D4D4D4DCDCDCDCFCFCFCFCFCFCECECECECECECECECECECECECECECECECECECECECECE4E4F4F4F4F4F4F4F4F4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A0A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
		ram_block1a_104.mem_init1 = 2048'h6F6F6F6F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4B4B4B4B4B4B4B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B4B0303030303030303030303030303031313131313131313131313131313130303030323232323232B2B2B2B3B3B3B3B3B3B3B3B3A3A3A3A2A2A2A2A2A2A2AAAAAAAAEAEBEB6B6B6B6B6B6B6B6B6B6B6A6A6A6A6A6A6A6868686869494949C9C9C9C9CDCDCDCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCD4D4D4D4D4D4C4C4C0C0C0C0C0C0E0E0E0F0F0F0F0F0F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_104.operation_mode = "rom",
		ram_block1a_104.port_a_address_clear = "none",
		ram_block1a_104.port_a_address_width = 12,
		ram_block1a_104.port_a_data_out_clear = "none",
		ram_block1a_104.port_a_data_out_clock = "none",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 0,
		ram_block1a_104.port_a_first_bit_number = 104,
		ram_block1a_104.port_a_last_address = 4095,
		ram_block1a_104.port_a_logical_ram_depth = 4096,
		ram_block1a_104.port_a_logical_ram_width = 256,
		ram_block1a_104.ram_block_type = "M144K",
		ram_block1a_104.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "none",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.init_file = "fv_table0.mif",
		ram_block1a_105.init_file_layout = "port_a",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.mem_init0 = 2048'h000307070F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707171717171717171717171717171717171717171717171717170707072727272F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3333333333333333333323232323232323232323232323232323232323232323232323232323232323636363636363636363636363636363636363636363636363636363637373737B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797979797979797979797979797979797979797979,
		ram_block1a_105.mem_init1 = 2048'hBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBCBC9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C9C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C9CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_105.operation_mode = "rom",
		ram_block1a_105.port_a_address_clear = "none",
		ram_block1a_105.port_a_address_width = 12,
		ram_block1a_105.port_a_data_out_clear = "none",
		ram_block1a_105.port_a_data_out_clock = "none",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 0,
		ram_block1a_105.port_a_first_bit_number = 105,
		ram_block1a_105.port_a_last_address = 4095,
		ram_block1a_105.port_a_logical_ram_depth = 4096,
		ram_block1a_105.port_a_logical_ram_width = 256,
		ram_block1a_105.ram_block_type = "M144K",
		ram_block1a_105.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "none",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.init_file = "fv_table0.mif",
		ram_block1a_106.init_file_layout = "port_a",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.mem_init0 = 2048'h000307070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F,
		ram_block1a_106.mem_init1 = 2048'hD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_106.operation_mode = "rom",
		ram_block1a_106.port_a_address_clear = "none",
		ram_block1a_106.port_a_address_width = 12,
		ram_block1a_106.port_a_data_out_clear = "none",
		ram_block1a_106.port_a_data_out_clock = "none",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 0,
		ram_block1a_106.port_a_first_bit_number = 106,
		ram_block1a_106.port_a_last_address = 4095,
		ram_block1a_106.port_a_logical_ram_depth = 4096,
		ram_block1a_106.port_a_logical_ram_width = 256,
		ram_block1a_106.ram_block_type = "M144K",
		ram_block1a_106.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "none",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.init_file = "fv_table0.mif",
		ram_block1a_107.init_file_layout = "port_a",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.mem_init0 = 2048'h000307070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717,
		ram_block1a_107.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_107.operation_mode = "rom",
		ram_block1a_107.port_a_address_clear = "none",
		ram_block1a_107.port_a_address_width = 12,
		ram_block1a_107.port_a_data_out_clear = "none",
		ram_block1a_107.port_a_data_out_clock = "none",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 0,
		ram_block1a_107.port_a_first_bit_number = 107,
		ram_block1a_107.port_a_last_address = 4095,
		ram_block1a_107.port_a_logical_ram_depth = 4096,
		ram_block1a_107.port_a_logical_ram_width = 256,
		ram_block1a_107.ram_block_type = "M144K",
		ram_block1a_107.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "none",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.init_file = "fv_table0.mif",
		ram_block1a_108.init_file_layout = "port_a",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.mem_init0 = 2048'h000307070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_108.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_108.operation_mode = "rom",
		ram_block1a_108.port_a_address_clear = "none",
		ram_block1a_108.port_a_address_width = 12,
		ram_block1a_108.port_a_data_out_clear = "none",
		ram_block1a_108.port_a_data_out_clock = "none",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 0,
		ram_block1a_108.port_a_first_bit_number = 108,
		ram_block1a_108.port_a_last_address = 4095,
		ram_block1a_108.port_a_logical_ram_depth = 4096,
		ram_block1a_108.port_a_logical_ram_width = 256,
		ram_block1a_108.ram_block_type = "M144K",
		ram_block1a_108.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "none",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.init_file = "fv_table0.mif",
		ram_block1a_109.init_file_layout = "port_a",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.mem_init0 = 2048'h000307070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_109.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_109.operation_mode = "rom",
		ram_block1a_109.port_a_address_clear = "none",
		ram_block1a_109.port_a_address_width = 12,
		ram_block1a_109.port_a_data_out_clear = "none",
		ram_block1a_109.port_a_data_out_clock = "none",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 0,
		ram_block1a_109.port_a_first_bit_number = 109,
		ram_block1a_109.port_a_last_address = 4095,
		ram_block1a_109.port_a_logical_ram_depth = 4096,
		ram_block1a_109.port_a_logical_ram_width = 256,
		ram_block1a_109.ram_block_type = "M144K",
		ram_block1a_109.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "none",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.init_file = "fv_table0.mif",
		ram_block1a_110.init_file_layout = "port_a",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.mem_init0 = 2048'h000307070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_110.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_110.operation_mode = "rom",
		ram_block1a_110.port_a_address_clear = "none",
		ram_block1a_110.port_a_address_width = 12,
		ram_block1a_110.port_a_data_out_clear = "none",
		ram_block1a_110.port_a_data_out_clock = "none",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 0,
		ram_block1a_110.port_a_first_bit_number = 110,
		ram_block1a_110.port_a_last_address = 4095,
		ram_block1a_110.port_a_logical_ram_depth = 4096,
		ram_block1a_110.port_a_logical_ram_width = 256,
		ram_block1a_110.ram_block_type = "M144K",
		ram_block1a_110.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "none",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.init_file = "fv_table0.mif",
		ram_block1a_111.init_file_layout = "port_a",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.mem_init0 = 2048'h000307070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_111.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C00000,
		ram_block1a_111.operation_mode = "rom",
		ram_block1a_111.port_a_address_clear = "none",
		ram_block1a_111.port_a_address_width = 12,
		ram_block1a_111.port_a_data_out_clear = "none",
		ram_block1a_111.port_a_data_out_clock = "none",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 0,
		ram_block1a_111.port_a_first_bit_number = 111,
		ram_block1a_111.port_a_last_address = 4095,
		ram_block1a_111.port_a_logical_ram_depth = 4096,
		ram_block1a_111.port_a_logical_ram_width = 256,
		ram_block1a_111.ram_block_type = "M144K",
		ram_block1a_111.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "none",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.init_file = "fv_table0.mif",
		ram_block1a_112.init_file_layout = "port_a",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.mem_init0 = 2048'h9E894D5BB8B6626527F1F63228EFE92D2F48CE8041478186466027F9FF3E084E989F4D693EE8EE184B5FA9FFE81E485EA9EFFF014630B6D88E696F0147A9AECCA2640A5C738DCBB5CFA9770977047A068CF29CE288B6DEB8563C52325C3670082E5C22621C2E7E09697B0DCDBFBFC88AAAE0C00A5B71352D5ED68C90CB5B4300B8F0EFC7071E90C1C94D6C3EB3831606F3E3565AEBFF5253FF5256FFD27EC3DE328DB004B94463D77AA98C29CF4EFB1C9DE273940CF3728D14DB20A962AF2CE6257CFF2CF322F5A734EF0CDF9572BBD010BFE40AD1B64C13A1CE3AC9C620417790AC6A4DB196EA7409376AC4DCB2270F49656472F286849181998D95978F839B,
		ram_block1a_112.mem_init1 = 2048'hE96159091121380848E8FADE9EB60761791DA5DAE20C35C9E78F60648FEB4510F6811562B6C10FD8B473F9BE53DD964887548AD106DD5B806334B6559611FA2A8952E12A9368EB12A14A73FC17B61DF8DB62C534B3833485F86BD6F269CCC17F76DB5778E5E844118D883523B6E2777A6AB7B3B66669EDA480C94D053AF2EF879B40783C07473B88D0E0A2DFFFADCDAE0E4C2447270D6D077739586208502EC4BCC6B8C0BAE495EF91732F5D3B6144B6F08ACCAA5A1C3A7096D0A2A44B195773BDDB91166826E0DE905B652BF7F986485618C7F937216EB0A44A5503C9DF00147AECB37567BAACEA7D23B1F5623C8AC99D0B4CDA881D5BCD9E1A4CCB998D4A5C,
		ram_block1a_112.operation_mode = "rom",
		ram_block1a_112.port_a_address_clear = "none",
		ram_block1a_112.port_a_address_width = 12,
		ram_block1a_112.port_a_data_out_clear = "none",
		ram_block1a_112.port_a_data_out_clock = "none",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 0,
		ram_block1a_112.port_a_first_bit_number = 112,
		ram_block1a_112.port_a_last_address = 4095,
		ram_block1a_112.port_a_logical_ram_depth = 4096,
		ram_block1a_112.port_a_logical_ram_width = 256,
		ram_block1a_112.ram_block_type = "M144K",
		ram_block1a_112.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "none",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.init_file = "fv_table0.mif",
		ram_block1a_113.init_file_layout = "port_a",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.mem_init0 = 2048'h963B922D41E24FE609349E73DEF558B11E92B95CF15A379D309D765BF01C812A47EC51FC162B804DF25B268D31FA47EC912A875AE00D36A358E55E83384DF76E9128FF46F9B807FE7D803BFE458D3AF1D06FAE01C03BB85DD637B85BDA31B4678405FA79B84BC81CAF6CBD2ECD1E8B58AB3AE9B220D102C95A894093194A8940BB38F6155E8544DE155A915A98632CF77DA6C91AC00F74AE7902DD0FF4A3499E8563B8DF0D62A25516B05715F097557294452384FB3B4CF2956D7A84F14F30C4FA857956A689735F20C4CB371974D29DB1116E6A84A5F3DF69381CCAF3C591B1260E5A48FCED81939FAFE260785C545C12323B37BFA7ADA1B9B9A1A9B1A1BDBD,
		ram_block1a_113.mem_init1 = 2048'h59494151516168783898989898B0B0D6C6C66E3B130139FDC5D5AA92027E6449B1AF87FA520C24CBEB87290044AE8BE545329EE8C93743E4B0837701B4C21721D7BA6C59B7E0042BF5905EB9955A3CF71B54BAA56D82DD33E8A45388C639EBB6619BCC17C11A6DAF70A3E534F36026ED3EF033F4E727E02BE86A2DE6159E58934049BA75BF24D71E856EB523D8118A712AB340DA21F843903BE67D8E57F40F1EF5668B18F342803BFE5DA627C071F39035EE4FA82BCA6DC48722D170F706AD0A6BEC05A702E9CC5FB211B85F66C309AC17F2D96C872A88F55CDB628DA813FF46E1C8379E3145EC43FA1528812FDED17C852A82BD50E9466F913C95BA47EE40F9,
		ram_block1a_113.operation_mode = "rom",
		ram_block1a_113.port_a_address_clear = "none",
		ram_block1a_113.port_a_address_width = 12,
		ram_block1a_113.port_a_data_out_clear = "none",
		ram_block1a_113.port_a_data_out_clock = "none",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 0,
		ram_block1a_113.port_a_first_bit_number = 113,
		ram_block1a_113.port_a_last_address = 4095,
		ram_block1a_113.port_a_logical_ram_depth = 4096,
		ram_block1a_113.port_a_logical_ram_width = 256,
		ram_block1a_113.ram_block_type = "M144K",
		ram_block1a_113.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "none",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.init_file = "fv_table0.mif",
		ram_block1a_114.init_file_layout = "port_a",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.mem_init0 = 2048'h32689FC132E7994E74B34E1CE3354ED8A55688FF2D50C6396A94C13BECD3316C9A4537E8DD17E09E4F31B6481BE6805FEDA0562DEAD401EB94522F8DD23CE986347B87E03A95F12E40E3BF503699C026C9852A48A7BB543ADFD13A56B9BF502C83ED244AE599765884EB4538D6FB016EF29D634E30DEE31578C6B915631EA0DF5B24DCC2B7097682BCC97702BCD0E31F69C492A7497906A2D4D92B0FF0D492230D69DE9EB8D5712306A0E0C623234560E296B2315D792A8E8CF0D547233B1CCCE0F29E8F3B25455D6AB2AE8E90E17D67534B223EAC94C8D0FEE7FF330309152D24247872CAC2CED6D6FEB3B9A9A1A9A9A58D8D85051D1F1313130B0B03131313,
		ram_block1a_114.mem_init1 = 2048'hD9D9C9D9C9E9F0E0F0607060704858081808383C243616C6DEDEEBE3F393898D25353D5850426AAE868EA8A1E949452F271A9AF4FCC488231F176F61D894AC825A670D11A1CED6EA18057DC3D3AE94607C0FB381FD680236C9F9BD02725CA889FF730024D2FF8D294EFA98BD592E0EE0C52B0FEC98BE597D9AFEDC3107E284284F29BCD6721DE9CE2065DBBF486683DDF806699D936408B7E30C7AD7A97652AD731EACD30F60DE8A750B86F8035DA01F41A4DA413DC29C6BD78C722DD1EE304997685E83F826D9B5265887FB2CD6E936528977289CC738FE81792E904B2FF0875DA2A6590BF42B5B94A2798FD23DCF90267F884635EB9E40E3BC4A93E53A4987,
		ram_block1a_114.operation_mode = "rom",
		ram_block1a_114.port_a_address_clear = "none",
		ram_block1a_114.port_a_address_width = 12,
		ram_block1a_114.port_a_data_out_clear = "none",
		ram_block1a_114.port_a_data_out_clock = "none",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 0,
		ram_block1a_114.port_a_first_bit_number = 114,
		ram_block1a_114.port_a_last_address = 4095,
		ram_block1a_114.port_a_logical_ram_depth = 4096,
		ram_block1a_114.port_a_logical_ram_width = 256,
		ram_block1a_114.ram_block_type = "M144K",
		ram_block1a_114.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "none",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.init_file = "fv_table0.mif",
		ram_block1a_115.init_file_layout = "port_a",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.mem_init0 = 2048'hE688187E4BABB5D4E2561F29CDFFB2042471DFAF89DC7C4227B5D1ED0E1A3C55C1A39778684CABB3D7E1400E3ADBDDA503267658BDAF8B67741038BECBE10504325EDEB98507634A0CA890D7F7791C3CF2D2FFB91925664A8AAC81C16F4F0830B4DEFBB715197876C6AAA88545697F16B2B8CCC5E32B1F1578E8C6C6BAB3054D61529A8EA6B8D9456F33130EA4F0C8C0BE2F231B456D7CC08A96AEB65149556D770B829AA4F4C8D0C9772F370B134974ECF4C8D282BEB72F3549515965756EA69A82929AA6ACF4E4C9515149573F2F273B3B12028890D4CCECE4F4F8F0F2EACAC3C3979F1F17170F0F2F2321212929292121212929292925252535353D3D3D3D,
		ram_block1a_115.mem_init1 = 2048'h46464656567667677777676777776767777747575F4F5F9F8F9FBBA3B3A3A1B1899989DCC4C4F4647C6C5A4212021A2A3237A7DDCDD5C1F9F9E1918F0E16263A7A42505CE4B5BD89839BFB676F5E542828309C86E6FBF3DB0D252D30585AE6EE868A91B975554F632A868CA4E8D1D9373F131BF0FCD49AB23F575D79719C96BAF2DC65250903EFE6C0A8341C5373FF85A8A8C65E7A111DADC1CAB636186965CFBBB21C4860079FB3C1CD6C12166CC9D1B71E42645C99A3C757780C26F2DBEDA1117E6ECAB5954B7B5E00A0DCFF2B053460CEBE9101655AAAACD0F1670B3BCCCCB21727795DAE82D665413FBFCAF03403235FD8A89E726305B18ACE7A182563D3,
		ram_block1a_115.operation_mode = "rom",
		ram_block1a_115.port_a_address_clear = "none",
		ram_block1a_115.port_a_address_width = 12,
		ram_block1a_115.port_a_data_out_clear = "none",
		ram_block1a_115.port_a_data_out_clock = "none",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 0,
		ram_block1a_115.port_a_first_bit_number = 115,
		ram_block1a_115.port_a_last_address = 4095,
		ram_block1a_115.port_a_logical_ram_depth = 4096,
		ram_block1a_115.port_a_logical_ram_width = 256,
		ram_block1a_115.ram_block_type = "M144K",
		ram_block1a_115.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "none",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.init_file = "fv_table0.mif",
		ram_block1a_116.init_file_layout = "port_a",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.mem_init0 = 2048'hC6D0D8A0BC040E576B63734D95BDA0BA82CE5E66783109152DA7FBCBD2DEE4BC201810677F67DBD38BB5ACBC9048526A764F0711A9B1ADD5DEC2F26A360C140D2171E9D7CFD7ABBAA01C144C74627B439F87B7A9B189D0C45C667A22120A152DB5E5D9C1DBCFB6AE26120810487C647DC1D39B83BFAFB7ADD8504850647C76261A03939BA3B5EDE5D5C9D1D06A36362E1E160A1A506079F5E5FDDDC59B9B83A3BBBF26361C444058586060787C64261F9F87839B9BABA3A3B9FDE5E5CDDDDC544048585870722A2A2E3636362E0E0E0612121B1B9981C1C1E1E9F9FDF5F5F5F5FDFDEDEDEDE5E5E5E5C5C9CBCBCBCBCBC3C3C3C3C3C3C3CBCBCBCBCBCBCBCBCB,
		ram_block1a_116.mem_init1 = 2048'hDEDEDECECEEEEEEEFEFEFEFEEEEEEEEEFEFEFEEEEEEEFE7E7E6E4A4252525040405050010909393929293D35252535150D1D9DCFCFD7D3E3F3FBEBEBFAE2C2D6868E9C8C243424203828585040514B6F7F67F7FF8F9B839391A9B9A4F4E44C5C44504A7A2232320E1F8795ADF9E1F1C9D9C5D52E3E26320A1A42506C74E5FDC99183BBA3B7AF5F46586860702C14849EABB3EBEBD7CDDD65392800180E766EFED2CBD985BDA5251943536A667E0C9098A0B1EDD7D74B732B23140C34F8E8D2CEC6B7AF331901557D647AC282BAA6BC95C959716F770F0AB2A8E4DCC4D0F8233B170F377169D0CC84BEA2821A476D756951118EB6BEC2DAC06C7D2509132B77FF,
		ram_block1a_116.operation_mode = "rom",
		ram_block1a_116.port_a_address_clear = "none",
		ram_block1a_116.port_a_address_width = 12,
		ram_block1a_116.port_a_data_out_clear = "none",
		ram_block1a_116.port_a_data_out_clock = "none",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 0,
		ram_block1a_116.port_a_first_bit_number = 116,
		ram_block1a_116.port_a_last_address = 4095,
		ram_block1a_116.port_a_logical_ram_depth = 4096,
		ram_block1a_116.port_a_logical_ram_width = 256,
		ram_block1a_116.ram_block_type = "M144K",
		ram_block1a_116.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "none",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.init_file = "fv_table0.mif",
		ram_block1a_117.init_file_layout = "port_a",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.mem_init0 = 2048'hE6F0E0C8D8D0C098BCA4B4B62E1E13030B5B4B63756D6D7555CD99998090BAAAA6B6AECEDED6425A5A6061716D2D35150D0D1503A3BBBBE3F2FECECED6D4CCCCF0A02038382004151F0F17576F6B7B73E3EBDBDDC5C59C9C8CA4B0B8A8A8B2920A4A5E5646467F7F77636179390901119D8D8D85B5B5ADAFFAF2F2EACADAD2D2C6CE5E5E7664242C3C38202101191919090105155F7F6FE7E7F7F7FFEBEBE3C3D3D3DACAC880849494BCBCACACA4A4B4343C38282808000012525A5A5A4A4B43474757577F7F7F7F7F6767676767676F7B7B7B7BF9F1B1B19191818189898989898989898981818181818585858585858D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D,
		ram_block1a_117.mem_init1 = 2048'h7E7E7E7E7E5E5E5E4E4E4E4E4E4E4E4E5E5E5E5E5E5E4E4E4E4E4A4252525050504040404040707070706068686878787868E8A8A8B0B49484848484959D9D8D8D8D9F9FB7A7A7A3B3B3E3EBEBFBFBDBCBC3535353474F5F5D7D6D64343434242C3838080010101000889ABAEEE6F6F6E6EEFEDFCFC7D3D3C38B99B9A12131352D2D1D150505555C4A6A7262627AFAEACED696869E9C8CA4B0B1A9B9B9C1C1514D4D5F57676F7F6B2333120A1A188494BCACECF4E4E0D8D8C0D3D3EB3F3F27273F0F0F13010959696074FCECDCD4C6DE9A8AB2B2AAAABF07055D4D45516169796161590F0F96968EBEB2A2B2FAC8D0D4CCDC5D657539292313030B1F07277FEF,
		ram_block1a_117.operation_mode = "rom",
		ram_block1a_117.port_a_address_clear = "none",
		ram_block1a_117.port_a_address_width = 12,
		ram_block1a_117.port_a_data_out_clear = "none",
		ram_block1a_117.port_a_data_out_clock = "none",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 0,
		ram_block1a_117.port_a_first_bit_number = 117,
		ram_block1a_117.port_a_last_address = 4095,
		ram_block1a_117.port_a_logical_ram_depth = 4096,
		ram_block1a_117.port_a_logical_ram_width = 256,
		ram_block1a_117.ram_block_type = "M144K",
		ram_block1a_117.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "none",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.init_file = "fv_table0.mif",
		ram_block1a_118.init_file_layout = "port_a",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.mem_init0 = 2048'hFEE8E8E8F8F0F0E0C0C8D8D8D8C8C4C4C49494BCAEAEAEB6B63622222B3B1B1B13030343535B5F4F4F65657575756D6D6D6D7571D1C1C1899898989880828282BEBEBEAEAEA6A6B6B6B6AEEECECADAD252524240484859595971656565657D7D7D3D2D25252515151D191B0B0B0B03139393939BABABABABFEF6F6F6F6E6EEEEEEEEFEFED6D4D4D4C4C0C8C8C8D8D8D8D8D0D0C080A0A028283838383C3C343424242525272F2F3F3F1F1F1F1F1717070707030303030B0B1B5B5B5B5B5B5B535353434363636363636B6B6B6B6B6B6B7F7F7F7FFDF5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5FDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFD,
		ram_block1a_118.mem_init1 = 2048'h2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3A3A3E36262624242424242424241414141414141414040404048484849C9C9C9C9C9C9C8C8C8C8C8C8C9C9CB4B4B4B0A0A0E0E0E0F0F0F0F0F8E8E8E8E8E8F8FADADAD3C3C3C3C3C3D7D7D7DFCFCFCFCF4F5F7F3F37272727273737373F2B2B2B2B39191111010101011119191949484C6C74747464E4E4E4FCFCFCECEEEEC6D2D2D2C2C28A8A9A9A9A8A82A2A2B2B6BEAEAFAFBFBD35250505455D5D594949415151716161696979797965676737171E0E8E8E9E9696868282BABABABAAAA2A0F0F0F8ECCCCCDCD4D4C4C4C45D5D5D6D61617131332B2B2B3B3B130307070F1F1F1F0F072777F7,
		ram_block1a_118.operation_mode = "rom",
		ram_block1a_118.port_a_address_clear = "none",
		ram_block1a_118.port_a_address_width = 12,
		ram_block1a_118.port_a_data_out_clear = "none",
		ram_block1a_118.port_a_data_out_clock = "none",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 0,
		ram_block1a_118.port_a_first_bit_number = 118,
		ram_block1a_118.port_a_last_address = 4095,
		ram_block1a_118.port_a_logical_ram_depth = 4096,
		ram_block1a_118.port_a_logical_ram_width = 256,
		ram_block1a_118.ram_block_type = "M144K",
		ram_block1a_118.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "none",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.init_file = "fv_table0.mif",
		ram_block1a_119.init_file_layout = "port_a",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.mem_init0 = 2048'hEEE8E8E8F8F0F0F0F0F0E0E0E0E0E8E8E8F8F8D8D8D8D8C0C0C0C4C4C4D4D4D4DCDCDC9C8C8C8C8C8CA6A6B6B6B6B6B6B6B6AEAA2A2A2A2A3B3B3B3B3333333303030303030B0B1B1B1B1B5B5B5F4F474747474545455555557D7D7D7D7D6D6D6D6D6D65656575757571717171717969E9E9E9E9C9C9C9C9989090909090909090908080888A8A8A8A8E8E8E8E9E9E9E9E96969696B6B6B6B6A6A6A6A6A6AEAEAEAEAEAEAEAEAEBEBEBEBEBEBEB6B6B6B6B6B2B2B2B2B2B2A2E2E2E2E2E2E2EAEAEAEAEACACACACACACACACACACACACADADADADA5850505050505050505050505050505050505050505050505050505050505050505050505050505050505050,
		ram_block1a_119.mem_init1 = 2048'hA7A7A7A7A7A7A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B7B7B7B7B7BFBFBFBDBDBDBDBDBDBDBDADADADADADADADADADADADAD2D2D2D3D3D3D3D3D3D3D3D3D3D3D3D3D2D2D05050501010141414151515151515151515151414141414949494949495959595959595959594969696161616161717171717575757567676F6F6F6F6F6F7F7F7F7F3F3E3E1E060606068686869696969696969E8A8A8A8A8A8A8A9A9A9A9A92B2B2A2A2A2A2A2A2B2B0B8B8B8B8F8E8E8ECECECE4F4F4D4D4D4D4D4C4C4C4CCCCCCDCDCDDDD5D5D4D45454541417171717171797B2B2B2B2B2B2B3B3333333333232323030F0F1F1F1F1F1F1F0F0F0707070707171717171F3F6FEF,
		ram_block1a_119.operation_mode = "rom",
		ram_block1a_119.port_a_address_clear = "none",
		ram_block1a_119.port_a_address_width = 12,
		ram_block1a_119.port_a_data_out_clear = "none",
		ram_block1a_119.port_a_data_out_clock = "none",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 0,
		ram_block1a_119.port_a_first_bit_number = 119,
		ram_block1a_119.port_a_last_address = 4095,
		ram_block1a_119.port_a_logical_ram_depth = 4096,
		ram_block1a_119.port_a_logical_ram_width = 256,
		ram_block1a_119.ram_block_type = "M144K",
		ram_block1a_119.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "none",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.init_file = "fv_table0.mif",
		ram_block1a_120.init_file_layout = "port_a",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.mem_init0 = 2048'hFEF8F8F8E8E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8C0C0D0D0D0D0D0D0D0D0D4D4D4D4D4C4C4C4C4CCCCCCCCCCCCCCCCCCCCCCDCDCDCDC9C9C9C9C94949494969696868686A6A6A6A6A6A6A6A6A6A6AEAEAEBEBEBEBABABABABABABA3A3A3A3A3A3A3A3A2B2323232323232323232323232323232323232323333333333B3B3B3B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B0B0B0B0B0B0B030303030307070707070707474747474747474747474747474747474747474747474757575757555D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D,
		ram_block1a_120.mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABABABABABABABABABABABABABABAB8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A0A0A0A4A4A4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4E4E4E4E4E4E4E4E4E4E4C4C4CCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCDCDCDC5C5C5C5454545555555555555555151515151515141414141496969696969696969797B7B7B7B7B3B3B3B3B3B3B3323232323232323232323232323333333333333333B3B3B3F3F0F0F0F0F0F0F0F0F0F0F0F0F0F1F171717171717171717171707070707070707070F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_120.operation_mode = "rom",
		ram_block1a_120.port_a_address_clear = "none",
		ram_block1a_120.port_a_address_width = 12,
		ram_block1a_120.port_a_data_out_clear = "none",
		ram_block1a_120.port_a_data_out_clock = "none",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 0,
		ram_block1a_120.port_a_first_bit_number = 120,
		ram_block1a_120.port_a_last_address = 4095,
		ram_block1a_120.port_a_logical_ram_depth = 4096,
		ram_block1a_120.port_a_logical_ram_width = 256,
		ram_block1a_120.ram_block_type = "M144K",
		ram_block1a_120.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "none",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.init_file = "fv_table0.mif",
		ram_block1a_121.init_file_layout = "port_a",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C0C0C0C0C0D0D0D0D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C48484848484848484848484848484848484848484848484949494949696969696969696969696969696969696969696969696969696969696969696969696969696969696969696,
		ram_block1a_121.mem_init1 = 2048'h7979797979797979797979797979797969696969696969696969696969696B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B636363636363232323333333333333333333333333333333333333333333333333333333333333333333333333332323232323232323232323232323232323232323232323232B2B2B2B2B2B2B3B3B3B3B3B3B3B3F3F3F3F3F3F3F3F3F3F3F3F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070717171717171717171717171717171717171717171717171717070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_121.operation_mode = "rom",
		ram_block1a_121.port_a_address_clear = "none",
		ram_block1a_121.port_a_address_width = 12,
		ram_block1a_121.port_a_data_out_clear = "none",
		ram_block1a_121.port_a_data_out_clock = "none",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 0,
		ram_block1a_121.port_a_first_bit_number = 121,
		ram_block1a_121.port_a_last_address = 4095,
		ram_block1a_121.port_a_logical_ram_depth = 4096,
		ram_block1a_121.port_a_logical_ram_width = 256,
		ram_block1a_121.ram_block_type = "M144K",
		ram_block1a_121.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "none",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.init_file = "fv_table0.mif",
		ram_block1a_122.init_file_layout = "port_a",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0,
		ram_block1a_122.mem_init1 = 2048'h1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717171707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707071717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_122.operation_mode = "rom",
		ram_block1a_122.port_a_address_clear = "none",
		ram_block1a_122.port_a_address_width = 12,
		ram_block1a_122.port_a_data_out_clear = "none",
		ram_block1a_122.port_a_data_out_clock = "none",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 0,
		ram_block1a_122.port_a_first_bit_number = 122,
		ram_block1a_122.port_a_last_address = 4095,
		ram_block1a_122.port_a_logical_ram_depth = 4096,
		ram_block1a_122.port_a_logical_ram_width = 256,
		ram_block1a_122.ram_block_type = "M144K",
		ram_block1a_122.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "none",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.init_file = "fv_table0.mif",
		ram_block1a_123.init_file_layout = "port_a",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8,
		ram_block1a_123.mem_init1 = 2048'h17171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_123.operation_mode = "rom",
		ram_block1a_123.port_a_address_clear = "none",
		ram_block1a_123.port_a_address_width = 12,
		ram_block1a_123.port_a_data_out_clear = "none",
		ram_block1a_123.port_a_data_out_clock = "none",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 0,
		ram_block1a_123.port_a_first_bit_number = 123,
		ram_block1a_123.port_a_last_address = 4095,
		ram_block1a_123.port_a_logical_ram_depth = 4096,
		ram_block1a_123.port_a_logical_ram_width = 256,
		ram_block1a_123.ram_block_type = "M144K",
		ram_block1a_123.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "none",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.init_file = "fv_table0.mif",
		ram_block1a_124.init_file_layout = "port_a",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_124.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_124.operation_mode = "rom",
		ram_block1a_124.port_a_address_clear = "none",
		ram_block1a_124.port_a_address_width = 12,
		ram_block1a_124.port_a_data_out_clear = "none",
		ram_block1a_124.port_a_data_out_clock = "none",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 0,
		ram_block1a_124.port_a_first_bit_number = 124,
		ram_block1a_124.port_a_last_address = 4095,
		ram_block1a_124.port_a_logical_ram_depth = 4096,
		ram_block1a_124.port_a_logical_ram_width = 256,
		ram_block1a_124.ram_block_type = "M144K",
		ram_block1a_124.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "none",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.init_file = "fv_table0.mif",
		ram_block1a_125.init_file_layout = "port_a",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_125.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_125.operation_mode = "rom",
		ram_block1a_125.port_a_address_clear = "none",
		ram_block1a_125.port_a_address_width = 12,
		ram_block1a_125.port_a_data_out_clear = "none",
		ram_block1a_125.port_a_data_out_clock = "none",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 0,
		ram_block1a_125.port_a_first_bit_number = 125,
		ram_block1a_125.port_a_last_address = 4095,
		ram_block1a_125.port_a_logical_ram_depth = 4096,
		ram_block1a_125.port_a_logical_ram_width = 256,
		ram_block1a_125.ram_block_type = "M144K",
		ram_block1a_125.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "none",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.init_file = "fv_table0.mif",
		ram_block1a_126.init_file_layout = "port_a",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_126.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_126.operation_mode = "rom",
		ram_block1a_126.port_a_address_clear = "none",
		ram_block1a_126.port_a_address_width = 12,
		ram_block1a_126.port_a_data_out_clear = "none",
		ram_block1a_126.port_a_data_out_clock = "none",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 0,
		ram_block1a_126.port_a_first_bit_number = 126,
		ram_block1a_126.port_a_last_address = 4095,
		ram_block1a_126.port_a_logical_ram_depth = 4096,
		ram_block1a_126.port_a_logical_ram_width = 256,
		ram_block1a_126.ram_block_type = "M144K",
		ram_block1a_126.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "none",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.init_file = "fv_table0.mif",
		ram_block1a_127.init_file_layout = "port_a",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.mem_init0 = 2048'hFEF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_127.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F3F7FFF,
		ram_block1a_127.operation_mode = "rom",
		ram_block1a_127.port_a_address_clear = "none",
		ram_block1a_127.port_a_address_width = 12,
		ram_block1a_127.port_a_data_out_clear = "none",
		ram_block1a_127.port_a_data_out_clock = "none",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 0,
		ram_block1a_127.port_a_first_bit_number = 127,
		ram_block1a_127.port_a_last_address = 4095,
		ram_block1a_127.port_a_logical_ram_depth = 4096,
		ram_block1a_127.port_a_logical_ram_width = 256,
		ram_block1a_127.ram_block_type = "M144K",
		ram_block1a_127.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_128
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_128portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_128.clk0_core_clock_enable = "none",
		ram_block1a_128.clk0_input_clock_enable = "none",
		ram_block1a_128.connectivity_checking = "OFF",
		ram_block1a_128.init_file = "fv_table0.mif",
		ram_block1a_128.init_file_layout = "port_a",
		ram_block1a_128.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_128.mem_init0 = 2048'h9ADD5D3B68E48601511EBCEA2B1D5BE2A4765301CEFC287B5D89F2E40653C1BFE8580E75E387DC2A3C5D83F5FF086C2691FFBDC106284A24E38DE1E30C621C7AA4CBB1DFA10F720C720C728CF28DFB87E9DBB5CBAD73157A187E721476305674204614324614C3FBBDDFC1B1EBF7950B42403C767CB4BBBBF169222278ECE5B7273E6CD8CB9B1B2AA8B055557EFAD35B7FE6C82139843939C4FC59E5D451EDC83B9F9A3F9B7641EC3895227FD328B518C776BB05C413BA7DFC3BC84D8E5FC003DA01D64C15FE25EE3F559E5D3EF513C0A37196CD7F08D3AD5EF3896648BBD7F81E3BC1A6925461D7AABCC0536F211C96FAF6FDD955171B0B1A1E2C3C20100818,
		ram_block1a_128.mem_init1 = 2048'h93BBB3BBBBC3C37B69491D2D2CDCEAE2963D5971BF96EA403D93C3BC087683957006C1E502CCA96720DE1768A67DA3FC0FC1924D8F4C9B185BBD7EE526DD5B8279F229D05BA415DE6DA407A051DAAF04A152F7CD60912E13AA14E9E05FE3E64B7CF05174F0D14462E7735E8B93A62A37EFE25E4519908C0D51539A9E9FDB7130307EEF8F9DD4642A3A415921FBC298E4FE96C5FF97C1A91B5935563600422044BED8B8D6F482EA94F298E69C7006781A641A45BFC9F58BDD275126781EA8FE90E731574325D29CEA6C1A5527A9CF9A747A18C7A1AD621816F0BF975916ACE0AF054B0DA4EA04054BC4AE6A6107D9D0363C799395525ABCF7F3104ECEA9A76520,
		ram_block1a_128.operation_mode = "rom",
		ram_block1a_128.port_a_address_clear = "none",
		ram_block1a_128.port_a_address_width = 12,
		ram_block1a_128.port_a_data_out_clear = "none",
		ram_block1a_128.port_a_data_out_clock = "none",
		ram_block1a_128.port_a_data_width = 1,
		ram_block1a_128.port_a_first_address = 0,
		ram_block1a_128.port_a_first_bit_number = 128,
		ram_block1a_128.port_a_last_address = 4095,
		ram_block1a_128.port_a_logical_ram_depth = 4096,
		ram_block1a_128.port_a_logical_ram_width = 256,
		ram_block1a_128.ram_block_type = "M144K",
		ram_block1a_128.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_129
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_129portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_129.clk0_core_clock_enable = "none",
		ram_block1a_129.clk0_input_clock_enable = "none",
		ram_block1a_129.connectivity_checking = "OFF",
		ram_block1a_129.init_file = "fv_table0.mif",
		ram_block1a_129.init_file_layout = "port_a",
		ram_block1a_129.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_129.mem_init0 = 2048'h24D2E776813C89BB5EEB7C8DB91EEF72C5A010A752D5E400B706CB7C49A91E9B684DF8368722C5D473972EE94C7FBA17B570D72E0B886DE202A56CC9EE279051FE1E8164EFCA13B46DCA13B46DCB12BD6E9708E9762F9041FA27FC439A01FC27BC41CA13EC673EF56A8350DB02C56EB775BE31F03B38F132F13ABA79A2E526B774AE6D3AFB68BB590AD102D12176AD7E8DD700BB7822C51E04E72853995625EB004BA54E01A36E04FBB856EDAA4635EBC83E4180B6413F8EF80F1BE89E3945B294694BBFD0D62B0DE2CEA8054B668CA0EF533D108EE6D19D23325EC8F0A7938B7D6C580E2EBAAB8DDDD9E162763E1A10101C1D35B9F3F3FBE3EFE7FFFFE7EFF7,
		ram_block1a_129.mem_init1 = 2048'hA5B5ADBDAD859505053561616151535327AE8E8EC0E0F85815370F43FBFD84A8304E776B91A5FC423A0CF1F18F3A506483ABDD781EBAC92D0A6EC8BD5B56B4C26F09F4F20D7DB28C7107D8A42B55BE621D83F83DC39C7EA1C71E39F7244B894EBEF136D49350826526E12B3CFF0DC2015A8C47941B4992498E574D964D9241DB00D19A21FA20EB7EA54E9D1647AD3EF1208B489932F1728340CF2FAC4F8E0DEA638003E625945FF8399247ECAF1AD178AF06F0798205BC5342A934DF62F914A77B50AD148B62D50C339A64F94AB71E41F04FB3289DE443FE25912C5FE2758C3807F641DC2D12A657E87D0CB207E4594CFB0BB60170C552AE1F28DD68FA473081,
		ram_block1a_129.operation_mode = "rom",
		ram_block1a_129.port_a_address_clear = "none",
		ram_block1a_129.port_a_address_width = 12,
		ram_block1a_129.port_a_data_out_clear = "none",
		ram_block1a_129.port_a_data_out_clock = "none",
		ram_block1a_129.port_a_data_width = 1,
		ram_block1a_129.port_a_first_address = 0,
		ram_block1a_129.port_a_first_bit_number = 129,
		ram_block1a_129.port_a_last_address = 4095,
		ram_block1a_129.port_a_logical_ram_depth = 4096,
		ram_block1a_129.port_a_logical_ram_width = 256,
		ram_block1a_129.ram_block_type = "M144K",
		ram_block1a_129.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_130
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_130portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_130.clk0_core_clock_enable = "none",
		ram_block1a_130.clk0_input_clock_enable = "none",
		ram_block1a_130.connectivity_checking = "OFF",
		ram_block1a_130.init_file = "fv_table0.mif",
		ram_block1a_130.init_file_layout = "port_a",
		ram_block1a_130.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_130.mem_init0 = 2048'h94936086D3316681037494C324E6D13F6E884F3CBADB2DEA895F78984F28EA8D39FA9C7720C6C721C6857356947315DEBB1D5EA86F0BA8C60160C681638CD87F1DDAB71572B44B2B8CCA3555F2B54B2A8CD33710EA0D51F6806B5F90E60B39D6A22D5BA4847B0D30D6893542AC95631CA0D62B15E29EA15F6294EA572910EE813D4BF69CA35F308CF2D72904DAF489275A7C84CB67113CD2E6E901264AECB19B7F5014BADBDD71150E6ACCC1A30752785C8AABCFD978260212F5C5C1B7260A586CEDDB8FB7A160544E7A2A978599E9F1E64E1A22342C0551CBC3F7EFE7B890800C143C626A627B575F5747CDC189A1A1A9A5ACACA4A6AEA6A6AAAAB2B2B2BAAA,
		ram_block1a_130.mem_init1 = 2048'h0B0B1B1B0B3333A3B3B3A3B3A3839181D5CDFDEDFDEDF54510022A3A2236564EDEF0E1E999958D2F775B4A422CB49498F3FBC74F212900CCE6EAC28F2509417BFE969AB0454923179EE0C09C3F1345FD98A2A653690D9BE2D430211FEBD8AC1A5E6791A5D6620491E7D6285C6B8FBD487612A5D12A0E78D5A314780EA3D1740AEED1BF5A6480AF5134BAC7210E629CB95718B4CB2D00EEA10D6688E46B05E8C629658AA04D03A4C82769D2B65997BA5C27E9C4237D94F27D83E60C0BF5905A25824E3DF3842A6B9D72348DEA3C57912C4A99F60241FF385AA7E01295EB0A5CBB604693F106C8BB3C48AB7D12C1E522D0B7600ADF792ACCBF788C8F791EC52176,
		ram_block1a_130.operation_mode = "rom",
		ram_block1a_130.port_a_address_clear = "none",
		ram_block1a_130.port_a_address_width = 12,
		ram_block1a_130.port_a_data_out_clear = "none",
		ram_block1a_130.port_a_data_out_clock = "none",
		ram_block1a_130.port_a_data_width = 1,
		ram_block1a_130.port_a_first_address = 0,
		ram_block1a_130.port_a_first_bit_number = 130,
		ram_block1a_130.port_a_last_address = 4095,
		ram_block1a_130.port_a_logical_ram_depth = 4096,
		ram_block1a_130.port_a_logical_ram_width = 256,
		ram_block1a_130.ram_block_type = "M144K",
		ram_block1a_130.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_131
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_131portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_131.clk0_core_clock_enable = "none",
		ram_block1a_131.clk0_input_clock_enable = "none",
		ram_block1a_131.connectivity_checking = "OFF",
		ram_block1a_131.init_file = "fv_table0.mif",
		ram_block1a_131.init_file_layout = "port_a",
		ram_block1a_131.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_131.mem_init0 = 2048'h5073E781A06452339591F5C6022405C3F79730745673A785E046462295D5F396163054DBAB8DA8684E2BA98DE96A0E2869CDEBBB1C7C7856B7B395F4721626A1C5E7AA0E0C68CB8FAB8954707217B5F1D5EE2A0A0CE9D1D7B730046C6A8B9FB1F154662A0E9DF9E1C7A63A185C61E3979FA9685456222B9D95E1E35E1E22245DC9EBF7878C3860445E63A39F8D91F06E5E422A39A5DDC9F3FFEE160838247D4FD3EBB7A59C801864766E524B11ADA5B589D3CAF6FE66380008152D357BE3DBD3CFD6FCA0A0B8200C161E46637B736B6B75DD95858991B0B8A2A2AEB6B6FEDEC64A4A4250585851757D7D6D65652D2D2D25212929292B2323232B2B3B3B3B3333,
		ram_block1a_131.mem_init1 = 2048'h2D2D2D2D3D353525252535352505051511090919190909B9F9EBF3F3E3E7D7CFCFDFCED6B6A2BA28281000104C4C7C64776F5BC3938BBBA7B5AD9DC0506878627E0E1606ABB3E1DDC5C5FDA13A0A061E666478C1C9B5AFAF934B427C744C00BAA6A7DFD3E9610D141A22E2DED5B9A109177F724A88A4BC91DB6767090038B4D6DAE3A50D01696ED69AB8955D7B73070EA0C0CCEF230B0D64C0CEAEA2016D6D4382AECCC0650F0B2BE4C4EAAE0F6161C59ABA9655711D1FBAC0C420030F6FC994B612577D098BAECA40241113F7D8B82C0E6B6595B0B656702D0DEBCEDC381C5FE3C5A4A056763195A5E2462C191DFFDB9C2C4A6FEF99BDFA5A2E0989EFD21234,
		ram_block1a_131.operation_mode = "rom",
		ram_block1a_131.port_a_address_clear = "none",
		ram_block1a_131.port_a_address_width = 12,
		ram_block1a_131.port_a_data_out_clear = "none",
		ram_block1a_131.port_a_data_out_clock = "none",
		ram_block1a_131.port_a_data_width = 1,
		ram_block1a_131.port_a_first_address = 0,
		ram_block1a_131.port_a_first_bit_number = 131,
		ram_block1a_131.port_a_last_address = 4095,
		ram_block1a_131.port_a_logical_ram_depth = 4096,
		ram_block1a_131.port_a_logical_ram_width = 256,
		ram_block1a_131.ram_block_type = "M144K",
		ram_block1a_131.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_132
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_132portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_132.clk0_core_clock_enable = "none",
		ram_block1a_132.clk0_input_clock_enable = "none",
		ram_block1a_132.connectivity_checking = "OFF",
		ram_block1a_132.init_file = "fv_table0.mif",
		ram_block1a_132.init_file_layout = "port_a",
		ram_block1a_132.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_132.mem_init0 = 2048'h28333F475FC3F9A09C8498B26A764F554931A9B58F96DAE2FA445C0439213B47DFC7FBE0A8948C142A736B574FD5A9B1A8948ED66A726A5C051D2139A3DFC7DEE2F8A01C041C277B635BDFC7DDA0B8A09C865E667A63435D059DA1B9A3DAD6C6DE6278201C150D1D237BF3CBD7C6DCB0A8B0280C164E577B6B7369C59D8D91B8A0BABEC6DE56467A706139150D0D158BA3B3EBE2F6DEC6C4D8C0203830242D17170F4B537B6BE3F7FDE5C5DC9C808088B0B2AAAEA6367E4E46435B5B5141696975757D2D2D25B5999B9383828A8A929296BEFEEEE6E6E6EEFCFCF0F0F0F8D8C8404040404848494D45455555551D1D1D1D1D151515171717171F1F0F0F0F0F0F,
		ram_block1a_132.mem_init1 = 2048'hDBDBDBDBDBD3D3C3C3C3C3C3D3F3F3F3F3EBEBEBEBFBFBFBFBE9E9E9F9FDDDC5C5C5D5D595858D1D1D3D2D2D31313121223A1A0A4A525246465E7E6EEEF6F6E4E8989888919181ADBDADA5F57F4F5B5343535B6A72362C3C1C84949888B0E0EAFEEFC7D7CF5F23233929311D0C5444FCFAE2F2CA92868EBFA531295141495D677F6E328A9A829CBCE4FCC9514B5B273F2F170B10C0F8E4F4CCD28A9A233F27154D516979E49E869E8AB2A8F44D5D4579233B0F968EF2E8F0D0CC142F332B13475DE5F8E088928EB6267A4359457D25A9938A9EE6FEE058400D352F130BD3EFF4F4C89088362E774B4359E5BD849882BAE66E54495129352F97DBE2FAE4D40C10,
		ram_block1a_132.operation_mode = "rom",
		ram_block1a_132.port_a_address_clear = "none",
		ram_block1a_132.port_a_address_width = 12,
		ram_block1a_132.port_a_data_out_clear = "none",
		ram_block1a_132.port_a_data_out_clock = "none",
		ram_block1a_132.port_a_data_width = 1,
		ram_block1a_132.port_a_first_address = 0,
		ram_block1a_132.port_a_first_bit_number = 132,
		ram_block1a_132.port_a_last_address = 4095,
		ram_block1a_132.port_a_logical_ram_depth = 4096,
		ram_block1a_132.port_a_logical_ram_width = 256,
		ram_block1a_132.ram_block_type = "M144K",
		ram_block1a_132.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_133
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_133portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_133.clk0_core_clock_enable = "none",
		ram_block1a_133.clk0_input_clock_enable = "none",
		ram_block1a_133.connectivity_checking = "OFF",
		ram_block1a_133.init_file = "fv_table0.mif",
		ram_block1a_133.init_file_layout = "port_a",
		ram_block1a_133.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_133.mem_init0 = 2048'h00031F2F27373F6F43535B49D1D5ECECF4B4ACA892928A9A92262E7E77676D595141495901253DBDA7A6BE9A8282DADAC2E6FCFC64647C58090111190B27373F2F2777DBCBC3D0D8C8E0E4F4FCACA4B4988A02121A0B2B27777F6F67755D594941D1D989A5A4BCBCAEA6A69E9A8A82C2DADA4266647C7D7565657D5911010109191317272FAFBFB7B7A6EECAD2D2D2C8C8C8D0D0D4FCECECE4F4343C3C282103031B1B1B130303070F1F3F377767676F6F6D757171F1F9C9C9C8C0C0C0D0D8D8DCDCD484848484ACAEAEBEBEB6B6B6B6B2BABAAAAAAAAAA2A2A2A2A2A2AA8A9A1A1A1A1A1212131717171717175F5F5F5F5F5F5F5F5D5D5D5D55555555555555,
		ram_block1a_133.mem_init1 = 2048'h8D8D8D8D8D8585959595959595959595958D8D8D8D8D8D8D8D9D9D9D9D99B9A9A9A9A9A9E9F9F1717171616161616171737B5B4B4B4B4B5F5F575747474747575F3F3F2F2E2E3E3232222222A89898988888809090D4CCCCECFCFCF4E4E4F4FEFAEBCBCBD35303030B1B1B372727373F3D2D2D155541494858D8C0E0F0F8FCEEE6F6B68E8E9E9292828ABB3B2121757D6D4D5555454D595961633B3BAAA6B6968E8E969682E8F8F0E0E0F8FC4545555D0F0733332B2B3333031FDFC4C4DCFCE8E0F0F8E890928E8E1E16272F3B33637B594145555D4DE5F5A8A8B2928A8A969686BEFEE66078794151594D05353D2F2733AB8B9292CACED4F4ECFCF4E0C01818,
		ram_block1a_133.operation_mode = "rom",
		ram_block1a_133.port_a_address_clear = "none",
		ram_block1a_133.port_a_address_width = 12,
		ram_block1a_133.port_a_data_out_clear = "none",
		ram_block1a_133.port_a_data_out_clock = "none",
		ram_block1a_133.port_a_data_width = 1,
		ram_block1a_133.port_a_first_address = 0,
		ram_block1a_133.port_a_first_bit_number = 133,
		ram_block1a_133.port_a_last_address = 4095,
		ram_block1a_133.port_a_logical_ram_depth = 4096,
		ram_block1a_133.port_a_logical_ram_width = 256,
		ram_block1a_133.ram_block_type = "M144K",
		ram_block1a_133.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_134
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_134portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_134.clk0_core_clock_enable = "none",
		ram_block1a_134.clk0_input_clock_enable = "none",
		ram_block1a_134.connectivity_checking = "OFF",
		ram_block1a_134.init_file = "fv_table0.mif",
		ram_block1a_134.init_file_layout = "port_a",
		ram_block1a_134.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_134.mem_init0 = 2048'h080B071717171F0F2F2F273737332B2B2B6B73735151494949DDD5D5D4C4CCECECFCF4F4A4A0A8A8BABAB29282828A8A9A9E969606060E2E7F7F7F7765616169797979514141414959595D5D550505052D3FBFBFB7A6A6A2A2AABABABA92928282828ADADEDED6D6C4C4C4ECECFCFCFCF4F46460606869697979715111010109090B0F1F1717171717070F2F2F2F2F3737373737333B2B2B2B2BEBE3E3F3F2D0D0D8D8D8D8C8C8CCC4C4C4C4C4D4D4DCDCDCDCDCDCDCD4E4E4E4E4E4E4E4ECECE8E8E8B8B8B8B8B0B2B2B2B2B2B2B2B2B2BABAAAAAAAAAAAAAAAAAAAAAA28282020202020202030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_134.mem_init1 = 2048'hFDFDFDFDFDF5F5F5F5F5F5F5F5F5F5F5F5EDEDEDEDEDEDEDEDEDEDEDEDEDEDFDFDFDFDFDFDFDFD7D7D7D6D6D6D6D6D6D6F6747575757575353535343434343434B0B0B1B1B1B1B1B1B0B0B0B032323233333333333372F2F2F2F2F2F3F3F3F35352404040484D4D4DCDCDCD8C8C8C8C0C0D0D0F0F0E0E8E8E8E8F8F8F8F0F4E6E6E6A69E9E9E9E9E8E8687071717131B0B2B2B2B3B33333323216969797D7D5D45454545555D5D5D4D4D4541F0F0F0F8AAAAAAAAB2B2B2B2828E8E9E9E96968686868E9EFEFCE0E06060717979796961415155555D4D4D4D151517372F2F2B2B3B333323A3ABAA9A9A9286C6C6CEDCDCDCC4E4E4E4FCF8F8F8E0E0E0F0D01818,
		ram_block1a_134.operation_mode = "rom",
		ram_block1a_134.port_a_address_clear = "none",
		ram_block1a_134.port_a_address_width = 12,
		ram_block1a_134.port_a_data_out_clear = "none",
		ram_block1a_134.port_a_data_out_clock = "none",
		ram_block1a_134.port_a_data_width = 1,
		ram_block1a_134.port_a_first_address = 0,
		ram_block1a_134.port_a_first_bit_number = 134,
		ram_block1a_134.port_a_last_address = 4095,
		ram_block1a_134.port_a_logical_ram_depth = 4096,
		ram_block1a_134.port_a_logical_ram_width = 256,
		ram_block1a_134.ram_block_type = "M144K",
		ram_block1a_134.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_135
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_135portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_135.clk0_core_clock_enable = "none",
		ram_block1a_135.clk0_input_clock_enable = "none",
		ram_block1a_135.connectivity_checking = "OFF",
		ram_block1a_135.init_file = "fv_table0.mif",
		ram_block1a_135.init_file_layout = "port_a",
		ram_block1a_135.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_135.mem_init0 = 2048'h1013171717171F0F0F0F0F0F0F0F17171717171737372F2F2F2B2B2B2B3B33333333333363636B6B696969495959515151555555C5C5CDCDCCCCCCCCDCDCDCD4D4D4D4F4E4E4E4ECECECE8E8E8B8B8B8B0B2B2B2B2A2A2A2A2AAAAAAAA8A8A9A9A9A9292969696968686868E8E8E8E8E8E8E1E1E1E161717171717377767676F6F6D6969696969696979717171717171717171717179696969696969696969494941414141515155555555555555555D5D5D5D5D5D5D5D4D4D4D4D4D4D4D454545454505050505050707070707070707070F0F1F1F1F1F1F1F1F1F1F1F1F3F3FBFBFBFBFBFBFBEBABABABABABAB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2,
		ram_block1a_135.mem_init1 = 2048'h505050505058585858585858585858585840404040404040404040404040404040404040404040C0C0C0D0D0D0D0D0D0D2D2F2F2F2F2F2F2F2F2F2E2E2E2E2E2EAAAAAAAAAAAAAAAAABABABABABABABABABABABABABEA6A6A6A6A6A6A6A6A6A6A6B69696969696969E9E9E9E8E8E8E8E8E8E8E8E8E9E969696969696969692808080C0E8E8E8E8E8F8F8F97979797971616161616161616171717979797D7D5D4D4D4D4D4D454545555555555555555D0F0F0F0F0F0F0F0F3F3333333333332323232B2B2B2B3B3BBBBBBAB2B2B2A2A2828286868E9E9E9EDEDEDCDCC4C4C4C4C4C4C4D4D4DCDCFCFCFCE8E8E8E0E0E0E0F0F0F0F0F8F8F8F8E8E8E8E8C80000,
		ram_block1a_135.operation_mode = "rom",
		ram_block1a_135.port_a_address_clear = "none",
		ram_block1a_135.port_a_address_width = 12,
		ram_block1a_135.port_a_data_out_clear = "none",
		ram_block1a_135.port_a_data_out_clock = "none",
		ram_block1a_135.port_a_data_width = 1,
		ram_block1a_135.port_a_first_address = 0,
		ram_block1a_135.port_a_first_bit_number = 135,
		ram_block1a_135.port_a_last_address = 4095,
		ram_block1a_135.port_a_logical_ram_depth = 4096,
		ram_block1a_135.port_a_logical_ram_width = 256,
		ram_block1a_135.ram_block_type = "M144K",
		ram_block1a_135.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_136
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_136portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_136.clk0_core_clock_enable = "none",
		ram_block1a_136.clk0_input_clock_enable = "none",
		ram_block1a_136.connectivity_checking = "OFF",
		ram_block1a_136.init_file = "fv_table0.mif",
		ram_block1a_136.init_file_layout = "port_a",
		ram_block1a_136.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_136.mem_init0 = 2048'h0003070707070F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F070707070707070707070707070717171F1F1F1F1F3F3F3F3F3F3F3B3B3B2B2B23232323232323232323232323233333333B3B3B3B3B3B7B7B7B7B79797979696969696161616141414141414141454545455555555D5D5D5D5D5D5DDDDDDDDDDCDCDCDCDCDCDCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4CCDCDCDCDCDCDCDCDCDCFCFCFCFCFCFCFCFCF8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0A0A0A0A0A0A2A2A2A2A2A2A2A2A2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
		ram_block1a_136.mem_init1 = 2048'h5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4F4F4F4F4F4F4F4F4F4F4F5F5F5F5F5F571717171717171717171717171717171717171717130303030303030303030303032323232323232B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2B2B2323232323232322A2A2A2A2A2B2B2B2B2B2B2B2B2B2B2BABABABEBE9E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E86D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4C4C4C4CCCCCCCCCCCCCCCCCCCCCCCCDCDCFCFCF8F8F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0E0E0E0E0C00000,
		ram_block1a_136.operation_mode = "rom",
		ram_block1a_136.port_a_address_clear = "none",
		ram_block1a_136.port_a_address_width = 12,
		ram_block1a_136.port_a_data_out_clear = "none",
		ram_block1a_136.port_a_data_out_clock = "none",
		ram_block1a_136.port_a_data_width = 1,
		ram_block1a_136.port_a_first_address = 0,
		ram_block1a_136.port_a_first_bit_number = 136,
		ram_block1a_136.port_a_last_address = 4095,
		ram_block1a_136.port_a_logical_ram_depth = 4096,
		ram_block1a_136.port_a_logical_ram_width = 256,
		ram_block1a_136.ram_block_type = "M144K",
		ram_block1a_136.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_137
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_137portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_137.clk0_core_clock_enable = "none",
		ram_block1a_137.clk0_input_clock_enable = "none",
		ram_block1a_137.connectivity_checking = "OFF",
		ram_block1a_137.init_file = "fv_table0.mif",
		ram_block1a_137.init_file_layout = "port_a",
		ram_block1a_137.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_137.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F3F3F3F3F3F3F3F3B3B3B3B3B3B3B3333333333333333333333333333333333332323232323232323232323232323232323232323232323232B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B7B7B7B7B7B7979797979797979797171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171,
		ram_block1a_137.mem_init1 = 2048'h9696969696969696969696969696969696868686868686868686868686868686868686868686868686868686868686868484848484848484848484848484848484C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C4C0C0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_137.operation_mode = "rom",
		ram_block1a_137.port_a_address_clear = "none",
		ram_block1a_137.port_a_address_width = 12,
		ram_block1a_137.port_a_data_out_clear = "none",
		ram_block1a_137.port_a_data_out_clock = "none",
		ram_block1a_137.port_a_data_width = 1,
		ram_block1a_137.port_a_first_address = 0,
		ram_block1a_137.port_a_first_bit_number = 137,
		ram_block1a_137.port_a_last_address = 4095,
		ram_block1a_137.port_a_logical_ram_depth = 4096,
		ram_block1a_137.port_a_logical_ram_width = 256,
		ram_block1a_137.ram_block_type = "M144K",
		ram_block1a_137.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_138
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_138portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_138.clk0_core_clock_enable = "none",
		ram_block1a_138.clk0_input_clock_enable = "none",
		ram_block1a_138.connectivity_checking = "OFF",
		ram_block1a_138.init_file = "fv_table0.mif",
		ram_block1a_138.init_file_layout = "port_a",
		ram_block1a_138.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_138.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717170707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_138.mem_init1 = 2048'hE0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_138.operation_mode = "rom",
		ram_block1a_138.port_a_address_clear = "none",
		ram_block1a_138.port_a_address_width = 12,
		ram_block1a_138.port_a_data_out_clear = "none",
		ram_block1a_138.port_a_data_out_clock = "none",
		ram_block1a_138.port_a_data_width = 1,
		ram_block1a_138.port_a_first_address = 0,
		ram_block1a_138.port_a_first_bit_number = 138,
		ram_block1a_138.port_a_last_address = 4095,
		ram_block1a_138.port_a_logical_ram_depth = 4096,
		ram_block1a_138.port_a_logical_ram_width = 256,
		ram_block1a_138.ram_block_type = "M144K",
		ram_block1a_138.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_139
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_139portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_139.clk0_core_clock_enable = "none",
		ram_block1a_139.clk0_input_clock_enable = "none",
		ram_block1a_139.connectivity_checking = "OFF",
		ram_block1a_139.init_file = "fv_table0.mif",
		ram_block1a_139.init_file_layout = "port_a",
		ram_block1a_139.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_139.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717,
		ram_block1a_139.mem_init1 = 2048'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_139.operation_mode = "rom",
		ram_block1a_139.port_a_address_clear = "none",
		ram_block1a_139.port_a_address_width = 12,
		ram_block1a_139.port_a_data_out_clear = "none",
		ram_block1a_139.port_a_data_out_clock = "none",
		ram_block1a_139.port_a_data_width = 1,
		ram_block1a_139.port_a_first_address = 0,
		ram_block1a_139.port_a_first_bit_number = 139,
		ram_block1a_139.port_a_last_address = 4095,
		ram_block1a_139.port_a_logical_ram_depth = 4096,
		ram_block1a_139.port_a_logical_ram_width = 256,
		ram_block1a_139.ram_block_type = "M144K",
		ram_block1a_139.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_140
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_140portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_140.clk0_core_clock_enable = "none",
		ram_block1a_140.clk0_input_clock_enable = "none",
		ram_block1a_140.connectivity_checking = "OFF",
		ram_block1a_140.init_file = "fv_table0.mif",
		ram_block1a_140.init_file_layout = "port_a",
		ram_block1a_140.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_140.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_140.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_140.operation_mode = "rom",
		ram_block1a_140.port_a_address_clear = "none",
		ram_block1a_140.port_a_address_width = 12,
		ram_block1a_140.port_a_data_out_clear = "none",
		ram_block1a_140.port_a_data_out_clock = "none",
		ram_block1a_140.port_a_data_width = 1,
		ram_block1a_140.port_a_first_address = 0,
		ram_block1a_140.port_a_first_bit_number = 140,
		ram_block1a_140.port_a_last_address = 4095,
		ram_block1a_140.port_a_logical_ram_depth = 4096,
		ram_block1a_140.port_a_logical_ram_width = 256,
		ram_block1a_140.ram_block_type = "M144K",
		ram_block1a_140.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_141
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_141portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_141.clk0_core_clock_enable = "none",
		ram_block1a_141.clk0_input_clock_enable = "none",
		ram_block1a_141.connectivity_checking = "OFF",
		ram_block1a_141.init_file = "fv_table0.mif",
		ram_block1a_141.init_file_layout = "port_a",
		ram_block1a_141.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_141.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_141.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_141.operation_mode = "rom",
		ram_block1a_141.port_a_address_clear = "none",
		ram_block1a_141.port_a_address_width = 12,
		ram_block1a_141.port_a_data_out_clear = "none",
		ram_block1a_141.port_a_data_out_clock = "none",
		ram_block1a_141.port_a_data_width = 1,
		ram_block1a_141.port_a_first_address = 0,
		ram_block1a_141.port_a_first_bit_number = 141,
		ram_block1a_141.port_a_last_address = 4095,
		ram_block1a_141.port_a_logical_ram_depth = 4096,
		ram_block1a_141.port_a_logical_ram_width = 256,
		ram_block1a_141.ram_block_type = "M144K",
		ram_block1a_141.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_142
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_142portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_142.clk0_core_clock_enable = "none",
		ram_block1a_142.clk0_input_clock_enable = "none",
		ram_block1a_142.connectivity_checking = "OFF",
		ram_block1a_142.init_file = "fv_table0.mif",
		ram_block1a_142.init_file_layout = "port_a",
		ram_block1a_142.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_142.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_142.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_142.operation_mode = "rom",
		ram_block1a_142.port_a_address_clear = "none",
		ram_block1a_142.port_a_address_width = 12,
		ram_block1a_142.port_a_data_out_clear = "none",
		ram_block1a_142.port_a_data_out_clock = "none",
		ram_block1a_142.port_a_data_width = 1,
		ram_block1a_142.port_a_first_address = 0,
		ram_block1a_142.port_a_first_bit_number = 142,
		ram_block1a_142.port_a_last_address = 4095,
		ram_block1a_142.port_a_logical_ram_depth = 4096,
		ram_block1a_142.port_a_logical_ram_width = 256,
		ram_block1a_142.ram_block_type = "M144K",
		ram_block1a_142.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_143
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_143portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_143.clk0_core_clock_enable = "none",
		ram_block1a_143.clk0_input_clock_enable = "none",
		ram_block1a_143.connectivity_checking = "OFF",
		ram_block1a_143.init_file = "fv_table0.mif",
		ram_block1a_143.init_file_layout = "port_a",
		ram_block1a_143.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_143.mem_init0 = 2048'h0003070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_143.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0C00000,
		ram_block1a_143.operation_mode = "rom",
		ram_block1a_143.port_a_address_clear = "none",
		ram_block1a_143.port_a_address_width = 12,
		ram_block1a_143.port_a_data_out_clear = "none",
		ram_block1a_143.port_a_data_out_clock = "none",
		ram_block1a_143.port_a_data_width = 1,
		ram_block1a_143.port_a_first_address = 0,
		ram_block1a_143.port_a_first_bit_number = 143,
		ram_block1a_143.port_a_last_address = 4095,
		ram_block1a_143.port_a_logical_ram_depth = 4096,
		ram_block1a_143.port_a_logical_ram_width = 256,
		ram_block1a_143.ram_block_type = "M144K",
		ram_block1a_143.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_144
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_144portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_144.clk0_core_clock_enable = "none",
		ram_block1a_144.clk0_input_clock_enable = "none",
		ram_block1a_144.connectivity_checking = "OFF",
		ram_block1a_144.init_file = "fv_table0.mif",
		ram_block1a_144.init_file_layout = "port_a",
		ram_block1a_144.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_144.mem_init0 = 2048'hA6E595737208CFEF3D5A4AA9C99E3C6C0B9BE086567523D2A0205725B0D2A0F50735689AE9FD0F681846B585E3185E2E59F395E4AA583657394BA4C2EA8CE7097F15781E648AE4BBD1AF93FDA25826581E600E3967194F2957412F6B1D1B7D220442006C6AAC9AD89583E9FFA3697F271943DF849A825C54262BB9F1F77E0C0C8EDBF97959CA8AB0310998A27A47F7EC5465C9D17ACEE746228B0F2E8A0F3ED267C7FA07972855C8748906B3EF4A8520F55B8A05E025B67BA825DA0B944F9E41DABB64A77EBDDA18D932F1B24983F03FC5BE6516E87B04E6953340A783600EA9C16E103DC3C9BC025769FD8E9ABC6947573B34B4B89296DEC3C3DDDDCDDDC9D9,
		ram_block1a_144.mem_init1 = 2048'h1008043C347858D0D8E8AA9BBF6F5F693884F6CA033D55EB862A496583DC781FEBDD126691CF7AB5CB10FEB3698EC503C8AF7CBA79AAFC77A47FA8326B805BC003FA71B213DC3FBE5DC823A0DD6EE318AD14CBFE44A91C37826ED9FC59F9DC13B78A2BA79A3F239C9C219C841367FEDACB5F7EAAAA0D1554D8D9D31B367CE4EDA7371E4444968FDDDD2D3E6E3C0242D0A9EFD78D83FBBDDFC328624C2862042E6A0C6E284E7E185EA8CEB5D3ADDB97E1DFB14F314E304E304EF085FB8DD3255E384630C787B1C72452146083BDFF89643610FFAFC1BA3C543BE1C7AE701A17FD83CA60274F91BADE143F7380CA6E2547DAB8D4573D788A80612716DCBABB5904,
		ram_block1a_144.operation_mode = "rom",
		ram_block1a_144.port_a_address_clear = "none",
		ram_block1a_144.port_a_address_width = 12,
		ram_block1a_144.port_a_data_out_clear = "none",
		ram_block1a_144.port_a_data_out_clock = "none",
		ram_block1a_144.port_a_data_width = 1,
		ram_block1a_144.port_a_first_address = 0,
		ram_block1a_144.port_a_first_bit_number = 144,
		ram_block1a_144.port_a_last_address = 4095,
		ram_block1a_144.port_a_logical_ram_depth = 4096,
		ram_block1a_144.port_a_logical_ram_width = 256,
		ram_block1a_144.ram_block_type = "M144K",
		ram_block1a_144.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_145
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_145portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_145.clk0_core_clock_enable = "none",
		ram_block1a_145.clk0_input_clock_enable = "none",
		ram_block1a_145.connectivity_checking = "OFF",
		ram_block1a_145.init_file = "fv_table0.mif",
		ram_block1a_145.init_file_layout = "port_a",
		ram_block1a_145.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_145.mem_init0 = 2048'hAA07CA65C91C379A77F94429A44EE35E91BC00CB66CB3438C568E31E32BD40E9369B2F60DD74AB17DA610C912EEA51AC211EC77B8C01FA67920D75EA5F8639EC578A3EE5481FA671EC0FD263AD38D3469538FB0E8550D336AD688B0CDD1ABB75B433F2599E5F9819DB0CA566B1B87BA865F63DEC23F0F92AF12FE675AEF50CD70C924B10EB20FB22789B408B9876AD6C17D536EDAE4983E06381C605E68043A0F615DEE80B50B64D0AB0C50FF08B3D6688F15E20FBC5384AE59B6A44BBDF6802F7D1BE1A6DCB8AAC4A6F89ACF2563119CFE29499674B58A4AA96C9716D1202BCE0D1CFFF33251418486EFEFFEBC98D8D9DB1B2323E3E367E6A62686078706C64,
		ram_block1a_145.mem_init1 = 2048'hE7EFFBC3D38F9F0F172737370757576160F8988C84A6EE5A53773D1599EAC6CE22381D75EB83BE0C40778FBBD5443206F9C9AE1A6CD9BBC77014A3CFB916728DA16608A5CB2C20CFA14A4EA15F12F0CF01769E492EB4C317F4AB598EFC2BDCC413E0B26D8ED803E43F658259138C4FA47E31FA21EA8645CE05CF0C478009CA00C3905BDA19CA00915231E261B07FEC3DDF4C9756893AEB70BFCE55847BE039CA558C37EA719A47DCA13ADB44BD32E15C9762F91C8663F81D86A372DD0CAB5AD431A24754B1148763E405B0F756F1248C6BEECD38B553F27F98A526C26FA80124FB5FF2199CF157DE33943965C26B86092DC049E603AFF05DF01B97B25DF07D85,
		ram_block1a_145.operation_mode = "rom",
		ram_block1a_145.port_a_address_clear = "none",
		ram_block1a_145.port_a_address_width = 12,
		ram_block1a_145.port_a_data_out_clear = "none",
		ram_block1a_145.port_a_data_out_clock = "none",
		ram_block1a_145.port_a_data_width = 1,
		ram_block1a_145.port_a_first_address = 0,
		ram_block1a_145.port_a_first_bit_number = 145,
		ram_block1a_145.port_a_last_address = 4095,
		ram_block1a_145.port_a_logical_ram_depth = 4096,
		ram_block1a_145.port_a_logical_ram_width = 256,
		ram_block1a_145.ram_block_type = "M144K",
		ram_block1a_145.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_146
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_146portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_146.clk0_core_clock_enable = "none",
		ram_block1a_146.clk0_input_clock_enable = "none",
		ram_block1a_146.connectivity_checking = "OFF",
		ram_block1a_146.init_file = "fv_table0.mif",
		ram_block1a_146.init_file_layout = "port_a",
		ram_block1a_146.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_146.mem_init0 = 2048'h2A44A7E90A2DE1024CAFD052BDD81275DF186387C82A25C6387B97B07B9DE6200DEFB853B5FA4A25C6983FD580630D9AF015EBA81F75B0CE6D1BD42543FCBE492596D12F5CF82745B2866D3B8CEF1364C2916552ACCF3B2CDAA91D6A8CBD6B14A3D3245AEF992A5CA88F592C9EE1953244B18F6858AFD1F4022ED9AF02747B8FA0503E09E5C23E1967EB8C205F3F91FEEA0429C7EAA4006F43CDA48A676905AAC2CC29171B74DC8AA70951759A8EA4D95F33221CF8E2C793292D5842E6B6819D7D6B5A4E3CA8BD8FDBEB7D4C18083E26E6D3C1DDBDA1B2120E1E5060687D75CF8B939BA3A7ADB4B8F0D84048444E464E567A737B7B737B3B272F2D25252D3D35,
		ram_block1a_146.mem_init1 = 2048'hAAA2B2B2A2AABABAAA8A9A8A8ADACAECFD6D7D7D6555051109392B33A7D6CEDEE2E0F880140C2D376B43D3FFA5BC90886E765F5329A58DDDF2FA460E20214DD7F39A9434785377BF99D4F4520A2FC9C1E7961A7C5DEBAF9F785402A3D5F1220E3ADDE98B1E6844B783ED780E32D1A51A6E50A58B7E641AEFD1251A66D9AF526C90BFCB340AF7C9275A44B9C76814EBC53946E29D276A94F34F3056E9A1567885E35C18E385285EB1234EA8DF5130C6A90D5EB0976220CFE91CDEB95760A0C72022D7B156D4B34704E3C506E285477097D730D6D53B5A9DFB5886E30046E58B4CACCB0026C10B6E89836426D9387ED1B3749FF93416D13A5C97B35C9FF93254EB,
		ram_block1a_146.operation_mode = "rom",
		ram_block1a_146.port_a_address_clear = "none",
		ram_block1a_146.port_a_address_width = 12,
		ram_block1a_146.port_a_data_out_clear = "none",
		ram_block1a_146.port_a_data_out_clock = "none",
		ram_block1a_146.port_a_data_width = 1,
		ram_block1a_146.port_a_first_address = 0,
		ram_block1a_146.port_a_first_bit_number = 146,
		ram_block1a_146.port_a_last_address = 4095,
		ram_block1a_146.port_a_logical_ram_depth = 4096,
		ram_block1a_146.port_a_logical_ram_width = 256,
		ram_block1a_146.ram_block_type = "M144K",
		ram_block1a_146.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_147
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_147portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_147.clk0_core_clock_enable = "none",
		ram_block1a_147.clk0_input_clock_enable = "none",
		ram_block1a_147.connectivity_checking = "OFF",
		ram_block1a_147.init_file = "fv_table0.mif",
		ram_block1a_147.init_file_layout = "port_a",
		ram_block1a_147.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_147.mem_init0 = 2048'hE6AC086E6B49A5A0C266290DAFEAC6A420077BFB9CB8925771159DBADE5C210707E3C4882A4F5B71B492B27C492D2F8AE4E410373759FCAC8A8E655115B692C4EC690F3F78DCE4A207177155C6A2AEDD597F0F0AB8FCD8EB2F19196CEECABEB50145763A8A8CB9FB4F5F39088CFAFACF9D39215652E2A49581B97F4F5A3824B483C7FFE9190C243242DECDF9B181176E7A685484B9ABBFC7D3497864140A1AA7F7EDD1C1DDAE363A0A14447CE1E9DB879FABA2B844445C406A722F2F978F8199E1EDF4FCC64A525A062E343D21291119D1CDC7D7FFF3EAE2E2FAB49C9C848C0C00181830383A23276F6F67676F6F67677F5B5353535B5B5B4343414949494941,
		ram_block1a_147.mem_init1 = 2048'h33332323232B3B3B3B3B2B2B2B7B7B5949495959514141555565657DFDACACBC9082929A8A8ABAA2E6FE6E5E544559592931213D1F8797CFF2E2EAFAC4DC8C142839231B4F576FFFE1B8809C8CB46A724A43572D35899199E6FEE25A102C352D01DBE7FFF68898302C565B4367BD8588F0F64E523B2925DDDBE3EE9E10286D57D3FBA784987866460B3995C5EAEA16143869CDC7F39E1C78604707B99DDCF262060D29DDDFF2B2142069CF8FA98C5C727217B1B1C4E22A0C0DE9CF8FB81C5C7B5F9FB9F85E7A2A0DE9EBCE2A284C6BEB8FA8684E6A2F8DE9EE56323555F3F79430745B7BBD99F87E523115D3F696183C5FDBBD9490765311BD99DA7E183577C3,
		ram_block1a_147.operation_mode = "rom",
		ram_block1a_147.port_a_address_clear = "none",
		ram_block1a_147.port_a_address_width = 12,
		ram_block1a_147.port_a_data_out_clear = "none",
		ram_block1a_147.port_a_data_out_clock = "none",
		ram_block1a_147.port_a_data_width = 1,
		ram_block1a_147.port_a_first_address = 0,
		ram_block1a_147.port_a_first_bit_number = 147,
		ram_block1a_147.port_a_last_address = 4095,
		ram_block1a_147.port_a_logical_ram_depth = 4096,
		ram_block1a_147.port_a_logical_ram_width = 256,
		ram_block1a_147.ram_block_type = "M144K",
		ram_block1a_147.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_148
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_148portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_148.clk0_core_clock_enable = "none",
		ram_block1a_148.clk0_input_clock_enable = "none",
		ram_block1a_148.connectivity_checking = "OFF",
		ram_block1a_148.init_file = "fv_table0.mif",
		ram_block1a_148.init_file_layout = "port_a",
		ram_block1a_148.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_148.mem_init0 = 2048'hDEC4D8A0BCA6160B536B756DD58898A2BEA6DA425965752D130B93AEF6ECC8D0C8342F330B534F7DE4F8C09A96AEB62B59415D657D239A928E96E4F8E059450F372B330B54CCECF0E8F08E961F233B617D454D50EAB2AE869E8098F169754D5F530B3226AEB488D0D8C0FEF76F130B0319252D7468C0DAC2CEFEA6AEB3898119154D7D736B625A460E9E94A8B0B8A0C1DDD7CF47737B632B37350C041C1800A8F0F2EEE6F6DFC7C3CBD199A925253D35250900125A52424E6E76767EE6E6E8F89090898981859D9D95B5AFAFA3A3BBBB73737B6B4B47464E4E5E5454545C5C5C5040406868686060202028282828202030343C3C3C3C3C3C242426262626262E,
		ram_block1a_148.mem_init1 = 2048'h0F0F0F0F0F0717171717171717474745454555555D5D5D4D4D6D6D7DFDFCFCECE0E0F0F0F0F0C0C88898988882829696B6AEAEBEBE3626665B5B5B4B415151496D7D7565253D1D8D83929A8A8AB2F6EEEEF6E6C4DC584050392925352F0F17170BDBF3E3FAFCE4DCDC849098A0323A2F574F4F53636971A1BD95849C82A2FAE27E4E465D49313921350F97DFEAF2EAF0C48C140C30213B474F574FF9E1B8848C9486BA627A475F456939A1B9879EC6FAE2FA445C152939233BC7DFC7F8E0B8849C043A637B474F55A9B1A8948ED6EA726A550D152931ABD7CEDEE2F8A01C041F237B675FC5D9A0B8AC968E526B736D550D91ABBAA6DEC2D8607C251D03336BE7,
		ram_block1a_148.operation_mode = "rom",
		ram_block1a_148.port_a_address_clear = "none",
		ram_block1a_148.port_a_address_width = 12,
		ram_block1a_148.port_a_data_out_clear = "none",
		ram_block1a_148.port_a_data_out_clock = "none",
		ram_block1a_148.port_a_data_width = 1,
		ram_block1a_148.port_a_first_address = 0,
		ram_block1a_148.port_a_first_bit_number = 148,
		ram_block1a_148.port_a_last_address = 4095,
		ram_block1a_148.port_a_logical_ram_depth = 4096,
		ram_block1a_148.port_a_logical_ram_width = 256,
		ram_block1a_148.ram_block_type = "M144K",
		ram_block1a_148.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_149
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_149portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_149.clk0_core_clock_enable = "none",
		ram_block1a_149.clk0_input_clock_enable = "none",
		ram_block1a_149.connectivity_checking = "OFF",
		ram_block1a_149.init_file = "fv_table0.mif",
		ram_block1a_149.init_file_layout = "port_a",
		ram_block1a_149.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_149.mem_init0 = 2048'hE6ECF8D0C0C8D0D48CACB6B62E2B331B0B03575F4D657D7D6161F9D880828E9696AEAEB2B2EAEAD0594D45555D7D65613B33230B1B17868E8E96FCE8E0F0F8F8C0C4DCDC87072F33332B2B33331F0F45555D5D40E0F8F8F0E0EEFE96968E8E969A9AA3A323393D65656D5D5555494941537B7B2226AEBEB6B6868E8E9290988880C0F0FCFCF5E5EDED7D77534B4B4303131B1B1327272F2F3735343C2C282080D8D8D8D0C0C0C8CCCCD6D6F6FEFEEEE6E6E2EBFBBBB3B3B3938B8B8B030305151D1D1D1D151505050D2D2D2D21213131797979797971707070606A6A6A6A6A6A6666664646464E4E4E4E4E4E4E4E464656565656565656564E4E4E4E4E4E4E4E,
		ram_block1a_149.mem_init1 = 2048'h55555555555545454545454545050507070717171717171717373727A7A6A6A6AAAABABABABABABABAAAAAAAA2A2B2B292929282828A8ACADEDEDEDED4C4C4C4E4F4FCFCFCECEC6C60717171714909090911111303070F1F3F3F372727273F3F3BEBC3C3D2D0D8C8C8C0D4D4FCECECECB4B4B4A8888A9212020A0B1B1737676F7F7F7765615959514141D999BCA4A4BEBEBEA6A69A9A8AC2C2DADA6C64757D7D656551190901111B3F2FA7B7BFAEE6D2DACAC0D0D8FCECE4F43C2C24131B0B03131B2F67777F7F65C1D9D8C0C098BCA4A4BEBEA6829A1A42435B77656D7D7565491911018B9FB6A6AEB6B6EACAD2D0C8C854746D6535392B03131B0B073F7FF7,
		ram_block1a_149.operation_mode = "rom",
		ram_block1a_149.port_a_address_clear = "none",
		ram_block1a_149.port_a_address_width = 12,
		ram_block1a_149.port_a_data_out_clear = "none",
		ram_block1a_149.port_a_data_out_clock = "none",
		ram_block1a_149.port_a_data_width = 1,
		ram_block1a_149.port_a_first_address = 0,
		ram_block1a_149.port_a_first_bit_number = 149,
		ram_block1a_149.port_a_last_address = 4095,
		ram_block1a_149.port_a_logical_ram_depth = 4096,
		ram_block1a_149.port_a_logical_ram_width = 256,
		ram_block1a_149.ram_block_type = "M144K",
		ram_block1a_149.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_150
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_150portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_150.clk0_core_clock_enable = "none",
		ram_block1a_150.clk0_input_clock_enable = "none",
		ram_block1a_150.connectivity_checking = "OFF",
		ram_block1a_150.init_file = "fv_table0.mif",
		ram_block1a_150.init_file_layout = "port_a",
		ram_block1a_150.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_150.mem_init0 = 2048'hE6E4F0F8F8F8E0E0E0C0D8D8D8DCC4C4C4CC9C9C9EB6A6A6AAAA3A3B3333332B2B0B0B171757574D4D4D455555757D79696161617179F8F8F8E082868E9E9E9E969686868E8EAEB2B2B2B2AAAAAAAAE0F0F0F0FD5D4D4D454545555D5D5D5D4541416969697B7B333333232B2B2F2F273717171E1E9E8E86868686869A98989890D0E0E0E0E8E8E8E8F8F0F4F4F4FCFCECECECE4C4C4C4C4DCDEDFDFDFDBD3530303030B0B0B0B0B0B1313333333333B3B3F3F2F2F272727272727272F2F2D3D3D3D3D3D353535353515151519190909494949494941404040404040404040404848484848484848484848484848404050505050505050504040404040404040,
		ram_block1a_150.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F3F3F3FBFBEBEBEBABAAAAAAAAAAAAAAAAAAAAAA2A2B2B2B2B2B2B2B2B2B2F2E2E2E2E2E8E8E8E8C8D8D8D8D8D8D8D8D4C4C4C4C4C4C4C4C4DCDCDCDCDCDCCCECECE4E4E4E4F4F4F0303838292B2B2B2B233333131313130B0B0B0F0F0F1717171717070F2F6F6F7F7F7775716161696969F9F9D8D0D0C0C0C0C8C8DCDCDC94948484A6AEBEBEBEB6B6A2A2A2AABABA9A9A120202034B5F5F5F55454565656D7D7D7D7561616169797959110101010B8F9F9E969686A6AEAEBEBEB6B2A2A2EAEAFAD2D0D0C0C8C8CCDCD4D454446D6D6D75753131292B2B2B3313131B0B0F0F071717171F2F6FE7,
		ram_block1a_150.operation_mode = "rom",
		ram_block1a_150.port_a_address_clear = "none",
		ram_block1a_150.port_a_address_width = 12,
		ram_block1a_150.port_a_data_out_clear = "none",
		ram_block1a_150.port_a_data_out_clock = "none",
		ram_block1a_150.port_a_data_width = 1,
		ram_block1a_150.port_a_first_address = 0,
		ram_block1a_150.port_a_first_bit_number = 150,
		ram_block1a_150.port_a_last_address = 4095,
		ram_block1a_150.port_a_logical_ram_depth = 4096,
		ram_block1a_150.port_a_logical_ram_width = 256,
		ram_block1a_150.ram_block_type = "M144K",
		ram_block1a_150.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_151
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_151portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_151.clk0_core_clock_enable = "none",
		ram_block1a_151.clk0_input_clock_enable = "none",
		ram_block1a_151.connectivity_checking = "OFF",
		ram_block1a_151.init_file = "fv_table0.mif",
		ram_block1a_151.init_file_layout = "port_a",
		ram_block1a_151.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_151.mem_init0 = 2048'hFEFCE8E8E8E8E0E0E0E0F0F0F0F0F8F8F8F8E8E8E8C0C0C0C4C4D4D4DCDCDCDCDCDCDCC4C484848686868E9E9EBEBEBABAB2B2B2A2A22323232B2B2B2B3B3B3B333333333333130F0F0F0F0F0F0F0F45555555555555555D5D5D4D4D4D4D4D45414161616171717979797979797979716161616060E0E0E8E8E8E8E8FCFEFEFEF6B696969696969696868E8E8E8E8E8E8E8E8E86868686869696969696929A9A9A9A9A9A9A9A9A9A9A8282A2A2A2A2A2A2A2A2A2A2AAAAAAAAAAAAAAAAAAA8B8B8B8B8B8B0B0B0B0B0B0B0B0B4B4B4B4F4F4F4F4F4FCFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF5F5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F5,
		ram_block1a_151.mem_init1 = 2048'hB2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A2A2A2A2A2A2A2828282020303030707070707070707070707070F0F1F1F1F1F1F1F1F1F1F5F5F5F5F5F5D5D5D5D5D4D4D4D4D4D4D4D4545454545454545455555555555555575757D7D7D7D6D6D6969696969696969696171717171717171717171717169696969696969490909191911131717171717178787868E8E8E8E8E8E8E9E9E9E96969696B6B6A6A6A6AEAEAAAAAAAABABABABAB2B2B2B2F2E2E2E2E8E8E8C8C8C8D8D8D8D0D4D4D4D4C4C4C4CCCCCCCCCC4C5C5D55555575757565656D69696929293931333333333333232B2B2B2B0B0B0B13131717171717170F0F0F0F0F0F0F07171717173777FF,
		ram_block1a_151.operation_mode = "rom",
		ram_block1a_151.port_a_address_clear = "none",
		ram_block1a_151.port_a_address_width = 12,
		ram_block1a_151.port_a_data_out_clear = "none",
		ram_block1a_151.port_a_data_out_clock = "none",
		ram_block1a_151.port_a_data_width = 1,
		ram_block1a_151.port_a_first_address = 0,
		ram_block1a_151.port_a_first_bit_number = 151,
		ram_block1a_151.port_a_last_address = 4095,
		ram_block1a_151.port_a_logical_ram_depth = 4096,
		ram_block1a_151.port_a_logical_ram_width = 256,
		ram_block1a_151.ram_block_type = "M144K",
		ram_block1a_151.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_152
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_152portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_152.clk0_core_clock_enable = "none",
		ram_block1a_152.clk0_input_clock_enable = "none",
		ram_block1a_152.connectivity_checking = "OFF",
		ram_block1a_152.init_file = "fv_table0.mif",
		ram_block1a_152.init_file_layout = "port_a",
		ram_block1a_152.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_152.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0E0E0C0C0C4C4CCCCCCCCCCCCCCCCCCCCCCCCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D49E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E868282A2A2A2B2B2B2B2B2B2B2B2B2B2BABABABABBBB3B3B3B3B3B3B3B2B2B2B2B232323232323232323232323232323232323232B2B2B2B2B3B3B3B3B3B3F3F3F3F3F3F3F3F3F3F3F3F3737171717171717171717171717171717171717171505050505050D0D0D0D0D0D0D0D0D0D0D0D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D454545454545454545454545454545454545,
		ram_block1a_152.mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABABABABABABABABABAFAFAFAFAFAF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0C0C0C0C0C0C0C0C0C4C4C4C4C4C4C4C4C4CCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCC4C4C4C4C4C4C4C4444445454545454545455555555D5D5D5D7D7D7D7D7D7D7D797979796969696961616161212121212323232323233333333B3B3B3B3B3B3B3B3B3B3B3B3B3B2B2B2323230303030303030707070707171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0707070707070707070707070707070F1F1F1F1F3F7FFF,
		ram_block1a_152.operation_mode = "rom",
		ram_block1a_152.port_a_address_clear = "none",
		ram_block1a_152.port_a_address_width = 12,
		ram_block1a_152.port_a_data_out_clear = "none",
		ram_block1a_152.port_a_data_out_clock = "none",
		ram_block1a_152.port_a_data_width = 1,
		ram_block1a_152.port_a_first_address = 0,
		ram_block1a_152.port_a_first_bit_number = 152,
		ram_block1a_152.port_a_last_address = 4095,
		ram_block1a_152.port_a_logical_ram_depth = 4096,
		ram_block1a_152.port_a_logical_ram_width = 256,
		ram_block1a_152.ram_block_type = "M144K",
		ram_block1a_152.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_153
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_153portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_153.clk0_core_clock_enable = "none",
		ram_block1a_153.clk0_input_clock_enable = "none",
		ram_block1a_153.connectivity_checking = "OFF",
		ram_block1a_153.init_file = "fv_table0.mif",
		ram_block1a_153.init_file_layout = "port_a",
		ram_block1a_153.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_153.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8FCFCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDE9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E9E969696969696969696969696969696969696,
		ram_block1a_153.mem_init1 = 2048'h7171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717161616161616161616121212121212323232323232323232323232B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B333333333333333333333333333333333333232323232323230303030303030307070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_153.operation_mode = "rom",
		ram_block1a_153.port_a_address_clear = "none",
		ram_block1a_153.port_a_address_width = 12,
		ram_block1a_153.port_a_data_out_clear = "none",
		ram_block1a_153.port_a_data_out_clock = "none",
		ram_block1a_153.port_a_data_width = 1,
		ram_block1a_153.port_a_first_address = 0,
		ram_block1a_153.port_a_first_bit_number = 153,
		ram_block1a_153.port_a_last_address = 4095,
		ram_block1a_153.port_a_logical_ram_depth = 4096,
		ram_block1a_153.port_a_logical_ram_width = 256,
		ram_block1a_153.ram_block_type = "M144K",
		ram_block1a_153.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_154
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_154portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_154.clk0_core_clock_enable = "none",
		ram_block1a_154.clk0_input_clock_enable = "none",
		ram_block1a_154.connectivity_checking = "OFF",
		ram_block1a_154.init_file = "fv_table0.mif",
		ram_block1a_154.init_file_layout = "port_a",
		ram_block1a_154.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_154.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_154.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_154.operation_mode = "rom",
		ram_block1a_154.port_a_address_clear = "none",
		ram_block1a_154.port_a_address_width = 12,
		ram_block1a_154.port_a_data_out_clear = "none",
		ram_block1a_154.port_a_data_out_clock = "none",
		ram_block1a_154.port_a_data_width = 1,
		ram_block1a_154.port_a_first_address = 0,
		ram_block1a_154.port_a_first_bit_number = 154,
		ram_block1a_154.port_a_last_address = 4095,
		ram_block1a_154.port_a_logical_ram_depth = 4096,
		ram_block1a_154.port_a_logical_ram_width = 256,
		ram_block1a_154.ram_block_type = "M144K",
		ram_block1a_154.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_155
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_155portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_155.clk0_core_clock_enable = "none",
		ram_block1a_155.clk0_input_clock_enable = "none",
		ram_block1a_155.connectivity_checking = "OFF",
		ram_block1a_155.init_file = "fv_table0.mif",
		ram_block1a_155.init_file_layout = "port_a",
		ram_block1a_155.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_155.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8,
		ram_block1a_155.mem_init1 = 2048'h171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717170707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_155.operation_mode = "rom",
		ram_block1a_155.port_a_address_clear = "none",
		ram_block1a_155.port_a_address_width = 12,
		ram_block1a_155.port_a_data_out_clear = "none",
		ram_block1a_155.port_a_data_out_clock = "none",
		ram_block1a_155.port_a_data_width = 1,
		ram_block1a_155.port_a_first_address = 0,
		ram_block1a_155.port_a_first_bit_number = 155,
		ram_block1a_155.port_a_last_address = 4095,
		ram_block1a_155.port_a_logical_ram_depth = 4096,
		ram_block1a_155.port_a_logical_ram_width = 256,
		ram_block1a_155.ram_block_type = "M144K",
		ram_block1a_155.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_156
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_156portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_156.clk0_core_clock_enable = "none",
		ram_block1a_156.clk0_input_clock_enable = "none",
		ram_block1a_156.connectivity_checking = "OFF",
		ram_block1a_156.init_file = "fv_table0.mif",
		ram_block1a_156.init_file_layout = "port_a",
		ram_block1a_156.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_156.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_156.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_156.operation_mode = "rom",
		ram_block1a_156.port_a_address_clear = "none",
		ram_block1a_156.port_a_address_width = 12,
		ram_block1a_156.port_a_data_out_clear = "none",
		ram_block1a_156.port_a_data_out_clock = "none",
		ram_block1a_156.port_a_data_width = 1,
		ram_block1a_156.port_a_first_address = 0,
		ram_block1a_156.port_a_first_bit_number = 156,
		ram_block1a_156.port_a_last_address = 4095,
		ram_block1a_156.port_a_logical_ram_depth = 4096,
		ram_block1a_156.port_a_logical_ram_width = 256,
		ram_block1a_156.ram_block_type = "M144K",
		ram_block1a_156.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_157
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_157portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_157.clk0_core_clock_enable = "none",
		ram_block1a_157.clk0_input_clock_enable = "none",
		ram_block1a_157.connectivity_checking = "OFF",
		ram_block1a_157.init_file = "fv_table0.mif",
		ram_block1a_157.init_file_layout = "port_a",
		ram_block1a_157.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_157.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_157.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_157.operation_mode = "rom",
		ram_block1a_157.port_a_address_clear = "none",
		ram_block1a_157.port_a_address_width = 12,
		ram_block1a_157.port_a_data_out_clear = "none",
		ram_block1a_157.port_a_data_out_clock = "none",
		ram_block1a_157.port_a_data_width = 1,
		ram_block1a_157.port_a_first_address = 0,
		ram_block1a_157.port_a_first_bit_number = 157,
		ram_block1a_157.port_a_last_address = 4095,
		ram_block1a_157.port_a_logical_ram_depth = 4096,
		ram_block1a_157.port_a_logical_ram_width = 256,
		ram_block1a_157.ram_block_type = "M144K",
		ram_block1a_157.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_158
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_158portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_158.clk0_core_clock_enable = "none",
		ram_block1a_158.clk0_input_clock_enable = "none",
		ram_block1a_158.connectivity_checking = "OFF",
		ram_block1a_158.init_file = "fv_table0.mif",
		ram_block1a_158.init_file_layout = "port_a",
		ram_block1a_158.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_158.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_158.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_158.operation_mode = "rom",
		ram_block1a_158.port_a_address_clear = "none",
		ram_block1a_158.port_a_address_width = 12,
		ram_block1a_158.port_a_data_out_clear = "none",
		ram_block1a_158.port_a_data_out_clock = "none",
		ram_block1a_158.port_a_data_width = 1,
		ram_block1a_158.port_a_first_address = 0,
		ram_block1a_158.port_a_first_bit_number = 158,
		ram_block1a_158.port_a_last_address = 4095,
		ram_block1a_158.port_a_logical_ram_depth = 4096,
		ram_block1a_158.port_a_logical_ram_width = 256,
		ram_block1a_158.ram_block_type = "M144K",
		ram_block1a_158.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_159
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_159portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_159.clk0_core_clock_enable = "none",
		ram_block1a_159.clk0_input_clock_enable = "none",
		ram_block1a_159.connectivity_checking = "OFF",
		ram_block1a_159.init_file = "fv_table0.mif",
		ram_block1a_159.init_file_layout = "port_a",
		ram_block1a_159.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_159.mem_init0 = 2048'hFEFCF8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_159.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F3F7FFF,
		ram_block1a_159.operation_mode = "rom",
		ram_block1a_159.port_a_address_clear = "none",
		ram_block1a_159.port_a_address_width = 12,
		ram_block1a_159.port_a_data_out_clear = "none",
		ram_block1a_159.port_a_data_out_clock = "none",
		ram_block1a_159.port_a_data_width = 1,
		ram_block1a_159.port_a_first_address = 0,
		ram_block1a_159.port_a_first_bit_number = 159,
		ram_block1a_159.port_a_last_address = 4095,
		ram_block1a_159.port_a_logical_ram_depth = 4096,
		ram_block1a_159.port_a_logical_ram_width = 256,
		ram_block1a_159.ram_block_type = "M144K",
		ram_block1a_159.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_160
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_160portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_160.clk0_core_clock_enable = "none",
		ram_block1a_160.clk0_input_clock_enable = "none",
		ram_block1a_160.connectivity_checking = "OFF",
		ram_block1a_160.init_file = "fv_table0.mif",
		ram_block1a_160.init_file_layout = "port_a",
		ram_block1a_160.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_160.mem_init0 = 2048'h52B199D3325879B3DAB8115B32D0B993513C46AF8DC4BE57355DE6AECD375E2800FB93C0AA52250D7684EC9FE3186A12619FEFD4A6DA097B0764166889DBBDCEEA98D225450B690E5C385A5533510F6D2286DCBAF4CE89F7A9275D031D633D23740A10461A9CEEE0B6B0E4E224327075B3B5FFFB45070B11DCE2E03C1E02D9E1F74F5CA0B2930125B796666DCDED565EEE476DC4AC11B1882217A71EEADB6EFE8333964F6BD61FA12CC1CD2CA346DB1FB86DE83FCE528548D716C954874A91545F8869AA6D2CC601DABB608B512AE11269BBCA7D9FCE2D1BF0836D46A8816F08A2D7F12606F1E793AC30475BA5B89E86E06D797B5F1712101C8488909A86979F,
		ram_block1a_160.mem_init1 = 2048'hC1F1E9A9B199818921614F4E26A692F0E44D3B2356EC902E57698DB2563509EE820463935C7385C8326D8B5027FD080BDD4EA9FB30F72CE5AF44CF34FF3EA46734F5469504DB28B14ECF3029CE47B938DF72F39431955EEBC6229D200DB14C7BC37E4BFF6A4AFFCA4AFFD75A6AC7CF6068C1CD7C36B293830978E0E3F70F1D00C2DAD309316B7AB4AC8EDA500307555113FDFDB3B0DE96907E743846443A74100E6C3A4C4A3C6A1D7B6D1147394F31605E20EE90EE95F3ADD3B1CE3A502645337595E280F696711B6D0C6280FFF7957A127817FF95FAD21877177C96B2F91972107CFF9FE406626181E282017312F4B497F7144C6F8FE4A6466D1DDAB291793A,
		ram_block1a_160.operation_mode = "rom",
		ram_block1a_160.port_a_address_clear = "none",
		ram_block1a_160.port_a_address_width = 12,
		ram_block1a_160.port_a_data_out_clear = "none",
		ram_block1a_160.port_a_data_out_clock = "none",
		ram_block1a_160.port_a_data_width = 1,
		ram_block1a_160.port_a_first_address = 0,
		ram_block1a_160.port_a_first_bit_number = 160,
		ram_block1a_160.port_a_last_address = 4095,
		ram_block1a_160.port_a_logical_ram_depth = 4096,
		ram_block1a_160.port_a_logical_ram_width = 256,
		ram_block1a_160.ram_block_type = "M144K",
		ram_block1a_160.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_161
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_161portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_161.clk0_core_clock_enable = "none",
		ram_block1a_161.clk0_input_clock_enable = "none",
		ram_block1a_161.connectivity_checking = "OFF",
		ram_block1a_161.init_file = "fv_table0.mif",
		ram_block1a_161.init_file_layout = "port_a",
		ram_block1a_161.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_161.mem_init0 = 2048'h50C67B8E9B64F045B82F1BE6738418ADDA47B22E996CE19502FF6AD72124D94AFF338671EC891FA267D00DA978578227F15C892EBB52448134F3568D29EC6B9E5FF83D2BCE4F882DEA6B8E40C126A364ED08DF5E9174F62BA865921BCC05925B8425FA37A4FB32E974AF60B926FF24FBE23DE43FE871AA6937C61D924390DB28ED36F4C706C516F1B072814201E22AE98A41A2E80BD4BF7D944F24F6D902E89354AFF55EA1F3086D97807B89FE6C03F0843741A2B45B2A9CF71124CEB1177AD0B7CB442A83EDCB261857F39C286643B5B8CEE87D0B2FFAC8D4B327194974E29A84A9B16F535A442C30B08F87D3DBFDEDED606062460E0E0E0A02021A18140D0D,
		ram_block1a_161.mem_init1 = 2048'h7C74643C34041C0C9484B2A2FAEADACACE772525111969E7D6DEB2A00C456D630BA7ACC0646F1333FDC8AA06517585B296603117E3D4281F61D5AA5E619FFB443807C9B45A6D81FE7C13EF080AE59076759BFC3CDB98364183642DDB1077ED0251BB640FD10A61BF640FD402F9A2718F5C07D426BFE83BF82BD99A4B9813C00253884BC033FA2027EC05DE1D945B804BC2854EC70DE863A86DA625D81B9A55F623E0619657D001A766B112C74CB93AEF02914CEF32944DD233AC5158AF32CC459A27FE418C316BDE01BC65DA1EA31C4DF0279B4EF1209DAA76C314A938CEFB269144F0458ABF6ED86DB80D3BEE5B8C398D586F8216A374C1B42A9F6EFB4D10A5,
		ram_block1a_161.operation_mode = "rom",
		ram_block1a_161.port_a_address_clear = "none",
		ram_block1a_161.port_a_address_width = 12,
		ram_block1a_161.port_a_data_out_clear = "none",
		ram_block1a_161.port_a_data_out_clock = "none",
		ram_block1a_161.port_a_data_width = 1,
		ram_block1a_161.port_a_first_address = 0,
		ram_block1a_161.port_a_first_bit_number = 161,
		ram_block1a_161.port_a_last_address = 4095,
		ram_block1a_161.port_a_logical_ram_depth = 4096,
		ram_block1a_161.port_a_logical_ram_width = 256,
		ram_block1a_161.ram_block_type = "M144K",
		ram_block1a_161.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_162
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_162portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_162.clk0_core_clock_enable = "none",
		ram_block1a_162.clk0_input_clock_enable = "none",
		ram_block1a_162.connectivity_checking = "OFF",
		ram_block1a_162.init_file = "fv_table0.mif",
		ram_block1a_162.init_file_layout = "port_a",
		ram_block1a_162.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_162.mem_init0 = 2048'hC0AB5C16E9413EF58368B79D622ADDB628C3BD5E03A9D60DE3D03E658872658BF00F45F89A45BED06B37D4AB15CEA05B66B4DB215EC02956AC93492CD3E9164CF38F749B817E02F9C73862D7A8522D95EA341FE1942E51AED2612FD0E81F71CEBE416F9CE0CF3904E6992D42B09F6B4432DBED0236D1AF0A685EB3D5620629FDDE381C6B8DA84E4B2D8BFE583D3BDDF89E337551B68ACD6907A0ECDAFB15116EC285B91F56688C81FFD7402C329EE5F9950A227C40FBB78B9C64685607B9A195CAE2762C190537E3CBDCCCB0203607435B6D7DF88A9E9EAEA2F1654555594B2B37363EA880809CDCD4DCEBE3EBEBE7FFF77F777D5119111911111901090D040C,
		ram_block1a_162.mem_init1 = 2048'h353D2D6D655555454D5D5F4F4F5F7F6F7BFAAABA9A829284A4BCECFC4051495B23372F1F8398E8F0ECC49E2A332F475D61E9B08E86BA7A454D71338F86F0F854042B0B57F5F0988E2A4145A5838EFE785D3F3BDFFC981E2F49CDA08266615DBF9AD4600F2FD1D4BA0E6145BFB2C46917BBCCE03E516986BA456917A8C43B07F9D6A21D61AE98641F2BF4D22F51E69A2D532294EB1F29D6A2116F9A8C7B0DB4C22511E6B4037790E35520F6D5295EA88B5D2882F50352FD8B7C14837D1EE8E116688BB5700AFD5208ED97306E95F22A85F31847ED98762DC3703FC7A8565DA2401DB7C8036D9638658EF03BC4EE3159A6ED53B8F60D62DA956F88D37D02CB355E,
		ram_block1a_162.operation_mode = "rom",
		ram_block1a_162.port_a_address_clear = "none",
		ram_block1a_162.port_a_address_width = 12,
		ram_block1a_162.port_a_data_out_clear = "none",
		ram_block1a_162.port_a_data_out_clock = "none",
		ram_block1a_162.port_a_data_width = 1,
		ram_block1a_162.port_a_first_address = 0,
		ram_block1a_162.port_a_first_bit_number = 162,
		ram_block1a_162.port_a_last_address = 4095,
		ram_block1a_162.port_a_logical_ram_depth = 4096,
		ram_block1a_162.port_a_logical_ram_width = 256,
		ram_block1a_162.ram_block_type = "M144K",
		ram_block1a_162.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_163
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_163portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_163.clk0_core_clock_enable = "none",
		ram_block1a_163.clk0_input_clock_enable = "none",
		ram_block1a_163.connectivity_checking = "OFF",
		ram_block1a_163.init_file = "fv_table0.mif",
		ram_block1a_163.init_file_layout = "port_a",
		ram_block1a_163.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_163.mem_init0 = 2048'h145BE781882C72573DB1C6EA6804397FD7F0AC02636F59B4B68A4461099FB2D8CC23071F71D48AAA25517D3682ACEC53572B00C4FADA17216D5EF2BE8D81775B4824B0DBFF61011C3AE2C4F1B90F42767C88B7B7C34D7C320287F9C9C532220C58F9E79393AC7C584E37B381D5EA6A5E0C3135C7D3E2AC1C083E6F5BD9ADB4A0964672710515A3B2E6D4C0702537031365FCE8D88EBEAB3B45554163728E9E88B0E5E5534B5B2F36300898CCC6F2EBEB97051D1921227E4E42DACAE4BDBDA5899B830F5F766A607858544C049C92ABA3A3BFB7BFC5C9C1D9D9D04C646C647E36323A322A0A020E06060E15151D15111919919199B9F1F1F9F9F9F1F1F9FDFDF5,
		ram_block1a_163.mem_init1 = 2048'h414151515979796969696B7B7B7B7B6B6B6B3B3B1B0B0B1F1F170707B7B6AEACFCF8E0C0D0D8C8C8D4E4AE3E3F23131B0B13536D7D75EDD8C0C09AA6B6BEA6124A51696D756D150B93A2BEE6DCC0C8506D372F130B73EDE4DCC098A23E271349716DE5928AB2AEFC504975273F1382FCECC0D80E37374959F4E49A9AA67559497737828ADCEC6017172B19DCE4E292172D695D5EAAAA94D461671733A0C4D8FA3F0F097DDECAAAAD19596F4A82B4F4D367270114F6C2CFAD395D7EE28484A1575F382C8CE2F755393C4ACAE491937F5A48A4838FFF791436A2CDE9A1173A78DCA1A78F6864129ABFD1C12E0A04F5D99FB2004C6A8785B9DC523A0D81E3CE1A34,
		ram_block1a_163.operation_mode = "rom",
		ram_block1a_163.port_a_address_clear = "none",
		ram_block1a_163.port_a_address_width = 12,
		ram_block1a_163.port_a_data_out_clear = "none",
		ram_block1a_163.port_a_data_out_clock = "none",
		ram_block1a_163.port_a_data_width = 1,
		ram_block1a_163.port_a_first_address = 0,
		ram_block1a_163.port_a_first_bit_number = 163,
		ram_block1a_163.port_a_last_address = 4095,
		ram_block1a_163.port_a_logical_ram_depth = 4096,
		ram_block1a_163.port_a_logical_ram_width = 256,
		ram_block1a_163.ram_block_type = "M144K",
		ram_block1a_163.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_164
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_164portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_164.clk0_core_clock_enable = "none",
		ram_block1a_164.clk0_input_clock_enable = "none",
		ram_block1a_164.connectivity_checking = "OFF",
		ram_block1a_164.init_file = "fv_table0.mif",
		ram_block1a_164.init_file_layout = "port_a",
		ram_block1a_164.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_164.mem_init0 = 2048'h382B374F5FC3C9F4A4BC82920A76776951491DA7BEAA82DEC4F46871010F17273BE0DCDCC4F8AAB22F07134971657DD6CA9AA2BEBC845941557F67330A129CACB4E8E0D3CF572F2B3129151C4CF2EAE6F68E8199A1353D675F42427A66ACB48088918FE7FFEB635B450C142C2032AA86DED7CBF1F9E1B51D050B123A227E766E40D8D0C9B5BDA7AFB39B830B565C646C70786048161E078FBBB3ABA1A9D5DDC5C5D8D07A626A36363E060E12101801096DF5FDF5E5EFE3DBDBD3CBCF868E9EB6BCAC20282830303810140C4C44465F5F575B5B53636B6B636363FFFFF7F7FDBDBDB5B5AD8D8D8181818988888080808888888880808080888888888880848484,
		ram_block1a_164.mem_init1 = 2048'h2E2E2E2E2E2E2E3E3E3E3C3C3C3C3C2C2C2C6C6C4C5C5C58585848484848505050504060606878787C6C26A6A7B7979F8F8F8F9393938BABBBBBF1E5E5EDFD5D45445C585840203A3A2A26361E0E06869BD9C1E1F9F9E5F5DDCD85971B0A223A3A26365C44445850E0F9FDA7AF9F878B93A3AB75746C545C48503A2236BF879F99C1F9E1EDF5650A120A223E2E345CC1D9C1EDF7AFB7938B120C647C6458504A97AFB7BB8199C1DC746C724A121E063DA1F9C1CDD7EFFAA22A160C14687069C7D78F93ABB1BC045448726A761F0591A9B1EDD6C2CA522E342C190159F7E7FFC39A84B42C305A4A576F77A199858CBCE2FA42564C312929158FDFE2FAE0D41C00,
		ram_block1a_164.operation_mode = "rom",
		ram_block1a_164.port_a_address_clear = "none",
		ram_block1a_164.port_a_address_width = 12,
		ram_block1a_164.port_a_data_out_clear = "none",
		ram_block1a_164.port_a_data_out_clock = "none",
		ram_block1a_164.port_a_data_width = 1,
		ram_block1a_164.port_a_first_address = 0,
		ram_block1a_164.port_a_first_bit_number = 164,
		ram_block1a_164.port_a_last_address = 4095,
		ram_block1a_164.port_a_logical_ram_depth = 4096,
		ram_block1a_164.port_a_logical_ram_width = 256,
		ram_block1a_164.ram_block_type = "M144K",
		ram_block1a_164.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_165
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_165portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_165.clk0_core_clock_enable = "none",
		ram_block1a_165.clk0_input_clock_enable = "none",
		ram_block1a_165.connectivity_checking = "OFF",
		ram_block1a_165.init_file = "fv_table0.mif",
		ram_block1a_165.init_file_layout = "port_a",
		ram_block1a_165.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_165.mem_init0 = 2048'h001B1F272F3F37336B635159C1C5CCD4F4ECA0B2BAA2828E9E960E0F777979616979555D4D451F1F82A2AAB2B2AEA6849CD4C4C8C0F07969656F7F370F0F031B1B03032834B4ECE4E4FCD8D0C8CAD2D6DEA6A7AFBF333B2901111911054D4D757D7C62626A72F2DACE86869E9E948CA8A0A1B9B9B1A1ED45555F5F57474B4B53737B7B62262E3C34341C0C8480889890909888A0E6EEFFF7F7F7EFEFE7C3CBDBDBD3D359494105050D3D3535353D2C24202028283832321A1A1A0206464E4E4E4656D6DEDEDEDED6F6F2EAEAEAE8E1E1E1E9E9E9F9F1F1F1F1F1FDFDFDFDF5B5B5B5B5AD8D8D8D8D8D8585858585858D8D8D8D8D8D8D8D858585858585818181,
		ram_block1a_165.mem_init1 = 2048'h4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E5E5E5E5E5E7E7E7E7E7E7E6E6E6E6E6E6E6E6E7E7E7E7676767262202021210109191919191919010101010115151D1DBDADADA5A5A5B5F5FFFFEFEBEBC3D3D3D3DADACACAC2C2D6D6FEEEAEAC2434343C3C28280010101818080105575F7F6F6767777FFBFBE3C3CBDBDB9181858CBCB4B4A4ACBCB0B0204A4A52525E4E4E66777F6F636139391901819D9D9585ADADB7F2EAEAE2D2DACAC6465E5C642428383121291915170F0757DFFBE3E3FBFBE2C4CC94948C8C80303820223A3E57474F57574B697179F9A5A5BD94848C8A929AAAE2F6FE66664C5451494911392D252D3F37878B93D2CAC2E6FCF4E4ECFCD01808,
		ram_block1a_165.operation_mode = "rom",
		ram_block1a_165.port_a_address_clear = "none",
		ram_block1a_165.port_a_address_width = 12,
		ram_block1a_165.port_a_data_out_clear = "none",
		ram_block1a_165.port_a_data_out_clock = "none",
		ram_block1a_165.port_a_data_width = 1,
		ram_block1a_165.port_a_first_address = 0,
		ram_block1a_165.port_a_first_bit_number = 165,
		ram_block1a_165.port_a_last_address = 4095,
		ram_block1a_165.port_a_logical_ram_depth = 4096,
		ram_block1a_165.port_a_logical_ram_width = 256,
		ram_block1a_165.ram_block_type = "M144K",
		ram_block1a_165.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_166
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_166portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_166.clk0_core_clock_enable = "none",
		ram_block1a_166.clk0_input_clock_enable = "none",
		ram_block1a_166.connectivity_checking = "OFF",
		ram_block1a_166.init_file = "fv_table0.mif",
		ram_block1a_166.init_file_layout = "port_a",
		ram_block1a_166.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_166.mem_init0 = 2048'h101B1F0F070707071F1F3F3727232B2B2B337371796949454545DDDCDCD4D4C4CCCCE8E0F0F0BABAAAAAA2A2A2BEBE9E9696868E8E8E071713191959616161696979797175756D6D6D6545455D5F5F5B5303020A0A8A8292B2B2BABAAEA6A6A6AEAEBCBCB4B4B49C88C8C8C0C0C0D8D8D8D9D1D1D1C1CD6D6D676767777F7F7F7F777767232B2B2B2B031313131B1B1B1B130303050D0C0C0C0C141414343C3C3C3C3CB4A4A4E0E0E8E8E8E8E8E0F0F0F0F0F8F8F8FAFAD2D2D2C2C6C6CECECECECECEC6C6C6C6C6C6C6DEDEDEDEDFDFDFD7D7D7D7D7D7D7D7D7DBDBDBDBDB9B9B9B9B83A3A3A3A3A3A3A3A3A3A3A3ABABABABABABABABABABABABABABABABAB,
		ram_block1a_166.mem_init1 = 2048'h40404040404040404040404040404040404040404040404040405050505050505050505050505050504000000101212929292929292939393939393D3D353535252525252525252F2F3F3F3F1F1F1F1F17170707070703030B1B5B5BDBDBDBD3D3C3C3E3E3E3EBEBFBFAFEFCF4F4E4E4E4E4ECECECFCDCD4D4D4948480888888889890909090002A2A2A2A26363636373F2F2F2F67674757575B5B5B4B4343414159595979716165E5EDEDFDBDB5B5B4A4AC8C888A9292929A9A8A8A828292B6BEFEFEE6E6E6666E7E7C7470514149494951515159590D0D0525353D3F3F372727232BBBBB9393928A8ACAC2D6D6DEDCDCECE4E4E4FCFCF8F0F0E0E8E8C80010,
		ram_block1a_166.operation_mode = "rom",
		ram_block1a_166.port_a_address_clear = "none",
		ram_block1a_166.port_a_address_width = 12,
		ram_block1a_166.port_a_data_out_clear = "none",
		ram_block1a_166.port_a_data_out_clock = "none",
		ram_block1a_166.port_a_data_width = 1,
		ram_block1a_166.port_a_first_address = 0,
		ram_block1a_166.port_a_first_bit_number = 166,
		ram_block1a_166.port_a_last_address = 4095,
		ram_block1a_166.port_a_logical_ram_depth = 4096,
		ram_block1a_166.port_a_logical_ram_width = 256,
		ram_block1a_166.ram_block_type = "M144K",
		ram_block1a_166.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_167
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_167portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_167.clk0_core_clock_enable = "none",
		ram_block1a_167.clk0_input_clock_enable = "none",
		ram_block1a_167.connectivity_checking = "OFF",
		ram_block1a_167.init_file = "fv_table0.mif",
		ram_block1a_167.init_file_layout = "port_a",
		ram_block1a_167.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_167.mem_init0 = 2048'h08030717171717171F1F1F1F0F0F0707070707070F1F3F3B3B3B3333333333232B2B2B2B2B2B616171717171717D7D5D5D5D4D454545C4C4C4CCCCCCDCDCDCD4D4D4D4D4D0D0C8C8C8C8E8E8E0E2E2E2E2B2B2BABABABABABABAB2B2A6A6A6A6AEAEAEAEAEAEAE869696969696969E9E9E9F9F9F9F8F8303030101010109090909090919595151515171717171797979797969696D6565656565656565656D6D6D6D6D6D7D7D7D7D757575757575757575757D7D7D7F7F5F5F5F4F4B4B434343434343434343434343434B4B4B4B4A4A4A4A4A4A4A4A4A4A4A4A4242424242020202021212121212121212121212121A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A,
		ram_block1a_167.mem_init1 = 2048'hF5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5E5A5A5A4A4A4ACACACACACACACACACACACACA8A8A8A8A8B8B8B8B8B8B8B8B2B2B2B2B29292929292928282828282828A8A8A8A8A8A8A8A8A9A9A9A9A9A9292929296969696868686868E8E8E8EAEAEAEAEEEFEFEF6F6F6F6F6F6F6F6F6666C6C6C6C6868686869617171717171515151595959494949494941414141415155555D5D5D1D1D1D1D0D052525272727272F2F3F3F3F3F3F3B333333232323A3ABABABABAB8A9A9292929292929A9ACECECECECEC6C4C4C4D4D4D4DCDCDCFCFCFCE4E4E4E4E0E0E8E8E8F8F8F8F8F0F0F0F0F0E0E8E8C80808,
		ram_block1a_167.operation_mode = "rom",
		ram_block1a_167.port_a_address_clear = "none",
		ram_block1a_167.port_a_address_width = 12,
		ram_block1a_167.port_a_data_out_clear = "none",
		ram_block1a_167.port_a_data_out_clock = "none",
		ram_block1a_167.port_a_data_width = 1,
		ram_block1a_167.port_a_first_address = 0,
		ram_block1a_167.port_a_first_bit_number = 167,
		ram_block1a_167.port_a_last_address = 4095,
		ram_block1a_167.port_a_logical_ram_depth = 4096,
		ram_block1a_167.port_a_logical_ram_width = 256,
		ram_block1a_167.ram_block_type = "M144K",
		ram_block1a_167.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_168
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_168portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_168.clk0_core_clock_enable = "none",
		ram_block1a_168.clk0_input_clock_enable = "none",
		ram_block1a_168.connectivity_checking = "OFF",
		ram_block1a_168.init_file = "fv_table0.mif",
		ram_block1a_168.init_file_layout = "port_a",
		ram_block1a_168.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_168.mem_init0 = 2048'h00030707070707070F0F0F0F1F1F1F1F1F1F1F1F1717171717171717171717070F0F0F0F0F0F0F0F0F0F0F0F0F0303232323333333333333333B3B3B3B3B3B3B3B3B3B3B3B3B232323232323232121212161616969696969696969697D7D7D7D75757575757575555555555555555D5D5D5C5C5C5C4C4CCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4CCCCCCCCCCDCDCD8D8D8D8D8D8D8D8D8D8D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D8D8D8DADAFAFAFAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAE2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA,
		ram_block1a_168.mem_init1 = 2048'h45454545454545454545454545454545454545454545454545454545454545454545454545454545455515151515151D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1F1F1F1F1F3F3F3F3F3F3F2F2F2F2F2F2F27272727272727272727272727272727272723232323333333333B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3BABA3A3A3A3A3A3A3A3A2A2A2A2A2A2A28282828A8A8A9A9A9A9A9A9A9A9A9A9A9A9E9E969696D6D6D6D6C6C6C6C6C4C4C4C4CCCCCCCCCCCCCCCCCCCCCCDCDCDCDCD4D4D4D4D4F4F4F4F4F4F4F4F4FCFCE8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8E8E0E0C00000,
		ram_block1a_168.operation_mode = "rom",
		ram_block1a_168.port_a_address_clear = "none",
		ram_block1a_168.port_a_address_width = 12,
		ram_block1a_168.port_a_data_out_clear = "none",
		ram_block1a_168.port_a_data_out_clock = "none",
		ram_block1a_168.port_a_data_width = 1,
		ram_block1a_168.port_a_first_address = 0,
		ram_block1a_168.port_a_first_bit_number = 168,
		ram_block1a_168.port_a_last_address = 4095,
		ram_block1a_168.port_a_logical_ram_depth = 4096,
		ram_block1a_168.port_a_logical_ram_width = 256,
		ram_block1a_168.ram_block_type = "M144K",
		ram_block1a_168.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_169
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_169portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_169.clk0_core_clock_enable = "none",
		ram_block1a_169.clk0_input_clock_enable = "none",
		ram_block1a_169.connectivity_checking = "OFF",
		ram_block1a_169.init_file = "fv_table0.mif",
		ram_block1a_169.init_file_layout = "port_a",
		ram_block1a_169.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_169.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070303030303030303030303232323232323232B2B2B2B2B2B2B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B333333333333333333333333333333333333333333333333333333333333333333333333333B3B3B393939393929292929292929292929292929292929292929292929292929292929292929292929292929696969696969696969696969696969696161616161616161616161616161616161,
		ram_block1a_169.mem_init1 = 2048'h969696969696969696969696969696969696969696969696969696969696969696969696969696969696D6D6D6D6D6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4F4F4F4FCFCFCFCFCFCFCFCFCFCFCFCFCFCF8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_169.operation_mode = "rom",
		ram_block1a_169.port_a_address_clear = "none",
		ram_block1a_169.port_a_address_width = 12,
		ram_block1a_169.port_a_data_out_clear = "none",
		ram_block1a_169.port_a_data_out_clock = "none",
		ram_block1a_169.port_a_data_width = 1,
		ram_block1a_169.port_a_first_address = 0,
		ram_block1a_169.port_a_first_bit_number = 169,
		ram_block1a_169.port_a_last_address = 4095,
		ram_block1a_169.port_a_logical_ram_depth = 4096,
		ram_block1a_169.port_a_logical_ram_width = 256,
		ram_block1a_169.ram_block_type = "M144K",
		ram_block1a_169.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_170
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_170portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_170.clk0_core_clock_enable = "none",
		ram_block1a_170.clk0_input_clock_enable = "none",
		ram_block1a_170.connectivity_checking = "OFF",
		ram_block1a_170.init_file = "fv_table0.mif",
		ram_block1a_170.init_file_layout = "port_a",
		ram_block1a_170.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_170.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F171717171717171707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_170.mem_init1 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_170.operation_mode = "rom",
		ram_block1a_170.port_a_address_clear = "none",
		ram_block1a_170.port_a_address_width = 12,
		ram_block1a_170.port_a_data_out_clear = "none",
		ram_block1a_170.port_a_data_out_clock = "none",
		ram_block1a_170.port_a_data_width = 1,
		ram_block1a_170.port_a_first_address = 0,
		ram_block1a_170.port_a_first_bit_number = 170,
		ram_block1a_170.port_a_last_address = 4095,
		ram_block1a_170.port_a_logical_ram_depth = 4096,
		ram_block1a_170.port_a_logical_ram_width = 256,
		ram_block1a_170.ram_block_type = "M144K",
		ram_block1a_170.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_171
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_171portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_171.clk0_core_clock_enable = "none",
		ram_block1a_171.clk0_input_clock_enable = "none",
		ram_block1a_171.connectivity_checking = "OFF",
		ram_block1a_171.init_file = "fv_table0.mif",
		ram_block1a_171.init_file_layout = "port_a",
		ram_block1a_171.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_171.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717,
		ram_block1a_171.mem_init1 = 2048'hE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_171.operation_mode = "rom",
		ram_block1a_171.port_a_address_clear = "none",
		ram_block1a_171.port_a_address_width = 12,
		ram_block1a_171.port_a_data_out_clear = "none",
		ram_block1a_171.port_a_data_out_clock = "none",
		ram_block1a_171.port_a_data_width = 1,
		ram_block1a_171.port_a_first_address = 0,
		ram_block1a_171.port_a_first_bit_number = 171,
		ram_block1a_171.port_a_last_address = 4095,
		ram_block1a_171.port_a_logical_ram_depth = 4096,
		ram_block1a_171.port_a_logical_ram_width = 256,
		ram_block1a_171.ram_block_type = "M144K",
		ram_block1a_171.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_172
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_172portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_172.clk0_core_clock_enable = "none",
		ram_block1a_172.clk0_input_clock_enable = "none",
		ram_block1a_172.connectivity_checking = "OFF",
		ram_block1a_172.init_file = "fv_table0.mif",
		ram_block1a_172.init_file_layout = "port_a",
		ram_block1a_172.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_172.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_172.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_172.operation_mode = "rom",
		ram_block1a_172.port_a_address_clear = "none",
		ram_block1a_172.port_a_address_width = 12,
		ram_block1a_172.port_a_data_out_clear = "none",
		ram_block1a_172.port_a_data_out_clock = "none",
		ram_block1a_172.port_a_data_width = 1,
		ram_block1a_172.port_a_first_address = 0,
		ram_block1a_172.port_a_first_bit_number = 172,
		ram_block1a_172.port_a_last_address = 4095,
		ram_block1a_172.port_a_logical_ram_depth = 4096,
		ram_block1a_172.port_a_logical_ram_width = 256,
		ram_block1a_172.ram_block_type = "M144K",
		ram_block1a_172.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_173
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_173portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_173.clk0_core_clock_enable = "none",
		ram_block1a_173.clk0_input_clock_enable = "none",
		ram_block1a_173.connectivity_checking = "OFF",
		ram_block1a_173.init_file = "fv_table0.mif",
		ram_block1a_173.init_file_layout = "port_a",
		ram_block1a_173.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_173.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_173.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_173.operation_mode = "rom",
		ram_block1a_173.port_a_address_clear = "none",
		ram_block1a_173.port_a_address_width = 12,
		ram_block1a_173.port_a_data_out_clear = "none",
		ram_block1a_173.port_a_data_out_clock = "none",
		ram_block1a_173.port_a_data_width = 1,
		ram_block1a_173.port_a_first_address = 0,
		ram_block1a_173.port_a_first_bit_number = 173,
		ram_block1a_173.port_a_last_address = 4095,
		ram_block1a_173.port_a_logical_ram_depth = 4096,
		ram_block1a_173.port_a_logical_ram_width = 256,
		ram_block1a_173.ram_block_type = "M144K",
		ram_block1a_173.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_174
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_174portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_174.clk0_core_clock_enable = "none",
		ram_block1a_174.clk0_input_clock_enable = "none",
		ram_block1a_174.connectivity_checking = "OFF",
		ram_block1a_174.init_file = "fv_table0.mif",
		ram_block1a_174.init_file_layout = "port_a",
		ram_block1a_174.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_174.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_174.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_174.operation_mode = "rom",
		ram_block1a_174.port_a_address_clear = "none",
		ram_block1a_174.port_a_address_width = 12,
		ram_block1a_174.port_a_data_out_clear = "none",
		ram_block1a_174.port_a_data_out_clock = "none",
		ram_block1a_174.port_a_data_width = 1,
		ram_block1a_174.port_a_first_address = 0,
		ram_block1a_174.port_a_first_bit_number = 174,
		ram_block1a_174.port_a_last_address = 4095,
		ram_block1a_174.port_a_logical_ram_depth = 4096,
		ram_block1a_174.port_a_logical_ram_width = 256,
		ram_block1a_174.ram_block_type = "M144K",
		ram_block1a_174.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_175
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_175portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_175.clk0_core_clock_enable = "none",
		ram_block1a_175.clk0_input_clock_enable = "none",
		ram_block1a_175.connectivity_checking = "OFF",
		ram_block1a_175.init_file = "fv_table0.mif",
		ram_block1a_175.init_file_layout = "port_a",
		ram_block1a_175.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_175.mem_init0 = 2048'h00030707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_175.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0C00000,
		ram_block1a_175.operation_mode = "rom",
		ram_block1a_175.port_a_address_clear = "none",
		ram_block1a_175.port_a_address_width = 12,
		ram_block1a_175.port_a_data_out_clear = "none",
		ram_block1a_175.port_a_data_out_clock = "none",
		ram_block1a_175.port_a_data_width = 1,
		ram_block1a_175.port_a_first_address = 0,
		ram_block1a_175.port_a_first_bit_number = 175,
		ram_block1a_175.port_a_last_address = 4095,
		ram_block1a_175.port_a_logical_ram_depth = 4096,
		ram_block1a_175.port_a_logical_ram_width = 256,
		ram_block1a_175.ram_block_type = "M144K",
		ram_block1a_175.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_176
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_176portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_176.clk0_core_clock_enable = "none",
		ram_block1a_176.clk0_input_clock_enable = "none",
		ram_block1a_176.connectivity_checking = "OFF",
		ram_block1a_176.init_file = "fv_table0.mif",
		ram_block1a_176.init_file_layout = "port_a",
		ram_block1a_176.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_176.mem_init0 = 2048'h669DF98ABA53255CBECFB190681B53A4CCBF9760087913E2ACD5371F6C00EB9BF090F90F66044DA7C7ACCEE721402A4A21E192BAD89BE3807032592D6F1C4C2EDDCDAFF888D2A1B1C79DEEB280DAADE7B789C29CBEE0AAB6DD9381CF85ABEC66206E6C2A2C72F0B6A0E6F8BC2A74524C9A869866702E1A908FF3754F4BBDB7120424E2C36D6DC3E26854F7DF6740D8E243FBCB7848F1093ABA0B33DA6AE7DD34B81970FC5D98387FDA4AAF32F24F905DC038A772AF28FD2DAA7FB065EE2BE42D42870CCB2271B64685FA29C29B61DA857E99C33013E10269FF947E59BAF4DD2B00F6D3812E5AC5B38B94607E4311B5A2E6D2D85D713B373F3A30342424303028,
		ram_block1a_176.mem_init1 = 2048'h8F9F8F2F3E6E76564E642C8090B9FF4F072108FCFA823F59619EAA55631FF8CC2B5DF0A64925E6482FE48A5FBDEA09DAFC2FB06A19C211C80675AE6DFE3BF83223C80F865D9233E82D8653C124B3CA5FA03D8D72E78A35A14CE9DC5ABB06228F6A42EF537ADE6742D2BF0FAE9201318CD46C57CFF66E48D1A1A7161494E5E76F49109A96FC646329ADE7F3F1160640560CA8F6ECAAB6E87E245A4E1006702E38FE8096D0AAECD39DCBA1BFD197ECE284CEB8D9173573157E3E5832751D2BC08AE68CF7B9D12A48247F1D6D86F091E3A35032432151AA8AF1936B18700BF388E8932B41304AB3C9A8D66F1D7486FF8DF8502353A0D4BFCF7C0C59BBC2B0816716,
		ram_block1a_176.operation_mode = "rom",
		ram_block1a_176.port_a_address_clear = "none",
		ram_block1a_176.port_a_address_width = 12,
		ram_block1a_176.port_a_data_out_clear = "none",
		ram_block1a_176.port_a_data_out_clock = "none",
		ram_block1a_176.port_a_data_width = 1,
		ram_block1a_176.port_a_first_address = 0,
		ram_block1a_176.port_a_first_bit_number = 176,
		ram_block1a_176.port_a_last_address = 4095,
		ram_block1a_176.port_a_logical_ram_depth = 4096,
		ram_block1a_176.port_a_logical_ram_width = 256,
		ram_block1a_176.ram_block_type = "M144K",
		ram_block1a_176.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_177
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_177portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_177.clk0_core_clock_enable = "none",
		ram_block1a_177.clk0_input_clock_enable = "none",
		ram_block1a_177.connectivity_checking = "OFF",
		ram_block1a_177.init_file = "fv_table0.mif",
		ram_block1a_177.init_file_layout = "port_a",
		ram_block1a_177.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_177.mem_init0 = 2048'h0E5BFA3C8904E17512976EEA4F983551D423AE0ECB7EB19550CD2AAF0BC2E5309C59FC3B9752D7B83DD95EF332B651D4393CFA1F9A5DE0248146C332B571E40306D334B065E217D2418C3AFF2AA554C306DB4D8473E639F865B26FF421DE4611CC578A558C1BC61DD04B9E450A936CAD72B96C67BA798E47851A5BB87FAE6502C30087652CEF08CB8261A3481BF63DEE844FB4FD06C4F73CC7BD7685DE20C1DA295B807705B6E511E281176497F94A34D7CC2853FD966847AED07B15F0DA35135AFC9B7B543297C1670E38FDD3A5281E73ED99B6AA54493F9788FCE2570D193D22D2C6C0F9AD2F1B17046870746EC6CB839F9D95B9B9B1B1B4BEBEAEAEAAAAB2,
		ram_block1a_177.mem_init1 = 2048'h051D152D347C6C747C4E56C2D2EABAAABA8C9D7D697151073FBE82C8F4F41B032F65C0F8B6967B7555B2BECE680D0BFEDCF807637598A6417907A2DC211BE4D0BE417D8AE45503FCCA3F5DAABD5DAACC5731C68F71D29C6700CA254CC6B17A94DF3CF2814AADEF0CDF5132F10A4A997EE5A65C9F4407FE24EF344F964DC71C47BA69B261F8AB7DA477E423F28152C704D522A978AF64F1BA63E43FF22984579A11C40F827DF433FA65804BCE0DB176B738DD589B7EF9389E5BDE31B075929E59F0358A4FC224A940D71AB7F9448926EB779815F8650B8633FC518D28E7D21EB364C94CB83742CF2BBC11C460279A5FEF6A8D187CE9068337F24324A85DD87FAB,
		ram_block1a_177.operation_mode = "rom",
		ram_block1a_177.port_a_address_clear = "none",
		ram_block1a_177.port_a_address_width = 12,
		ram_block1a_177.port_a_data_out_clear = "none",
		ram_block1a_177.port_a_data_out_clock = "none",
		ram_block1a_177.port_a_data_width = 1,
		ram_block1a_177.port_a_first_address = 0,
		ram_block1a_177.port_a_first_bit_number = 177,
		ram_block1a_177.port_a_last_address = 4095,
		ram_block1a_177.port_a_logical_ram_depth = 4096,
		ram_block1a_177.port_a_logical_ram_width = 256,
		ram_block1a_177.ram_block_type = "M144K",
		ram_block1a_177.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_178
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_178portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_178.clk0_core_clock_enable = "none",
		ram_block1a_178.clk0_input_clock_enable = "none",
		ram_block1a_178.connectivity_checking = "OFF",
		ram_block1a_178.init_file = "fv_table0.mif",
		ram_block1a_178.init_file_layout = "port_a",
		ram_block1a_178.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_178.mem_init0 = 2048'h9674A790621DCFA819EFBC4F399AC437C0D02754A6E15BACDF2938CEBD4690B34436E1D12E5DAB384EBDC81221D6A45341B6477182F43F08FA8F7D6A9CEF0838CF3D2AD9BF4E788BED5203F5D62057B7807A1DAAFA1D27D0B607699EBC412614FB8F2452FD8D6A54B7DB64022BDDB21C6DC3ACC8731D90F658214FE08C23454CA28D610F28C4CF230C62CE89A54A6C919FFB54322FC1E5C21E3855C3A6985E7B4D09B6D6C0651317E2F4D4A327594C6EBA85B1F54F5A243489CFF3E11C00322E73C9D5A9BA861E50687D439B87ADB8A0DC5E427B7F252111898EFEF2E2E0F4D4D909090F3737372323204C5C5C54D4D8D8C0CACAE6EEEEE6EFE7EFF7FFF3FBF3,
		ram_block1a_178.mem_init1 = 2048'h0C14143C2D6565757D7D6DE9F9D1C1C1D1D3C3B3B7AFBFBF8F1E124078687C74441E83B3ABB3C7DDC57868300E160AE3F9C5D5A9A33E0E507868D59FABA75450683E1683E1E5D13A2E0E48FDDF9B2E6C4066B793FD785A2621C5EFAA06284DC7A38C606E0BA1CDC23E103DD3DEB00E6781ACF25E3915EACC20175BEC8266593D86E05533CCE89E394DAA9A6D6B1EF8CF3938CEB91D6290A5CB3C08F3D52A5EED937C48B3E51A22D5BB00748BB56E13ADDE205BE7B8427D80FA0517E8962FD0AA7D43BAC43728D2A54972A45F2892C73D5AE1974C3A837436C9BB0457A3407FADDA2057D4A053ADBE592BDC8F3BD0A67506B0D304F6C3317685F76093F50652E1,
		ram_block1a_178.operation_mode = "rom",
		ram_block1a_178.port_a_address_clear = "none",
		ram_block1a_178.port_a_address_width = 12,
		ram_block1a_178.port_a_data_out_clear = "none",
		ram_block1a_178.port_a_data_out_clock = "none",
		ram_block1a_178.port_a_data_width = 1,
		ram_block1a_178.port_a_first_address = 0,
		ram_block1a_178.port_a_first_bit_number = 178,
		ram_block1a_178.port_a_last_address = 4095,
		ram_block1a_178.port_a_logical_ram_depth = 4096,
		ram_block1a_178.port_a_logical_ram_width = 256,
		ram_block1a_178.ram_block_type = "M144K",
		ram_block1a_178.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_179
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_179portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_179.clk0_core_clock_enable = "none",
		ram_block1a_179.clk0_input_clock_enable = "none",
		ram_block1a_179.connectivity_checking = "OFF",
		ram_block1a_179.init_file = "fv_table0.mif",
		ram_block1a_179.init_file_layout = "port_a",
		ram_block1a_179.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_179.mem_init0 = 2048'hC2AC101F636995BAB64E613D139EECC01F330B44F8969A216D537EA688DD735F0428D6DAE3AD113E66C895B18F4678340AA3FFD14C261A05E9F19FA228544B67BF91AC625A0729B5CFC2FE1409377FC3DCB8A21F7369559AA2BEC8417F231A14E0F8C78B39255852EEBA819DA9635E4C30AC9FC3EFFD60180E3262DDCDF1ABBE02106C7C4B9387BBA8D444526A3F0D9181F5EEDADA04342131075FDBEAFCAC989A8E376761514555B0A2B29686D8D9E97D7F4B1B13062434B8E8DCDEC7C3F3FBAF253519080810567E6662FAFAD0CDCD959D99A1A9ABA7BF373E46424A4058505C545C546C646C606863233B333BB3B7BFB7B7BF97979F97979F9F97979B9B93,
		ram_block1a_179.mem_init1 = 2048'hF5E5E5CDCD8D8D9D9595951101010101111111212121313131202C6E5E5E4E464656DAEAEAF2B2A0A89D9D85859D9961737B63475F4E46182820B8A8849CC7DBFBE3FB770D150938302876CED6CAE3B9AD950D116B766E4E5088B0ADBD83DB4B776C18001CAEF6E3CBDDE531281E0676E0D99D85B3A35E4C7878249783F3FDCD582E2E1AC1F5F5C3932622504445B3A385B06046562BAD9DC9EAFE12003575C3CFBCA80476734F8DB9A6C652780D01B3F6C88C34134F6DF0948EA2555D69A692F8E4411B3700CCF6B29F25615ED2AA8CC17F77002CB0DBF7210D167AC689A9175A642C83BFF3416C221ED5E9C50A325C41EFA3987468462FB1DDE26E041975CB,
		ram_block1a_179.operation_mode = "rom",
		ram_block1a_179.port_a_address_clear = "none",
		ram_block1a_179.port_a_address_width = 12,
		ram_block1a_179.port_a_data_out_clear = "none",
		ram_block1a_179.port_a_data_out_clock = "none",
		ram_block1a_179.port_a_data_width = 1,
		ram_block1a_179.port_a_first_address = 0,
		ram_block1a_179.port_a_first_bit_number = 179,
		ram_block1a_179.port_a_last_address = 4095,
		ram_block1a_179.port_a_logical_ram_depth = 4096,
		ram_block1a_179.port_a_logical_ram_width = 256,
		ram_block1a_179.ram_block_type = "M144K",
		ram_block1a_179.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_180
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_180portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_180.clk0_core_clock_enable = "none",
		ram_block1a_180.clk0_input_clock_enable = "none",
		ram_block1a_180.connectivity_checking = "OFF",
		ram_block1a_180.init_file = "fv_table0.mif",
		ram_block1a_180.init_file_layout = "port_a",
		ram_block1a_180.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_180.mem_init0 = 2048'hFEC4D0C8ACB6261B0B43756D79E082968EBAB2E15D4D51732B3F068698C8FCE4E7DB0B17372D390040DECEFAF2A39D8D8131697F76465A58A4B4AC8993C3CFFF6771580C14142ABAF2E7DFCDC1F1A92D360A0A12666C7CE1C1D99787BFBBA2B05C44445862623F2F879B9981ADFDE4EEDA524A0E362C2931390D45DFD7E3EBF2F6EC849C900008343F6F677B534B41D5DDA5ACB0B8BA828E969EC64A6379716D656D5D151B030B13BEB6AEA6AEF8F0D8C0C8C4DCD4DDF7EF6B233B333B370F0F070D151118100840606864F4FCF6F6FEE6E6EAC2C2CAC2D2DADB939F9F95858D8D85858DADA5A5A9A9A1A1B1B9B931313139393931313139393939313135353D,
		ram_block1a_180.mem_init1 = 2048'h8484848C8C8C8C9C9C9C9C9898989898888888A8A8A8B8B8B8B9B9F9E9E9E9E1E1F17555554D4D4F4F5F5F575747432B3B3B333323222A3C1C1484848C9CD4C0E0E8F8F0F2EAEEDFD7D78F0F17133B2921393925455C5C544ACAF2F2EAE6B6BE868599918129717D6D775F43425A522AA4B4ACA49890C1CBF7EFE77F730B19110C243C20EAD2CAC6DEF7EBB1B9A11D150F327A627A56CCD498A1B9ADA79FC74B536864740C101882BEBFE7FBC1C9DD653C322A1A064E74E1F9F1C59F87AB3A265C5C40586867BF8F938BA9F5EC78504A1E2636390195CDFDF3EBFA86061820306D4F57C3FBAFA59C8890426E7E6353090DB5A1BACAC6D6EE7820051D0F1363EF,
		ram_block1a_180.operation_mode = "rom",
		ram_block1a_180.port_a_address_clear = "none",
		ram_block1a_180.port_a_address_width = 12,
		ram_block1a_180.port_a_data_out_clear = "none",
		ram_block1a_180.port_a_data_out_clock = "none",
		ram_block1a_180.port_a_data_width = 1,
		ram_block1a_180.port_a_first_address = 0,
		ram_block1a_180.port_a_first_bit_number = 180,
		ram_block1a_180.port_a_last_address = 4095,
		ram_block1a_180.port_a_logical_ram_depth = 4096,
		ram_block1a_180.port_a_logical_ram_width = 256,
		ram_block1a_180.ram_block_type = "M144K",
		ram_block1a_180.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_181
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_181portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_181.clk0_core_clock_enable = "none",
		ram_block1a_181.clk0_input_clock_enable = "none",
		ram_block1a_181.connectivity_checking = "OFF",
		ram_block1a_181.init_file = "fv_table0.mif",
		ram_block1a_181.init_file_layout = "port_a",
		ram_block1a_181.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_181.mem_init0 = 2048'hFEF4E8E8C0D8D0C4CC84BEBEA22B233B3B070F45555D4169697178F0E6AE969E96828A92BAB8A4ADE5757D414941535B576F2F373E362228809898948CC4C4FCF4EAEBE3FBF3D74F070F1F151921212930343C244C4E56DAD2C2CAC2F2FEF7EDADA5ADB991998981091D171F3F676E6E727A7A724A48445C5C541C8C84A8A8B1B9BBB3A3AFA7A79F9FD7DFCBC3C3C95151797864646C64647C7C3430180A02020A0A121A1E16160EAFA7A7AFAFF9F1F1F9F9F1E1E9E9C1C1C5CDDDD5D5DDDDDDD5D7CFCBCAC2C28AAAAAA232323A3A3A3232363E3E3E362626262E2E2E242424242C2C2C0C040400000808181818101010101010181818181818181010101010,
		ram_block1a_181.mem_init1 = 2048'h81818189898989999999999D9D9D9D9D9D9D9DBDBDBDADADADADADEDEDEDEDE5E5F5F5F5F5F5F5F5F5E5E5EDEDEDE9C9D9D9D1D1D1D0D0C2C2CA4A4A4A5A12163636262E2E2E2E3E363636362E2A0A08001010185849494145C5FDFDFDF5E5E5EDEFFBF3F3D38B8B8B93939F9E8E86A62C3C3C3420286868505058484444565E5F77676BABB3B3BBAB83879D9D95858D8DB0F0F8E8E0627A7E56464E46561E1A02212931312D2DA5959DD5C1CBCBD3FBEAE6E6FEF6B68C0010181000082C353D6F676B7B535BCBC3DFDFF5ADACB0B8B8A08890969E06467E72726B636B7D554D0D051D91A1A9A3B2BEA6EECED6DAC2C0C8707C6D252D35150B030B1B130F67E7,
		ram_block1a_181.operation_mode = "rom",
		ram_block1a_181.port_a_address_clear = "none",
		ram_block1a_181.port_a_address_width = 12,
		ram_block1a_181.port_a_data_out_clear = "none",
		ram_block1a_181.port_a_data_out_clock = "none",
		ram_block1a_181.port_a_data_width = 1,
		ram_block1a_181.port_a_first_address = 0,
		ram_block1a_181.port_a_first_bit_number = 181,
		ram_block1a_181.port_a_last_address = 4095,
		ram_block1a_181.port_a_logical_ram_depth = 4096,
		ram_block1a_181.port_a_logical_ram_width = 256,
		ram_block1a_181.ram_block_type = "M144K",
		ram_block1a_181.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_182
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_182portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_182.clk0_core_clock_enable = "none",
		ram_block1a_182.clk0_input_clock_enable = "none",
		ram_block1a_182.connectivity_checking = "OFF",
		ram_block1a_182.init_file = "fv_table0.mif",
		ram_block1a_182.init_file_layout = "port_a",
		ram_block1a_182.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_182.mem_init0 = 2048'hE6ECE8E8E0F0F8F8F8F0C0C0CCCCC4D4D4DCDC9686868AAAAAB2B33B3B3B23232B2F2F3717151D1D55454549494151515979796160686C6EE6F6F6FEFEB6B6868E8A8A82929A9A9A929282888CA4A4A4BDBDBDB5F5F5ED696161616959595153535B5B4F4747474F4F5F5757773F3E3E2222222A2A282030303838B8B094948C8C8C8484848C8C9C9CD4D4D0D8D8DAC2C2E2E3EBEBEBE3E3F3F3FBFFFFFFF7F7F7F7EFEFEFE7E7E7474F4F4F4F1911111111191919191111111101090909090901010105040C0C0C2C2C2434343434343C3C3C3C3C3C343434343434343E3E3E3E3E3E3E3E3636323232322222222A2A2A2A2A2A2A2A2A2A2A2A2A2222222222,
		ram_block1a_182.mem_init1 = 2048'hABABABA3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B39393939393939393D3D3D3D3DBDBCBCBCBCBCBCBCBCBCBCBCBCBCBCFCFDFDFD7D7D7D6D6D6D6D6D6D6D6C6CECEEEEEEEEEEEEEEEFEF6F6F6F6F6F2F2F0F8E8E8E8A8A8A8A0A02010101018181818180C0404040404041C1C1C1D1D15353727272F2B2B6B6B737373737B7B6B6B6B434347C7DFDFDFDFD7D7C5C5CDCDCDCDF0B0B0B0B8B8A8A8A0A0A0A8B8B8BCB496968E8E8E8E0616165E5A5A5A4262636B6B7B7373717D6D6D656565455D5D1D151101090989819191BBBBBAA6A6A6AEAEB6B6B6BEFECEC2C2C2CACAD8D0D0D0D8C84464646C7D7D7535352D292123231B1B1B13130B0B0F0707171F1F77F7,
		ram_block1a_182.operation_mode = "rom",
		ram_block1a_182.port_a_address_clear = "none",
		ram_block1a_182.port_a_address_width = 12,
		ram_block1a_182.port_a_data_out_clear = "none",
		ram_block1a_182.port_a_data_out_clock = "none",
		ram_block1a_182.port_a_data_width = 1,
		ram_block1a_182.port_a_first_address = 0,
		ram_block1a_182.port_a_first_bit_number = 182,
		ram_block1a_182.port_a_last_address = 4095,
		ram_block1a_182.port_a_logical_ram_depth = 4096,
		ram_block1a_182.port_a_logical_ram_width = 256,
		ram_block1a_182.ram_block_type = "M144K",
		ram_block1a_182.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_183
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_183portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_183.clk0_core_clock_enable = "none",
		ram_block1a_183.clk0_input_clock_enable = "none",
		ram_block1a_183.connectivity_checking = "OFF",
		ram_block1a_183.init_file = "fv_table0.mif",
		ram_block1a_183.init_file_layout = "port_a",
		ram_block1a_183.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_183.mem_init0 = 2048'hF6F4F0F0F8E8E8E8E8E0E0E0E0E0E8F8F8F8F8F0F0F0F4D4D4CCCCCCCCCCC4C4C4C4C4DCDCDEDEDE96969692929A8A8A8AAAAAA2A3A3A3A32B3B3B3B3B3333333337373F2F2F2F2F27272725250D0D0D1D1D1D15555555515959595949494141414141414949494949595151717170707C7C7C7C7C7E7666666666E6EEEEEEEEEEEEE6E6E6E6E6F6F6BEBEBABABABAB2B292929292929A9A8A8A8A8A8A8A828282828282828A8A8A8A8A8A8A8A9C94949494949494949C9C9C9C9C9C9C9C9C9C9494949495959595B5B5BDADADADADADADADADADADADA5A5A5A5A5A5A5A5A5A5A5A5A5A5A5ADADA9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A9A1A1A1A1A1,
		ram_block1a_183.mem_init1 = 2048'h1A1A1A1A1A1A1A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A5A5A525252535353535353535353535373737373737373636B6B6B6B6B6F6F6D6D6D6D6D6D6D6D6565657575757575757575757D7D7D7D7D7D6D6D6D6D6D65454545454541410101191919191919191919111111918181818189898B8B8B8B8B8BB6B6B6B6B6B6B6B6BEBEBEBEAEAEAEA6A6A6A6A6A6A6AEBEBEFEFAFAFAF2D2D2D2D2C2CACAC8C8C8C8C0C0C0C0D0D0D0D8DCDCDCDC5C5444446464656D6D6D6D6D75757575353539393939392B23232323232B0B0B0B1B1B13131313171F1F1F0F0F0F07070707070F0F1F1F1F77F7,
		ram_block1a_183.operation_mode = "rom",
		ram_block1a_183.port_a_address_clear = "none",
		ram_block1a_183.port_a_address_width = 12,
		ram_block1a_183.port_a_data_out_clear = "none",
		ram_block1a_183.port_a_data_out_clock = "none",
		ram_block1a_183.port_a_data_width = 1,
		ram_block1a_183.port_a_first_address = 0,
		ram_block1a_183.port_a_first_bit_number = 183,
		ram_block1a_183.port_a_last_address = 4095,
		ram_block1a_183.port_a_logical_ram_depth = 4096,
		ram_block1a_183.port_a_logical_ram_width = 256,
		ram_block1a_183.ram_block_type = "M144K",
		ram_block1a_183.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_184
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_184portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_184.clk0_core_clock_enable = "none",
		ram_block1a_184.clk0_input_clock_enable = "none",
		ram_block1a_184.connectivity_checking = "OFF",
		ram_block1a_184.init_file = "fv_table0.mif",
		ram_block1a_184.init_file_layout = "port_a",
		ram_block1a_184.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_184.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0F0F0F0F0F0F8F8F8FCFCFCFCFCFCDCDCD4D4D4D4D4D4C4C4C4C4CCCCCCCCCCCCCCCCCCCCCCC4C4C4C6C6C6C6C6D6D6D6DE9E9E9E9A9A9A9A9A9A9A9292929292929292929292828A8AAAAAABABABABABABABABA3A3A3A3A3232323232323232B2B2B2B2B3B3B3B3B3F3F3F3F3737373737373737373737373737373F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2D2525252525252525252525252525252525252D2D2D2D2D2D2D2D0D0D0D0D0D0D0D0D0D0D0D0D0D0D050505050505050505050505050505050501010101010101010101010101010101010101010909090909,
		ram_block1a_184.mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAFAFAF2F2F2F2F2F2F2F2F2F2F2F2F2F2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D0D0D0D0D0D0D0D0D8D8D8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C0C0C0C0C0C0C4C4C4C4D4D4D4D4D4D4D4D4D4DCDCDC5C5C5C5C5C5C5C5C5C5C5C5C5C6565656565656565656565656565656D6D6D6D6D6D6D6D7D7D3D3939393131313131313131333333333B3B3B3B2B2B2B2B2B2B2B2B2B23232303030303030303031B1B1B1B1B1B1F1F1F1F1F1F17171717171717171707070F0F0F0F0F0F0F0F0F0F0F070707070707071717177FFF,
		ram_block1a_184.operation_mode = "rom",
		ram_block1a_184.port_a_address_clear = "none",
		ram_block1a_184.port_a_address_width = 12,
		ram_block1a_184.port_a_data_out_clear = "none",
		ram_block1a_184.port_a_data_out_clock = "none",
		ram_block1a_184.port_a_data_width = 1,
		ram_block1a_184.port_a_first_address = 0,
		ram_block1a_184.port_a_first_bit_number = 184,
		ram_block1a_184.port_a_last_address = 4095,
		ram_block1a_184.port_a_logical_ram_depth = 4096,
		ram_block1a_184.port_a_logical_ram_width = 256,
		ram_block1a_184.ram_block_type = "M144K",
		ram_block1a_184.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_185
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_185portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_185.clk0_core_clock_enable = "none",
		ram_block1a_185.clk0_input_clock_enable = "none",
		ram_block1a_185.connectivity_checking = "OFF",
		ram_block1a_185.init_file = "fv_table0.mif",
		ram_block1a_185.init_file_layout = "port_a",
		ram_block1a_185.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_185.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8FCFCFCFCFCFCFCF4F4F4F4F4F4F4F4F4F4F4F4F4F4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCCCCCCCCCCCCCCCCC4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C6CECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECEC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2,
		ram_block1a_185.mem_init1 = 2048'h616161616161616161616161616161616161616161616161616161212121212121212121212121212121212121212121313139393939393939393939393939393939393939393939393939393939393B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B33333333333333333333232323232323232323232323232323232323232323232323230B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B1B1B1B1F1F1F171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_185.operation_mode = "rom",
		ram_block1a_185.port_a_address_clear = "none",
		ram_block1a_185.port_a_address_width = 12,
		ram_block1a_185.port_a_data_out_clear = "none",
		ram_block1a_185.port_a_data_out_clock = "none",
		ram_block1a_185.port_a_data_width = 1,
		ram_block1a_185.port_a_first_address = 0,
		ram_block1a_185.port_a_first_bit_number = 185,
		ram_block1a_185.port_a_last_address = 4095,
		ram_block1a_185.port_a_logical_ram_depth = 4096,
		ram_block1a_185.port_a_logical_ram_width = 256,
		ram_block1a_185.ram_block_type = "M144K",
		ram_block1a_185.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_186
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_186portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_186.clk0_core_clock_enable = "none",
		ram_block1a_186.clk0_input_clock_enable = "none",
		ram_block1a_186.connectivity_checking = "OFF",
		ram_block1a_186.init_file = "fv_table0.mif",
		ram_block1a_186.init_file_layout = "port_a",
		ram_block1a_186.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_186.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4,
		ram_block1a_186.mem_init1 = 2048'h07070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_186.operation_mode = "rom",
		ram_block1a_186.port_a_address_clear = "none",
		ram_block1a_186.port_a_address_width = 12,
		ram_block1a_186.port_a_data_out_clear = "none",
		ram_block1a_186.port_a_data_out_clock = "none",
		ram_block1a_186.port_a_data_width = 1,
		ram_block1a_186.port_a_first_address = 0,
		ram_block1a_186.port_a_first_bit_number = 186,
		ram_block1a_186.port_a_last_address = 4095,
		ram_block1a_186.port_a_logical_ram_depth = 4096,
		ram_block1a_186.port_a_logical_ram_width = 256,
		ram_block1a_186.ram_block_type = "M144K",
		ram_block1a_186.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_187
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_187portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_187.clk0_core_clock_enable = "none",
		ram_block1a_187.clk0_input_clock_enable = "none",
		ram_block1a_187.connectivity_checking = "OFF",
		ram_block1a_187.init_file = "fv_table0.mif",
		ram_block1a_187.init_file_layout = "port_a",
		ram_block1a_187.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_187.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_187.mem_init1 = 2048'h1717171717171717171717171717171717171717171717171717171717171717171717171717171717171717171717170707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_187.operation_mode = "rom",
		ram_block1a_187.port_a_address_clear = "none",
		ram_block1a_187.port_a_address_width = 12,
		ram_block1a_187.port_a_data_out_clear = "none",
		ram_block1a_187.port_a_data_out_clock = "none",
		ram_block1a_187.port_a_data_width = 1,
		ram_block1a_187.port_a_first_address = 0,
		ram_block1a_187.port_a_first_bit_number = 187,
		ram_block1a_187.port_a_last_address = 4095,
		ram_block1a_187.port_a_logical_ram_depth = 4096,
		ram_block1a_187.port_a_logical_ram_width = 256,
		ram_block1a_187.ram_block_type = "M144K",
		ram_block1a_187.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_188
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_188portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_188.clk0_core_clock_enable = "none",
		ram_block1a_188.clk0_input_clock_enable = "none",
		ram_block1a_188.connectivity_checking = "OFF",
		ram_block1a_188.init_file = "fv_table0.mif",
		ram_block1a_188.init_file_layout = "port_a",
		ram_block1a_188.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_188.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_188.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_188.operation_mode = "rom",
		ram_block1a_188.port_a_address_clear = "none",
		ram_block1a_188.port_a_address_width = 12,
		ram_block1a_188.port_a_data_out_clear = "none",
		ram_block1a_188.port_a_data_out_clock = "none",
		ram_block1a_188.port_a_data_width = 1,
		ram_block1a_188.port_a_first_address = 0,
		ram_block1a_188.port_a_first_bit_number = 188,
		ram_block1a_188.port_a_last_address = 4095,
		ram_block1a_188.port_a_logical_ram_depth = 4096,
		ram_block1a_188.port_a_logical_ram_width = 256,
		ram_block1a_188.ram_block_type = "M144K",
		ram_block1a_188.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_189
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_189portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_189.clk0_core_clock_enable = "none",
		ram_block1a_189.clk0_input_clock_enable = "none",
		ram_block1a_189.connectivity_checking = "OFF",
		ram_block1a_189.init_file = "fv_table0.mif",
		ram_block1a_189.init_file_layout = "port_a",
		ram_block1a_189.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_189.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_189.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_189.operation_mode = "rom",
		ram_block1a_189.port_a_address_clear = "none",
		ram_block1a_189.port_a_address_width = 12,
		ram_block1a_189.port_a_data_out_clear = "none",
		ram_block1a_189.port_a_data_out_clock = "none",
		ram_block1a_189.port_a_data_width = 1,
		ram_block1a_189.port_a_first_address = 0,
		ram_block1a_189.port_a_first_bit_number = 189,
		ram_block1a_189.port_a_last_address = 4095,
		ram_block1a_189.port_a_logical_ram_depth = 4096,
		ram_block1a_189.port_a_logical_ram_width = 256,
		ram_block1a_189.ram_block_type = "M144K",
		ram_block1a_189.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_190
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_190portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_190.clk0_core_clock_enable = "none",
		ram_block1a_190.clk0_input_clock_enable = "none",
		ram_block1a_190.connectivity_checking = "OFF",
		ram_block1a_190.init_file = "fv_table0.mif",
		ram_block1a_190.init_file_layout = "port_a",
		ram_block1a_190.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_190.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_190.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_190.operation_mode = "rom",
		ram_block1a_190.port_a_address_clear = "none",
		ram_block1a_190.port_a_address_width = 12,
		ram_block1a_190.port_a_data_out_clear = "none",
		ram_block1a_190.port_a_data_out_clock = "none",
		ram_block1a_190.port_a_data_width = 1,
		ram_block1a_190.port_a_first_address = 0,
		ram_block1a_190.port_a_first_bit_number = 190,
		ram_block1a_190.port_a_last_address = 4095,
		ram_block1a_190.port_a_logical_ram_depth = 4096,
		ram_block1a_190.port_a_logical_ram_width = 256,
		ram_block1a_190.ram_block_type = "M144K",
		ram_block1a_190.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_191
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_191portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_191.clk0_core_clock_enable = "none",
		ram_block1a_191.clk0_input_clock_enable = "none",
		ram_block1a_191.connectivity_checking = "OFF",
		ram_block1a_191.init_file = "fv_table0.mif",
		ram_block1a_191.init_file_layout = "port_a",
		ram_block1a_191.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_191.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_191.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F7FFF,
		ram_block1a_191.operation_mode = "rom",
		ram_block1a_191.port_a_address_clear = "none",
		ram_block1a_191.port_a_address_width = 12,
		ram_block1a_191.port_a_data_out_clear = "none",
		ram_block1a_191.port_a_data_out_clock = "none",
		ram_block1a_191.port_a_data_width = 1,
		ram_block1a_191.port_a_first_address = 0,
		ram_block1a_191.port_a_first_bit_number = 191,
		ram_block1a_191.port_a_last_address = 4095,
		ram_block1a_191.port_a_logical_ram_depth = 4096,
		ram_block1a_191.port_a_logical_ram_width = 256,
		ram_block1a_191.ram_block_type = "M144K",
		ram_block1a_191.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_192
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_192portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_192.clk0_core_clock_enable = "none",
		ram_block1a_192.clk0_input_clock_enable = "none",
		ram_block1a_192.connectivity_checking = "OFF",
		ram_block1a_192.init_file = "fv_table0.mif",
		ram_block1a_192.init_file_layout = "port_a",
		ram_block1a_192.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_192.mem_init0 = 2048'h4025DDBADA876510781DAECA9BFD08681F7FA8C8BDCE2A7B1D6C18FBA7D6A0C117661A6939DEAEFB81F42657237000673FCD98EA8B9DECBED701613252412D7F3C5C46276D2F52501A7B313B52181E562D276F2436780202595305C7DD888ADCCE9C0A586F3D2371E7A993854B517F21AF9DD37F79378187A3654354F0DE18248299B50B27BD82361CA89B2FBD88281AA7251DA0C26BDBF1788C2505866263DB3AB2034EE63F8A42D32F3EEB5A8E13C05D9168F73AEF61A471B6935E99549B62EDA0739C49AAFD0CC7386893447F944537D0A3205AB5567C9FE45639DBFE942768D2BF815A7E089FEFF844123F21D5DAEAECE8BD1F131F15191014444652520A,
		ram_block1a_192.mem_init1 = 2048'h30243E1C144C5C6CF8D888A1B79F577B3014BCFADB3D0940F69AA55B7780FC4B3DD8CE3145EE905F34CA4B2DEE894BAC671CDE1962A97982C112C9588B558ED75C8B529104C702917CFB33FC51963FFA6D898C7BFE42BF320DF160DD29188D7958E555F8802D9DB400298B2A02A78F0C248CA53F1FB4A00033B3C15C7EE6D8C13F2F3181DEEC782A2690CECDD11F21677FB9B7A1E761252B6D67216FE1AFA5E2DC9AD0D680E27C3F6941175D622876061C5321730F1C6E2C758391E892D0A8F38994E69C55277F0C683B49A9FA8AA1F19FEE045D274A30F993EE8CF4394B2A0475B5C2A2C13554136B8CEC95F3BA462549729EF789C02D573A52A5CDA0B25F3F,
		ram_block1a_192.operation_mode = "rom",
		ram_block1a_192.port_a_address_clear = "none",
		ram_block1a_192.port_a_address_width = 12,
		ram_block1a_192.port_a_data_out_clear = "none",
		ram_block1a_192.port_a_data_out_clock = "none",
		ram_block1a_192.port_a_data_width = 1,
		ram_block1a_192.port_a_first_address = 0,
		ram_block1a_192.port_a_first_bit_number = 192,
		ram_block1a_192.port_a_last_address = 4095,
		ram_block1a_192.port_a_logical_ram_depth = 4096,
		ram_block1a_192.port_a_logical_ram_width = 256,
		ram_block1a_192.ram_block_type = "M144K",
		ram_block1a_192.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_193
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_193portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_193.clk0_core_clock_enable = "none",
		ram_block1a_193.clk0_input_clock_enable = "none",
		ram_block1a_193.connectivity_checking = "OFF",
		ram_block1a_193.init_file = "fv_table0.mif",
		ram_block1a_193.init_file_layout = "port_a",
		ram_block1a_193.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_193.mem_init0 = 2048'h6EE61B967BFBB409C46CE10C905B76BB03CE41AC34D9D408A36ED31F966BE40811DC69A73AD35E822DF4F9058857FA22B758C508B46FA23FCBC4198479B72EF36C9154C8178A7FA03DE176AB5EC11CC957825FC80DD663B678AD3A6FA031E423F671A0679314CD0A5FDC11C607C82DB6F33CF512D9540FC229E62FF19A57DC3B72A94E87603BFB0CC7A47592C103F0214EBD6E0495663DC6347B805B239C672CD6A57EC4B75C0AB9DA21C3F43645AA9A7916A4CF2912FF953A503F95F85A35B3DABC0B63C482B3557AAE88F75F48349BC5F9B60A3461DFC3B4B0164F796D118696B8EDD5534F3738242C98D2DFCFEBE1F1F5F5B0121A1E16161E121A10080008,
		ram_block1a_193.mem_init1 = 2048'hB2A2AA82928A829A92AAF2EBE5D54D5D0531213302D6F6E6F0888D37234B57FCA088A67F53552D8AC6E441052342E4A0076B4DA4B2DF71072AC4F11F60C8BE916512BCC93B0CFA9F2552A59D4A30CFF11847BD0278B7C43AFBC42675924023945635E6884BA0FB19D63D749E553EFD37DC9F74B5761CCF0CEDAE7DB35201CA19B46FACF73BC00B924D06D308C356AD78BBA875A673A037EE39EC7FA2F16CBB629D04D30E85588F13D825B86FA631EC499E46C114B166A334E041965BEE29A470DF0AC7783CB16CC30E927DF02D804E9332FFD004896CF3379A5BFC2125C045EE3ABF5ADF3928CD498427E256931E7FF9148128EC43868E7BF6139974F16C0489,
		ram_block1a_193.operation_mode = "rom",
		ram_block1a_193.port_a_address_clear = "none",
		ram_block1a_193.port_a_address_width = 12,
		ram_block1a_193.port_a_data_out_clear = "none",
		ram_block1a_193.port_a_data_out_clock = "none",
		ram_block1a_193.port_a_data_width = 1,
		ram_block1a_193.port_a_first_address = 0,
		ram_block1a_193.port_a_first_bit_number = 193,
		ram_block1a_193.port_a_last_address = 4095,
		ram_block1a_193.port_a_logical_ram_depth = 4096,
		ram_block1a_193.port_a_logical_ram_width = 256,
		ram_block1a_193.ram_block_type = "M144K",
		ram_block1a_193.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_194
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_194portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_194.clk0_core_clock_enable = "none",
		ram_block1a_194.clk0_input_clock_enable = "none",
		ram_block1a_194.connectivity_checking = "OFF",
		ram_block1a_194.init_file = "fv_table0.mif",
		ram_block1a_194.init_file_layout = "port_a",
		ram_block1a_194.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_194.mem_init0 = 2048'hE09B5C2691EA12C5FF0C73A1CE7D87F02B19E4967D6A90671CAEE11268DFA7709BA95E25C3D82A55A48E79A2D47F09F291057E88E3502ECDD22ACDB7106B99B64609B3C42F59F28E6D52B8CF4538DAE50E70D3AF446A95FF5A21CFF498774DA288651BB0DF3708E6CDA1467C93BF74123DD5F21C31D3AC8A47658ABED0731FD8FE933156D2AD8B6B4C08BFD9FC1A0EE9CB9E385463E590BE6A4D2196D8EC63172964D2FEA1157F625C91AFB34D603A069BEDE1DE06302D59C3F7A89C84326775491DAEBA8EDCD96D7F2B1B14A0B0FCCFD3D38D3D31280E165A42ECFDF5E989979F978AAA203C7C746068484A4757575757535313B1B1B5BDBDBDB5B5BDBDB5B5,
		ram_block1a_194.mem_init1 = 2048'hFBE3E3CBC3D3DBDBD3C3CBDAD6F666663E3E2E2C1C180818186075F7E7DFDBC393ABBD340418407A6E76CF9389B1ADF54A5A663E241189E7F7CBDA2C2410467FFB899DBC6A4E5C29AD9FDAE644103F2FC3E4B81A06614D97BA9E506D07ABE4D8763B1575DA96A14D63A688EE430520CEEA8D0166C0A493777016B3D5730628CD8F3054739DA9462099FFD02C0BE1BC127D01A2DC730FE4D23F05EA94B94B249ADB250AF8852350BF8B7016A5DB3E0CDBB9067391E65423C3F42341FE8C790BACF70132DE2D5AE0B74D2A93E51E48F3946E55817A05BFD8237DC6BE49B2AC572DC2B9275CA15B40BFC53E00CBB446FD805A25D7EC3349BA156FB0C17B04F62D5A,
		ram_block1a_194.operation_mode = "rom",
		ram_block1a_194.port_a_address_clear = "none",
		ram_block1a_194.port_a_address_width = 12,
		ram_block1a_194.port_a_data_out_clear = "none",
		ram_block1a_194.port_a_data_out_clock = "none",
		ram_block1a_194.port_a_data_width = 1,
		ram_block1a_194.port_a_first_address = 0,
		ram_block1a_194.port_a_first_bit_number = 194,
		ram_block1a_194.port_a_last_address = 4095,
		ram_block1a_194.port_a_logical_ram_depth = 4096,
		ram_block1a_194.port_a_logical_ram_width = 256,
		ram_block1a_194.ram_block_type = "M144K",
		ram_block1a_194.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_195
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_195portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_195.clk0_core_clock_enable = "none",
		ram_block1a_195.clk0_input_clock_enable = "none",
		ram_block1a_195.connectivity_checking = "OFF",
		ram_block1a_195.init_file = "fv_table0.mif",
		ram_block1a_195.init_file_layout = "port_a",
		ram_block1a_195.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_195.mem_init0 = 2048'h2C5BEFA190966A4F59BDA6C2F4610F1FF8CCC0B623017DFA8E88B14743743888FFFB4D003206C0FDB98F1E7044D3B3ADD87C6A0A15A1E7D2E82C1947F7F0849A3E4F5175A2928CE87D47133488D8EEE3150D3A7EC2D0ADBB0B46706C1C83A7FDC954263A0DD1F1EFDA823C285347DBA1B48892667F41053FA2BECCC0F867130B156CF0CED683B92519414E766A908C95ABE77F4B504C243AA29FCFE1F9E5761A02163C2071DDC7D7FBAAB4B4081852666F7B6B45959588A8BABEE6C2D25045457D392B2B1F1F1E8A88D8F8F4E4E4E0D3DBDB8F0F07173139392125242C3C545A5A52424AC2C6CEC6DEDEF6FCF1F9F1F9F1F9F1B9B1B9B5BDB5BDBDB5BDB5B5BD,
		ram_block1a_195.mem_init1 = 2048'h938B8BABA3A3A3A3ABBBBBBBB7B7272767677777575747474757525040686878382024A4949C8C869292ABEBF3F3EFEF555D4901113820363E060ED2C2EAF4FDE59D9189132F277E6248504CF4BCABB38B97D76D71685C16063AA2B7CDDDC1E17F2E1202306C7DC9D387B7A1184C5C6A7A0F9781B1E5D6425224350193F7EFDA8C1C283B4747F1A19C8ABA7645510DBFA2C2D4E87B170339E4C0DAAEB7194D774A8EB4A8CD576B341C88F6FBC11D310A56F0E9959B276C504CA79B8DE178160A35DDC3F73A000C73D78DB0BC4A627D0187BAD244293F07C8FCD2862F7155EAAE94C16F5B12A488DFF3250D3A66C0D5BD0B4670748FABFD40463E1B8DE1F71220,
		ram_block1a_195.operation_mode = "rom",
		ram_block1a_195.port_a_address_clear = "none",
		ram_block1a_195.port_a_address_width = 12,
		ram_block1a_195.port_a_data_out_clear = "none",
		ram_block1a_195.port_a_data_out_clock = "none",
		ram_block1a_195.port_a_data_width = 1,
		ram_block1a_195.port_a_first_address = 0,
		ram_block1a_195.port_a_first_bit_number = 195,
		ram_block1a_195.port_a_last_address = 4095,
		ram_block1a_195.port_a_logical_ram_depth = 4096,
		ram_block1a_195.port_a_logical_ram_width = 256,
		ram_block1a_195.ram_block_type = "M144K",
		ram_block1a_195.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_196
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_196portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_196.clk0_core_clock_enable = "none",
		ram_block1a_196.clk0_input_clock_enable = "none",
		ram_block1a_196.connectivity_checking = "OFF",
		ram_block1a_196.init_file = "fv_table0.mif",
		ram_block1a_196.init_file_layout = "port_a",
		ram_block1a_196.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_196.mem_init0 = 2048'h082B3F674751C1F4F4A0BA8A8E1F6969794D551382B2B6A4D0C0C97F6F6B3B0B0C1CA8F0F2C6D6D383B5352D191A4A5E7EEAF888859583A3B367465858483C3EAA9B9387D5F5E1F1744E0E1A2A2A3C25C1D1D3C7FFFFAAA818040410706B7F7F4FC39191A4ACBCAA8AD256466D79792125151F8B8AB2E6E4FCF8C8C0C05F3F2F23333B0D055454C8E8F0F6FEEE86929B8985053D3521696B73564E46465AD0B0A8A4A4BCB5918B8383DBD7DF6F676D717078604C040C1C141E120A222AA2BFB7B7FFE5EDC1C9C1D9D1D9D1D5CDC5CDE6EEE6BA32323A323A32222E262E26060C04041C14141810101810101819111119191111595951555D5D5555555D5D5D55,
		ram_block1a_196.mem_init1 = 2048'h3D2D2D2D25252525252525252929B9B9B9B9B9B9999989898989898999919191D1C1C5C5E5EDFDFFFFFFE6E6E6E6FAFA5A524202020A1A1C14242C2C3C34303929414159DBC7C7CFDFF7F7EBEBA3B8B880848C14140C20627A72626F575F4F47C991B1A9A1BDB48C8ED2DAC26A767E646C111109011D37AFA7FBF2CAC0DCCCE4B83028231F070F57736961FDC4CC98928AB2BEAE255941415D65673B32829E94A4F8F0E0DD57470B3B232D3C04C0D8EAE6FEEF83910D1D35217A5A4E56D6A8B8B5859F9B4B73676C58080014A6BEBBC3D5D5ED79282E160602386CFDF5C1D387AFBE2808504474736BBF8F8D91A1A4F4465A5A4E3D2D299187C7F6E2FAFC0C1C,
		ram_block1a_196.operation_mode = "rom",
		ram_block1a_196.port_a_address_clear = "none",
		ram_block1a_196.port_a_address_width = 12,
		ram_block1a_196.port_a_data_out_clear = "none",
		ram_block1a_196.port_a_data_out_clock = "none",
		ram_block1a_196.port_a_data_width = 1,
		ram_block1a_196.port_a_first_address = 0,
		ram_block1a_196.port_a_first_bit_number = 196,
		ram_block1a_196.port_a_last_address = 4095,
		ram_block1a_196.port_a_logical_ram_depth = 4096,
		ram_block1a_196.port_a_logical_ram_width = 256,
		ram_block1a_196.ram_block_type = "M144K",
		ram_block1a_196.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_197
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_197portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_197.clk0_core_clock_enable = "none",
		ram_block1a_197.clk0_input_clock_enable = "none",
		ram_block1a_197.connectivity_checking = "OFF",
		ram_block1a_197.init_file = "fv_table0.mif",
		ram_block1a_197.init_file_layout = "port_a",
		ram_block1a_197.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_197.mem_init0 = 2048'h08030F1F373F272B237B714945CCD4DCD4E8E8A2BAB2BEA68E969F11090149717D756D6D675B535A020E869EB6BCA4A8A0B8B0C8CDC5DFD7DF436B636B733F352D0404181018000884BEF6FEE6EEE2F3DBD3D9C5CDC59D953D292129213A363E06064E465A525A406868E4FCF5FDF5A5A9818B939B9B878F878FB7B7BF3078606068605C5C545C444C4C424A52323A332B2FA7AFAFB7BFB5B5998181898181C9D1D5DDD5D4FCE6E6EEE6E2EA72727A7A727A6A46060E06060C0C14141C1C11111911010929212129292121253D3D35373F3F77F7F7FFFFF7F7E7EBEBE3E3C3CBCBCBC3C3C3CBCBCBC3C3C3CBCACACAC2C2C2C2CACACACEC6C6C6C6C6CECECECE,
		ram_block1a_197.mem_init1 = 2048'h100000000808080808080808080808080808080828283838383838383838383838282C2C2C2424262626363636363E3E9E9E8ECECEC6C6C2C2D2DADADADADAD3C3E3E3EBE9FDFDF5F5F5F5EDEDADA5A595919919190101030B0B1B16363E2E2E2666667E7E72724A48484050D8DCD4C4CCADADB5B5B9BBA3A3ABAB93939F8787CF4F5754786860606870707C4C440C0E16161A0283ABBBB3BFAFA5EDEDD5D9D9C1C9C9D1FC7E662E26363A32020A02181C140D6D65F9F1F1E9E3CBD7D7DF878F8AB2B8B02828343C144C4C405A525B6B676F77FFA7A9899199918D8484BCB6EAE2EA725A5A464E455D1129212139353D878F879BD2CAC2E2FCF4FCE4ECE01810,
		ram_block1a_197.operation_mode = "rom",
		ram_block1a_197.port_a_address_clear = "none",
		ram_block1a_197.port_a_address_width = 12,
		ram_block1a_197.port_a_data_out_clear = "none",
		ram_block1a_197.port_a_data_out_clock = "none",
		ram_block1a_197.port_a_data_width = 1,
		ram_block1a_197.port_a_first_address = 0,
		ram_block1a_197.port_a_first_bit_number = 197,
		ram_block1a_197.port_a_last_address = 4095,
		ram_block1a_197.port_a_logical_ram_depth = 4096,
		ram_block1a_197.port_a_logical_ram_width = 256,
		ram_block1a_197.ram_block_type = "M144K",
		ram_block1a_197.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_198
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_198portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_198.clk0_core_clock_enable = "none",
		ram_block1a_198.clk0_input_clock_enable = "none",
		ram_block1a_198.connectivity_checking = "OFF",
		ram_block1a_198.init_file = "fv_table0.mif",
		ram_block1a_198.init_file_layout = "port_a",
		ram_block1a_198.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_198.mem_init0 = 2048'h10131F1F1F17070F0F07073F3B33333B3B232361696965755D5D54D4CCCCC4C4C8C8D0D0D2FAFAF2A2AEAEA6A6AEBEB6B6BEBE86838389898111191911115D5D4565656D6D65757D7973737B6B6363624A4A42565E5E16169E8E8E86868C8880B0B0B8B8B0B0B8A8A0A0A4ACADA5A5F5FDDDD7D7DFDFCBC3C3CBCBCBC3434B5B5B53537F7F7F77676F6F6D6565252D2C34303038383830303018080800000008080C0404040C1E1E1616161E9E9E9696969E8EAAEAE2E2E2EAEAEAEAE2E2E3E3EBEBFBF3F3F3F3FBFBFBFBFFF7F7F7F5FDFDFDFDFDF5F5F5F5E5EDEDEDEDCDC5C5C5C5C5C5CDCDCDCDCDCDC5C5C5C5C5C5C5C5CDCDCDC9C9C9C9C9C9C1C1C1C1,
		ram_block1a_198.mem_init1 = 2048'h223232323232323232323232323232323232323232323232323232323232323232222626262626242424242424242C2C0C0C1C1C1C1C1C1C1C1C1414141414150505050D0D0909090909091111515151717179F9F9E9E9EBE3E3E3E7E7EFFFFFFFFFFFF7F7F7F7CFCFCFCFCFC7C3C3D3DB9A9A9A9A929080808888A8A8A4B4B4BC3C3C3C342424242C2C2C201010585A5A5A5242434B4B4B4757575F5F7F7777676F6F6F63E1F1B9B9B9B1B18189898185859C9C9C9494948C8EA6A2A2AAFAF2F2F2FAFA6262666E4E5656565C5C5545414949411119393931312D2D2D25273F3F37B79F9F8B83828ACAD2D2D2DADED6E4ECECE4E4FCFCFCF0F0F8E8E0E00808,
		ram_block1a_198.operation_mode = "rom",
		ram_block1a_198.port_a_address_clear = "none",
		ram_block1a_198.port_a_address_width = 12,
		ram_block1a_198.port_a_data_out_clear = "none",
		ram_block1a_198.port_a_data_out_clock = "none",
		ram_block1a_198.port_a_data_width = 1,
		ram_block1a_198.port_a_first_address = 0,
		ram_block1a_198.port_a_first_bit_number = 198,
		ram_block1a_198.port_a_last_address = 4095,
		ram_block1a_198.port_a_logical_ram_depth = 4096,
		ram_block1a_198.port_a_logical_ram_width = 256,
		ram_block1a_198.ram_block_type = "M144K",
		ram_block1a_198.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_199
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_199portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_199.clk0_core_clock_enable = "none",
		ram_block1a_199.clk0_input_clock_enable = "none",
		ram_block1a_199.connectivity_checking = "OFF",
		ram_block1a_199.init_file = "fv_table0.mif",
		ram_block1a_199.init_file_layout = "port_a",
		ram_block1a_199.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_199.mem_init0 = 2048'h00030F0F0F0F1F171717171F1F1F1F17170707070F0F0B0B232323233B3B3B3B333333333139393969656565656D6D6D6D65655554545C5C5CDCD4D4D4D4D8D8C8C8C8C0C0C0C0C8C8CACAC2D2D2D2D2FAFAFAFEF6F6B6B6BEAEAEAEAEA6A6A6A6A6AEAEAEAEA6B6B6B6B2BABBBBBBBBB393919199998989898181818101090909090905050505151D1D1D1D1D5D55555555555D5D5D5D5D5D7565656565656D6D696969696163636363636B6B6B6B6B6B637373737373737B7B7B7B7B7B7A7A727272727272727A7A7A7A7E7E7E7E7E767676767676767676666E6E6E6E4E4E4E4E4E4E4E46464646464646464646464646464E4E4E4E4E4E4E4E4E4E4E4E4E,
		ram_block1a_199.mem_init1 = 2048'hA1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1B1B5B5B5B5B5B5B5B5B5B5B5B5BDBD9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9C8C8C8C8484848484848484848484848484848C8C8C9C9C9E9E9E9E9A9A92929292929292929292AAAAAAAAAAAAAAAAAAA2E2E2E2E2E2E2F2F2FAFAFAFAFEFEFEF6767676766666666E6E6E6E4E4E464444444454555D5D5D5959595151515151414949494949490101010101313939393D3D3535353535352D2F2F2F2F27272727272F2FBFBFBBB3939393939B9B9A8A8A828282C2CACACACACAD6D6D6D6D4DCDCDCDCF4F4E4E4E4ECECECECECE4E0E0F0F8F8F8F8F0F0F0F0F0F8E8E8E80000,
		ram_block1a_199.operation_mode = "rom",
		ram_block1a_199.port_a_address_clear = "none",
		ram_block1a_199.port_a_address_width = 12,
		ram_block1a_199.port_a_data_out_clear = "none",
		ram_block1a_199.port_a_data_out_clock = "none",
		ram_block1a_199.port_a_data_width = 1,
		ram_block1a_199.port_a_first_address = 0,
		ram_block1a_199.port_a_first_bit_number = 199,
		ram_block1a_199.port_a_last_address = 4095,
		ram_block1a_199.port_a_logical_ram_depth = 4096,
		ram_block1a_199.port_a_logical_ram_width = 256,
		ram_block1a_199.ram_block_type = "M144K",
		ram_block1a_199.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_200
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_200portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_200.clk0_core_clock_enable = "none",
		ram_block1a_200.clk0_input_clock_enable = "none",
		ram_block1a_200.connectivity_checking = "OFF",
		ram_block1a_200.init_file = "fv_table0.mif",
		ram_block1a_200.init_file_layout = "port_a",
		ram_block1a_200.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_200.mem_init0 = 2048'h080B0707070707070707070F0F0F0F0F0F1F1F1F17171717171717171F1F1F1F1F1F1F1F1F17171707030303030B0B0B0B0B0B2B2B2B23232323232323232B2B3B3B3B3B3B3B3B3333313131313131313939393D3D3D7D7D756565656565656565656D6D6D6D6D6D6D6D6D6564646464644444444C4C5C5C5C5C5C5C5CDCD4D4D4D4D4D0D0D0D0D0D8D8D8D8D8D8D8D8D8D8D8D0D0D0D0D0D0D0C0C0C0C0C0C8C8C8C8C8C8C8CACACACACAC2C2C2C2C2C2C2C2C2C2C2C2C2CACACACACACACACACACACACACACACAC2C2C2C2C6C6C6C6C6C6C6C6C6C6C6C6C6C6D6DEDEDEDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF6F6F6F6F6F6F6F6F6F6F6F6F6,
		ram_block1a_200.mem_init1 = 2048'h090909090909090909090909090909090909090909090909090909090909090909090D0D0D0D0D0D0D0D0D0D0D0D0505252525252525252525252525252525253535353535353535353535353535353535353D3D3D3D3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2727272727272727272727272727272727272F2F2F2F2B2B2B2BABABABABBBBBBBB3B3B3B39393939393939393929A9A9A9A9A9A9A9A9A9A9A8A828282828282C2C2C2C2C2C2CACACACECECECECECECECED6D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCFCFCFCFCF4F4F4E4E4E4E4E4E4ECECECECECE8E8E8E8E8E0E0E0E0E0E0F0F0F0F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F8E8E8E80808,
		ram_block1a_200.operation_mode = "rom",
		ram_block1a_200.port_a_address_clear = "none",
		ram_block1a_200.port_a_address_width = 12,
		ram_block1a_200.port_a_data_out_clear = "none",
		ram_block1a_200.port_a_data_out_clock = "none",
		ram_block1a_200.port_a_data_width = 1,
		ram_block1a_200.port_a_first_address = 0,
		ram_block1a_200.port_a_first_bit_number = 200,
		ram_block1a_200.port_a_last_address = 4095,
		ram_block1a_200.port_a_logical_ram_depth = 4096,
		ram_block1a_200.port_a_logical_ram_width = 256,
		ram_block1a_200.ram_block_type = "M144K",
		ram_block1a_200.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_201
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_201portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_201.clk0_core_clock_enable = "none",
		ram_block1a_201.clk0_input_clock_enable = "none",
		ram_block1a_201.connectivity_checking = "OFF",
		ram_block1a_201.init_file = "fv_table0.mif",
		ram_block1a_201.init_file_layout = "port_a",
		ram_block1a_201.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_201.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1717171717171717171717171717171717171F1F1F1B1B1B1B1B1B0B0B0B0B0B0B0B0B0B0303030303030303030303030303032323232B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B23232323232323232323232323232323232333333333333B3B3B3B3B3B3B393939393939393939393939393939393939313131313131313131313131313131313131313535353535353535353535353535353D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D,
		ram_block1a_201.mem_init1 = 2048'hC2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6CECECECECECCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4F4F4F4F4F4F4F4F4F4FCFCFCFCFCFCFCFCFCFCFCECECECECECECECECECECECECECE4E4E4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0E0E0E00000,
		ram_block1a_201.operation_mode = "rom",
		ram_block1a_201.port_a_address_clear = "none",
		ram_block1a_201.port_a_address_width = 12,
		ram_block1a_201.port_a_data_out_clear = "none",
		ram_block1a_201.port_a_data_out_clock = "none",
		ram_block1a_201.port_a_data_width = 1,
		ram_block1a_201.port_a_first_address = 0,
		ram_block1a_201.port_a_first_bit_number = 201,
		ram_block1a_201.port_a_last_address = 4095,
		ram_block1a_201.port_a_logical_ram_depth = 4096,
		ram_block1a_201.port_a_logical_ram_width = 256,
		ram_block1a_201.ram_block_type = "M144K",
		ram_block1a_201.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_202
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_202portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_202.clk0_core_clock_enable = "none",
		ram_block1a_202.clk0_input_clock_enable = "none",
		ram_block1a_202.connectivity_checking = "OFF",
		ram_block1a_202.init_file = "fv_table0.mif",
		ram_block1a_202.init_file_layout = "port_a",
		ram_block1a_202.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_202.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F171717171717171717171717171717171717171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1313131313131313131313131313131313131313131313131313131313131313131313131313,
		ram_block1a_202.mem_init1 = 2048'hE4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E00000,
		ram_block1a_202.operation_mode = "rom",
		ram_block1a_202.port_a_address_clear = "none",
		ram_block1a_202.port_a_address_width = 12,
		ram_block1a_202.port_a_data_out_clear = "none",
		ram_block1a_202.port_a_data_out_clock = "none",
		ram_block1a_202.port_a_data_width = 1,
		ram_block1a_202.port_a_first_address = 0,
		ram_block1a_202.port_a_first_bit_number = 202,
		ram_block1a_202.port_a_last_address = 4095,
		ram_block1a_202.port_a_logical_ram_depth = 4096,
		ram_block1a_202.port_a_logical_ram_width = 256,
		ram_block1a_202.ram_block_type = "M144K",
		ram_block1a_202.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_203
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_203portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_203.clk0_core_clock_enable = "none",
		ram_block1a_203.clk0_input_clock_enable = "none",
		ram_block1a_203.connectivity_checking = "OFF",
		ram_block1a_203.init_file = "fv_table0.mif",
		ram_block1a_203.init_file_layout = "port_a",
		ram_block1a_203.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_203.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_203.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E00000,
		ram_block1a_203.operation_mode = "rom",
		ram_block1a_203.port_a_address_clear = "none",
		ram_block1a_203.port_a_address_width = 12,
		ram_block1a_203.port_a_data_out_clear = "none",
		ram_block1a_203.port_a_data_out_clock = "none",
		ram_block1a_203.port_a_data_width = 1,
		ram_block1a_203.port_a_first_address = 0,
		ram_block1a_203.port_a_first_bit_number = 203,
		ram_block1a_203.port_a_last_address = 4095,
		ram_block1a_203.port_a_logical_ram_depth = 4096,
		ram_block1a_203.port_a_logical_ram_width = 256,
		ram_block1a_203.ram_block_type = "M144K",
		ram_block1a_203.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_204
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_204portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_204.clk0_core_clock_enable = "none",
		ram_block1a_204.clk0_input_clock_enable = "none",
		ram_block1a_204.connectivity_checking = "OFF",
		ram_block1a_204.init_file = "fv_table0.mif",
		ram_block1a_204.init_file_layout = "port_a",
		ram_block1a_204.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_204.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_204.mem_init1 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E00000,
		ram_block1a_204.operation_mode = "rom",
		ram_block1a_204.port_a_address_clear = "none",
		ram_block1a_204.port_a_address_width = 12,
		ram_block1a_204.port_a_data_out_clear = "none",
		ram_block1a_204.port_a_data_out_clock = "none",
		ram_block1a_204.port_a_data_width = 1,
		ram_block1a_204.port_a_first_address = 0,
		ram_block1a_204.port_a_first_bit_number = 204,
		ram_block1a_204.port_a_last_address = 4095,
		ram_block1a_204.port_a_logical_ram_depth = 4096,
		ram_block1a_204.port_a_logical_ram_width = 256,
		ram_block1a_204.ram_block_type = "M144K",
		ram_block1a_204.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_205
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_205portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_205.clk0_core_clock_enable = "none",
		ram_block1a_205.clk0_input_clock_enable = "none",
		ram_block1a_205.connectivity_checking = "OFF",
		ram_block1a_205.init_file = "fv_table0.mif",
		ram_block1a_205.init_file_layout = "port_a",
		ram_block1a_205.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_205.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_205.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E00000,
		ram_block1a_205.operation_mode = "rom",
		ram_block1a_205.port_a_address_clear = "none",
		ram_block1a_205.port_a_address_width = 12,
		ram_block1a_205.port_a_data_out_clear = "none",
		ram_block1a_205.port_a_data_out_clock = "none",
		ram_block1a_205.port_a_data_width = 1,
		ram_block1a_205.port_a_first_address = 0,
		ram_block1a_205.port_a_first_bit_number = 205,
		ram_block1a_205.port_a_last_address = 4095,
		ram_block1a_205.port_a_logical_ram_depth = 4096,
		ram_block1a_205.port_a_logical_ram_width = 256,
		ram_block1a_205.ram_block_type = "M144K",
		ram_block1a_205.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_206
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_206portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_206.clk0_core_clock_enable = "none",
		ram_block1a_206.clk0_input_clock_enable = "none",
		ram_block1a_206.connectivity_checking = "OFF",
		ram_block1a_206.init_file = "fv_table0.mif",
		ram_block1a_206.init_file_layout = "port_a",
		ram_block1a_206.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_206.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_206.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E00000,
		ram_block1a_206.operation_mode = "rom",
		ram_block1a_206.port_a_address_clear = "none",
		ram_block1a_206.port_a_address_width = 12,
		ram_block1a_206.port_a_data_out_clear = "none",
		ram_block1a_206.port_a_data_out_clock = "none",
		ram_block1a_206.port_a_data_width = 1,
		ram_block1a_206.port_a_first_address = 0,
		ram_block1a_206.port_a_first_bit_number = 206,
		ram_block1a_206.port_a_last_address = 4095,
		ram_block1a_206.port_a_logical_ram_depth = 4096,
		ram_block1a_206.port_a_logical_ram_width = 256,
		ram_block1a_206.ram_block_type = "M144K",
		ram_block1a_206.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_207
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_207portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_207.clk0_core_clock_enable = "none",
		ram_block1a_207.clk0_input_clock_enable = "none",
		ram_block1a_207.connectivity_checking = "OFF",
		ram_block1a_207.init_file = "fv_table0.mif",
		ram_block1a_207.init_file_layout = "port_a",
		ram_block1a_207.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_207.mem_init0 = 2048'h00030707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_207.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E00000,
		ram_block1a_207.operation_mode = "rom",
		ram_block1a_207.port_a_address_clear = "none",
		ram_block1a_207.port_a_address_width = 12,
		ram_block1a_207.port_a_data_out_clear = "none",
		ram_block1a_207.port_a_data_out_clock = "none",
		ram_block1a_207.port_a_data_width = 1,
		ram_block1a_207.port_a_first_address = 0,
		ram_block1a_207.port_a_first_bit_number = 207,
		ram_block1a_207.port_a_last_address = 4095,
		ram_block1a_207.port_a_logical_ram_depth = 4096,
		ram_block1a_207.port_a_logical_ram_width = 256,
		ram_block1a_207.ram_block_type = "M144K",
		ram_block1a_207.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_208
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_208portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_208.clk0_core_clock_enable = "none",
		ram_block1a_208.clk0_input_clock_enable = "none",
		ram_block1a_208.connectivity_checking = "OFF",
		ram_block1a_208.init_file = "fv_table0.mif",
		ram_block1a_208.init_file_layout = "port_a",
		ram_block1a_208.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_208.mem_init0 = 2048'h7405F1B4CABFFA0671114431DD8AE693CE2C511528679BFEA6C9B578154B224E13FDB0C987EAA69D713C50137F3078159BF2B6D991DCF2BBD58CC2EB277D104A470D70322E751D0B42180F573528FAA8B1E3B7A5F6E6B4B7E5752F6D7E16040ED5D7AFA1EB711B1C16FCFAF092141670F2C4C6203A1CA2E8D65864DEE06E182C93853107A19D2A14B8862791BD0762CC6C5BFB7D14B01A03EF444CF93182A273D302982171C8198174EC3DA86891964FC31AD75619CD0881468B7EF13DEA87409572AFFC01CE37689A4FACDB08F59E446B98731380EB0862C9A2406FBF9477492AD4C5EB180C7AC195AA3C405777A1A09C928FC1656563626E62686064747460,
		ram_block1a_208.mem_init1 = 2048'h0A16060E36263686CCD8E1E991172F6B5AFCBC90FB77593086E265117ECAA51B6790AE7D08F6C53B608E777082C526D59F78B3F018DB187BA868935C078E5D8243940DDA01DCC702DF48A93FEAA708D558BE33F653973C39D47CF90404B151C4E51DA00811A5546EDF6756EEC53D85A61E2FA9993012AEA4496BC3C56462CEECA30F05BBBFD1476770BE88845A646A3C82D0C4D20C3E607E20BAA4F7F9ABFD6721317F642E3072A8ADEFBD9FDE8882C8A1ABE1A89AD090D3F1A9EA8E85EFA7EC9092FB3944064731395A066539D28EE7D998E6A75310640753226C99F1AEDAB36D58306D1A46A7D1ACE8996E325727788CE1BCCE235F027D11C4BCC386FA0F31,
		ram_block1a_208.operation_mode = "rom",
		ram_block1a_208.port_a_address_clear = "none",
		ram_block1a_208.port_a_address_width = 12,
		ram_block1a_208.port_a_data_out_clear = "none",
		ram_block1a_208.port_a_data_out_clock = "none",
		ram_block1a_208.port_a_data_width = 1,
		ram_block1a_208.port_a_first_address = 0,
		ram_block1a_208.port_a_first_bit_number = 208,
		ram_block1a_208.port_a_last_address = 4095,
		ram_block1a_208.port_a_logical_ram_depth = 4096,
		ram_block1a_208.port_a_logical_ram_width = 256,
		ram_block1a_208.ram_block_type = "M144K",
		ram_block1a_208.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_209
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_209portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_209.clk0_core_clock_enable = "none",
		ram_block1a_209.clk0_input_clock_enable = "none",
		ram_block1a_209.connectivity_checking = "OFF",
		ram_block1a_209.init_file = "fv_table0.mif",
		ram_block1a_209.init_file_layout = "port_a",
		ram_block1a_209.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_209.mem_init0 = 2048'h2AF7DE02917CE4319845D9302DF7428B17EA6BB64ED9902CF960851DC853A73AFBC6168B5CE431FC4D9100D76ABA27F2A91DC8518418EB36A36FFC01D4499916C31EAE71BC29F43FAB76B92CD119864B9E11CC019F528F40CD9057DA04E924E37EB174B93E6384448B0EC904E3A265E027D611549B7AAD20C38E5DB2672CC11AFC256A914CAFF019CE356F8A5922F50457B16213A0770CEE3544BF6152B96218E3C83973886B59B2E50634D7B406E3896A51B7DCF61932D8B5177892B5444A298FEE503725C8EE951967D890AF41542A1A9DE1F7403C2B5FC1F4AA920E116D6B568C88BCABABDF5949647E3A220E8089999595DBFBFBFFFEF6F2F8F8F0F8F0EC,
		ram_block1a_209.mem_init1 = 2048'h0014141C2C2C3CBCEEFAD2C2DAC2E2BEA71D051169796756C6B2A0A4D5417B7F0788B8D6CB2B35196EE682A5315376B094F35F3036DAF5993658CCA387681EBFD96E08F9D7204C7781EA7409E2542FD9A23745B2C07724D6297A80BF448EF50AD0FB2853B16605DE3C678457BFBC478CEF35F81350BB60A18F4CAF6E2DEA09C80665AC7BB01D569D408B66A5BA7BB4658217D403429518CB06D11887529D04439E43D81CC316814C9D0ADF089C598613EE39A470AF32EF708D50CE13C679AC30F1269B4EDA0D9879AC3AE752938D58E524F8479A13CF72AD24D8450CB967EE1B8646B32EEC790C8D71E025935ACF3ABAEF569205FC79A104DDC124BF63C21FB6,
		ram_block1a_209.operation_mode = "rom",
		ram_block1a_209.port_a_address_clear = "none",
		ram_block1a_209.port_a_address_width = 12,
		ram_block1a_209.port_a_data_out_clear = "none",
		ram_block1a_209.port_a_data_out_clock = "none",
		ram_block1a_209.port_a_data_width = 1,
		ram_block1a_209.port_a_first_address = 0,
		ram_block1a_209.port_a_first_bit_number = 209,
		ram_block1a_209.port_a_last_address = 4095,
		ram_block1a_209.port_a_logical_ram_depth = 4096,
		ram_block1a_209.port_a_logical_ram_width = 256,
		ram_block1a_209.ram_block_type = "M144K",
		ram_block1a_209.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_210
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_210portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_210.clk0_core_clock_enable = "none",
		ram_block1a_210.clk0_input_clock_enable = "none",
		ram_block1a_210.connectivity_checking = "OFF",
		ram_block1a_210.init_file = "fv_table0.mif",
		ram_block1a_210.init_file_layout = "port_a",
		ram_block1a_210.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_210.mem_init0 = 2048'h8E7883A05A05E6D42F49B2A14FBEDD6710DBA91E7587347B89EA5C27C4B43348BA5D6E84F33002FD9F2C4FBBF04325D67C0BE89A3D4686B1533CCFED1A70C3A6447BB8CA6507F0D83B4CE6817358BDD76002EDCF3251FF9C72412DC6E10B2CC4BB1976DCB1D35C339BF41E39D1FE907B5798B2DD7D12ACC70B2C42EB95B2785DB38DEC6215B1DADC290773F096AB4D5A3E9CE9EF583C23D7F1A60A787DC3B6B84C537D0996EAE4512B3618C4FBE71B0D707EC691ADBB8650687C0B97A5E0F4C25227310107DAEAFCE0801F0B23756C405CC6A2BAB58589D15F66627A7A640400199B9FAFABABFBFDFDDCC4C0C0C84E465E5E561A323A323B333F3D353D3D3525,
		ram_block1a_210.mem_init1 = 2048'hBDA1A9A981899119514D4D455D5D756D6D7777630B1B1B0A8ABEBCACFCF8C8D8D047772F2B13091D74ECF0CAD68EB729314D55627AA69488B9E77743532C2C98CEFFE90D1522725EC8BD97837E74408EB39BC568361E21EDD3BE280057FB9D80664A7D399FEEE805235FD8BC1A3D61C6A28C6F630CA8D7793D52FE91BF5658B793FD522A8DC3A6086BC7A0067F19BED8592FC8E88F395ABE916344A8DB7D127ACDA7507F97A842259BF20C27D8B2176DA2987F04A8DB3546E89B7644A3F95E2DDFFA006794B24113B4C52B58EA0D7EB083701CAFD53269CFB447299A402DDEE40B70EA8D760CA35902E9D72E55BBA05BB5C67D13C8B2116E94776890F30836E5,
		ram_block1a_210.operation_mode = "rom",
		ram_block1a_210.port_a_address_clear = "none",
		ram_block1a_210.port_a_address_width = 12,
		ram_block1a_210.port_a_data_out_clear = "none",
		ram_block1a_210.port_a_data_out_clock = "none",
		ram_block1a_210.port_a_data_width = 1,
		ram_block1a_210.port_a_first_address = 0,
		ram_block1a_210.port_a_first_bit_number = 210,
		ram_block1a_210.port_a_last_address = 4095,
		ram_block1a_210.port_a_logical_ram_depth = 4096,
		ram_block1a_210.port_a_logical_ram_width = 256,
		ram_block1a_210.ram_block_type = "M144K",
		ram_block1a_210.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_211
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_211portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_211.clk0_core_clock_enable = "none",
		ram_block1a_211.clk0_input_clock_enable = "none",
		ram_block1a_211.connectivity_checking = "OFF",
		ram_block1a_211.init_file = "fv_table0.mif",
		ram_block1a_211.init_file_layout = "port_a",
		ram_block1a_211.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_211.mem_init0 = 2048'hDAB428175369949AAEF05D63339EC0FCF30739304ED2FD89176A605C83AF93C468320F91FDC2DE3C201F43EF908CB67B4D51AEA298C579570B38E4DAD7A9350C5276C995AFB35C48742F938DE1F64E122D31C3DFF2AC1C037F61518CB2A69D41657B0294A8F4E7DB4F34201EC2F3ED9981162A784C51F3AFBB88D4607A4F1909B5B7C2DECC782D3F1B0377E0F0D48693A3355141566662B2848599EFFF7B4A5414003A3EAFC3D1C5EDFCE2221E1E02087D65E5FBD3CFCE90B8A0AC3C165B434F577F616961B49C868A82929EB6ECEDE1F17955454F4F4B13133A3E2E2E24242030B0B0909494C4C6C6C7C7C3C3CBCBCBD3D3D3DFFFF7F7FFFFF7FDFDF5FDFDE5,
		ram_block1a_211.mem_init1 = 2048'hB5B5BDB5B5BDADA5E5EDEDEDF5F5D5DDDDCDCDC9C1D1D1D050606262323636262E2E1E1E1A02001079F9E5E5FDFDC5C3DB9B83AEBE362C281058404C54776FF3BB838D9585A8F0E8665E4E423B2925BD8991D3EEFEE6C0180C35332373CFDDD8A8B4869202637565510196A6B280CC5D697B0F1300B4ECDACA972739095442FAE69489BD277B425428B08F97F3ED540A162EF1CDD5FBA61E08746FD39FA5B0CC56622D1581BEEAD05C293307C8FCEC922729594EF2B684D16F6B1A0CB8D6C7F135001666E1D583A7144074338795F04E5A3D2D99D7E294042B7F49CCB28247796D02B6A4C9DF632518EEE6D39D291652E8B5938F78544A3BB5C9FE720E1931CF,
		ram_block1a_211.operation_mode = "rom",
		ram_block1a_211.port_a_address_clear = "none",
		ram_block1a_211.port_a_address_width = 12,
		ram_block1a_211.port_a_data_out_clear = "none",
		ram_block1a_211.port_a_data_out_clock = "none",
		ram_block1a_211.port_a_data_width = 1,
		ram_block1a_211.port_a_first_address = 0,
		ram_block1a_211.port_a_first_bit_number = 211,
		ram_block1a_211.port_a_last_address = 4095,
		ram_block1a_211.port_a_logical_ram_depth = 4096,
		ram_block1a_211.port_a_logical_ram_width = 256,
		ram_block1a_211.ram_block_type = "M144K",
		ram_block1a_211.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_212
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_212portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_212.clk0_core_clock_enable = "none",
		ram_block1a_212.clk0_input_clock_enable = "none",
		ram_block1a_212.connectivity_checking = "OFF",
		ram_block1a_212.init_file = "fv_table0.mif",
		ram_block1a_212.init_file_layout = "port_a",
		ram_block1a_212.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_212.mem_init0 = 2048'hE6DCD8C094B62F3B1B45557969F8B6869A9AACB5F5695B5F47223828A49488CBFFE7E779090414262A3A76C6D9D9E1B5B7AB0A16044C786064579F8B93B5ADACF0C0465E7E6231350D0D9193EFFEFEE2C0DC1C0C3133232F5F5141C0FCFCEEA292868F1D39616175754E4A5A96A6A4B0B8A98DDFDFC3636377742C0818180E0EB6B6F3E3E1D5D5C5C1C9B93E2E2E2E3A1A084C4C5D7D79E9EBEBF797878382909094ACAC2C687A7A524347475F5F5B512121A1BDBDB5B4A28A8A829292DEDED6C6EEE8E0E07971717D7D656D4D070F0B131B1B131B131F0F072E262E26242C2038B0B8B0B8B0F8F0F8F0F8F4FCFCF4FCE4ECE4E4CCC4CCCCC4CCCEC6CECEC6DE,
		ram_block1a_212.mem_init1 = 2048'h55555D5D5D555555151D1D1D0D0D0D050505050101111110103030302020202020203030343C3E2E4ECEC6C6D6D6DEDACACAC2E3F3FBF9FDE5A5ADADB59595090901031B13366E6E66767E72424840D0DCC48CADB5BDB3A3AB939F97CF4F55587068607C741C060E121A83ABB7BDF5EDC1D9D1C5CE763E222A3A120C045559E1E1FBF7CFCF939288A4343C2C505A4B47577FA9A1B18D8C9492E2EA7E66445119092D3727A39ADECCD4F0E0E03F0F0F1B3B257574C0D0D286AEBAABA91D4D4D7B6B6E7E1E88989CACBFFBCBDF5F4D38382C1E1E8AD2F7E5E5D18187162A2A7A4C4C51E1E3B7A78B998C6C746072564F1BB9A1B5B5C2DADEEE7430011D1D0B33F3,
		ram_block1a_212.operation_mode = "rom",
		ram_block1a_212.port_a_address_clear = "none",
		ram_block1a_212.port_a_address_width = 12,
		ram_block1a_212.port_a_data_out_clear = "none",
		ram_block1a_212.port_a_data_out_clock = "none",
		ram_block1a_212.port_a_data_width = 1,
		ram_block1a_212.port_a_first_address = 0,
		ram_block1a_212.port_a_first_bit_number = 212,
		ram_block1a_212.port_a_last_address = 4095,
		ram_block1a_212.port_a_logical_ram_depth = 4096,
		ram_block1a_212.port_a_logical_ram_width = 256,
		ram_block1a_212.ram_block_type = "M144K",
		ram_block1a_212.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_213
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_213portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_213.clk0_core_clock_enable = "none",
		ram_block1a_213.clk0_input_clock_enable = "none",
		ram_block1a_213.connectivity_checking = "OFF",
		ram_block1a_213.init_file = "fv_table0.mif",
		ram_block1a_213.init_file_layout = "port_a",
		ram_block1a_213.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_213.mem_init0 = 2048'hEEF4F8F8E0C8C0DCD4968EA2AA33333B272F05155D514941416C767EFEE6EAA29A9A928C84859DB5B9A1E169777F5F474F434A5A501824242C34BCB0A08A828BDFD7DFC7EFEBF1F9F1F96D650D141C18120A020A3E363E366E6860E9D1D9D1D5CDC5CDD7FBBBB3ABA3AAA6BE3E161C0008000850585C747C646F676B737B737BCBC38F878D959D959991A9A0A8A0A8B4BCB6FEF6EEC6CA424A425A525A565F454D45656D652931393139313929212D270F078F9F979F969A9A929A828ACAC2CAC2E2ECE4ECFCF4FCFCF4FCFCF4FCFCF0E8E8E0E8E8E0E0E8E0C1C9C9C1CBCBC7D75F5F57575F1F17171F1F1717171F1F17171F1F1F1717171F1F1F1717171F1F,
		ram_block1a_213.mem_init1 = 2048'hCECEC6C6C6C6C6C6C6CECECECECECECECECECECACADADADBDBFBFBFBFBFBFBFBFBFBEBEBEBEBEBEBAB2B23233333333737373F1F0F0F0D0D050505051D1D1D1919111101092868686070707C7C7E76E6E6EEEECED6D6DADADAC2C2CA8A8A9095BDBDB5A5ADADA5A5B9B93111090B43434F5F575F5E66666A6A727A7870282C848C9C94949C80898BA3BBBBB3EFEFE7EFF7D7595149494058543C3C242C263A3A321A020A8697DFD5CDE1E9E1F1F9F1EDC5CF979E120A020A2A363E342C646C5058514941CFD7DFF7EFA3ABB3BBB18C848C949C104068626A767E766F434B13191105ADA5BDB5B9A3AAC2D2DEC6CEC6DA707068602D353D15070B031B131F2FE7,
		ram_block1a_213.operation_mode = "rom",
		ram_block1a_213.port_a_address_clear = "none",
		ram_block1a_213.port_a_address_width = 12,
		ram_block1a_213.port_a_data_out_clear = "none",
		ram_block1a_213.port_a_data_out_clock = "none",
		ram_block1a_213.port_a_data_width = 1,
		ram_block1a_213.port_a_first_address = 0,
		ram_block1a_213.port_a_first_bit_number = 213,
		ram_block1a_213.port_a_last_address = 4095,
		ram_block1a_213.port_a_logical_ram_depth = 4096,
		ram_block1a_213.port_a_logical_ram_width = 256,
		ram_block1a_213.ram_block_type = "M144K",
		ram_block1a_213.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_214
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_214portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_214.clk0_core_clock_enable = "none",
		ram_block1a_214.clk0_input_clock_enable = "none",
		ram_block1a_214.connectivity_checking = "OFF",
		ram_block1a_214.init_file = "fv_table0.mif",
		ram_block1a_214.init_file_layout = "port_a",
		ram_block1a_214.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_214.mem_init0 = 2048'hFEE4E0E8E0E0E8F8F0F8F8D4D4CCC4C4CCCCC6DE9E92929A92B3ABAB232B2F27373F37353D35250D0901494951515951515D5C444E4E666E6E76F6FAF2F2FAFAA2AAAAA2828E94949C9C949C9C85858981818989B1B9B9B1F1FFF7776F6F676F6F67677F5B535B5B53525A4A424A4844444C4C14141C34343C3C343028282020A8A0A0A8AAB2B2BABEB6969F9F97978F8F87C7CFCFC7C3CBCBC3D3DBDBD3D3D9D9D1F1F1F9FDE5E5EDEDE5E5E5EDEDE5E5ED6D7D75757C78787070787838303038181A1212020A0A0A0202020A0A0A0606060E0E0E0606060E0E0E0E0606060E1E1E1E161616161E1E1E1E16161616161E1E1E1E1E1616161616161E1E1E1E1E,
		ram_block1a_214.mem_init1 = 2048'hC1C1C1C1C1C1C1C1C1C9C9C9C9C9C9C9C9C9C9CDCDDDDDDDDDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDFDF5F5E5E5E5E5E5E5E5E5E5E5E7E7EFEFEFEFFFFFFFFBFBF3F3F3F3D292929A8A8A8A8A8A8202020202021A1A1E1E1E16161616160C0C2C2C242424242C2C3838303030307878786860606149494D4D5555575F5F5FD7D7C7CFCFCFC3C3C3EBFBFBF3B3B3BBBBA3A3A5ADADADA4B4BC9C9C94949C8888808088880010505A5A76767E6E6E66666E6E76777B7B7373534B4B4141090915151D1D15958D8DA5A5A9A9B1B1BBBAB2B2AAAAA6EECEC6C6DEDED6D6DADAC2C0C8C060687870747C7D352D2D25252D39131B1B13130B0B030B0F07171F1F37FF,
		ram_block1a_214.operation_mode = "rom",
		ram_block1a_214.port_a_address_clear = "none",
		ram_block1a_214.port_a_address_width = 12,
		ram_block1a_214.port_a_data_out_clear = "none",
		ram_block1a_214.port_a_data_out_clock = "none",
		ram_block1a_214.port_a_data_width = 1,
		ram_block1a_214.port_a_first_address = 0,
		ram_block1a_214.port_a_first_bit_number = 214,
		ram_block1a_214.port_a_last_address = 4095,
		ram_block1a_214.port_a_logical_ram_depth = 4096,
		ram_block1a_214.port_a_logical_ram_width = 256,
		ram_block1a_214.ram_block_type = "M144K",
		ram_block1a_214.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_215
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_215portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_215.clk0_core_clock_enable = "none",
		ram_block1a_215.clk0_input_clock_enable = "none",
		ram_block1a_215.connectivity_checking = "OFF",
		ram_block1a_215.init_file = "fv_table0.mif",
		ram_block1a_215.init_file_layout = "port_a",
		ram_block1a_215.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_215.mem_init0 = 2048'hFEF4F0F0F8F8F8E8E0E0E0E8E8E8E0E0E0E0E8F8F8F4F4F4FCDCDCDCD4D4D4DCCCCCC4C6C6CECECECAC282829A9A9A929292939B9B9BB3B3B3AB2B2F272727272F2F2F2727273D3D3D3D3535353D3D3931313131090909014141494949494141414949595D5555555D5C5C5C5454565E5E5E5E4646466E6E6E6E666262626A6AEAE2E2E2E2FAFAFAFAF2F2F2F2FAFAFAFAF2B2B2B2BABEBEBEB6A6A6A6AEAEACACA4848484848C8C8C8C84848484848C8C8C8C9C94949591919999999999919191919199999999999991919191919199999999999991919191919191999999998989898181818181818181898989898989898989898181818181818181818181,
		ram_block1a_215.mem_init1 = 2048'h4E4E4E4E4E4E4E4E4E4646464646464646464646465656565676767676767676767676767676767676767E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E6E6E6E6A6A626262626363636363636363636B6B6B6B6B6B7B7B7B7B7B7373737373717151515959595959594D4D45454545050505050D0D0D0D0D0D0D1515151515159D9D9D9D9D9D919191B1A1A1A9A9A9A9A9A1A1A3A3A3A3AABABABABAB2B2B2B6B6BEBEBEBEB6A6E6E6E6CECECECECEC6C6C6C6DEDEDADAD2D2D2D2D2D8D8D8D8C0C0C0C0C8484848606064647C7C7C7D757575757D3D3D353525252D2D29292123232B0B0B1B131313131B1B1B131313070F0F0F070707070F0F0F071717173FFF,
		ram_block1a_215.operation_mode = "rom",
		ram_block1a_215.port_a_address_clear = "none",
		ram_block1a_215.port_a_address_width = 12,
		ram_block1a_215.port_a_data_out_clear = "none",
		ram_block1a_215.port_a_data_out_clock = "none",
		ram_block1a_215.port_a_data_width = 1,
		ram_block1a_215.port_a_first_address = 0,
		ram_block1a_215.port_a_first_bit_number = 215,
		ram_block1a_215.port_a_last_address = 4095,
		ram_block1a_215.port_a_logical_ram_depth = 4096,
		ram_block1a_215.port_a_logical_ram_width = 256,
		ram_block1a_215.ram_block_type = "M144K",
		ram_block1a_215.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_216
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_216portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_216.clk0_core_clock_enable = "none",
		ram_block1a_216.clk0_input_clock_enable = "none",
		ram_block1a_216.connectivity_checking = "OFF",
		ram_block1a_216.init_file = "fv_table0.mif",
		ram_block1a_216.init_file_layout = "port_a",
		ram_block1a_216.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_216.mem_init0 = 2048'hFEF4F0F0F0F0F0F0F8F8F8F8F8F8F0F0F0F0F0E0E0E8E8E8E8E8E8E8E0E0E0E0E0E0E8E8E8E8E8E8ECE4E4E4F4F4F4FCFCFCFCFCFCFCD4D4D4D4D4D4DCDCDCDCDCDCDCD4D4D4C6C6C6C6CECECECECECAC2C2C2C2C2C2C2CA8A8A8A8A8A8A828282828292929A9A9A9A9B9B9B939393939393939B9B9BBBBBBBBBB3B7B7B7B7B7373F3F3F3F2F2F2F2F27272727272727272F2F2F2F2F2F2F2F27272727272725252D2D2D2D2D2D2D2D2D252525252525252525353D3D3D39393939393939313131313131313131313139393939393939393939393931313131313131313131313131313939393939393939393939393939393939393131313131313131313131,
		ram_block1a_216.mem_init1 = 2048'hF6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6E6E6E6E6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C2C2CACACACACACACACACACACACACACACACACACACADADADADADAD2D2D2D2D2D0D0D0D0D0D0D0D0D0D0D0D0D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8C0C0C0C0C0C04040404040404C4C4C6C6C6C6C6C6C6C6C64646464646465757575757D7D7D7D7D7D7D7D7D757535353535353535353D3D3D3D2D2D29292121212121232323232B2B2B2B2B2B2B2B03030303131313131B1B1B1B1B1B1B13131313131317171F1F1F1F1F1F0F070707070707070F0F0F0F0F0F0F070707070707070F1F1F1F3FFF,
		ram_block1a_216.operation_mode = "rom",
		ram_block1a_216.port_a_address_clear = "none",
		ram_block1a_216.port_a_address_width = 12,
		ram_block1a_216.port_a_data_out_clear = "none",
		ram_block1a_216.port_a_data_out_clock = "none",
		ram_block1a_216.port_a_data_width = 1,
		ram_block1a_216.port_a_first_address = 0,
		ram_block1a_216.port_a_first_bit_number = 216,
		ram_block1a_216.port_a_last_address = 4095,
		ram_block1a_216.port_a_logical_ram_depth = 4096,
		ram_block1a_216.port_a_logical_ram_width = 256,
		ram_block1a_216.ram_block_type = "M144K",
		ram_block1a_216.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_217
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_217portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_217.clk0_core_clock_enable = "none",
		ram_block1a_217.clk0_input_clock_enable = "none",
		ram_block1a_217.connectivity_checking = "OFF",
		ram_block1a_217.init_file = "fv_table0.mif",
		ram_block1a_217.init_file_layout = "port_a",
		ram_block1a_217.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_217.mem_init0 = 2048'hF6FCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E4ECECECECECECECECECECECECECECE4E4E4E4E4F4F4F4F4F4F4F4F4F4FCFCFCFCFCFCFCFCFCFCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D4DCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD4D4D4D4D4D4D6D6D6D6D6D6D6D6D6D6D6DEDEDEDEDEDEDEDEDECECECECECACACACACACACAC2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2CACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACACAC2C2C2C2C2C2C2C2C2C2C2,
		ram_block1a_217.mem_init1 = 2048'h3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D393939393939393939393939393939393939393939292929292921212121212323232323232323232323232323232323232323232323232323232B2B2B2B2B2B2B2B2B2B2B2B2B2B2B0B0B0B0B0B0B0B0B03030303030303131313131313131313131313131B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1F1F17171717171717171717171717171717171F1F1F1F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070717171737F7,
		ram_block1a_217.operation_mode = "rom",
		ram_block1a_217.port_a_address_clear = "none",
		ram_block1a_217.port_a_address_width = 12,
		ram_block1a_217.port_a_data_out_clear = "none",
		ram_block1a_217.port_a_data_out_clock = "none",
		ram_block1a_217.port_a_data_width = 1,
		ram_block1a_217.port_a_first_address = 0,
		ram_block1a_217.port_a_first_bit_number = 217,
		ram_block1a_217.port_a_last_address = 4095,
		ram_block1a_217.port_a_logical_ram_depth = 4096,
		ram_block1a_217.port_a_logical_ram_width = 256,
		ram_block1a_217.ram_block_type = "M144K",
		ram_block1a_217.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_218
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_218portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_218.clk0_core_clock_enable = "none",
		ram_block1a_218.clk0_input_clock_enable = "none",
		ram_block1a_218.connectivity_checking = "OFF",
		ram_block1a_218.init_file = "fv_table0.mif",
		ram_block1a_218.init_file_layout = "port_a",
		ram_block1a_218.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_218.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8ECECECECECECECE4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECEC,
		ram_block1a_218.mem_init1 = 2048'h13131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131317171717171717171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F17171717171717070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F07070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F1F1F1F3FFF,
		ram_block1a_218.operation_mode = "rom",
		ram_block1a_218.port_a_address_clear = "none",
		ram_block1a_218.port_a_address_width = 12,
		ram_block1a_218.port_a_data_out_clear = "none",
		ram_block1a_218.port_a_data_out_clock = "none",
		ram_block1a_218.port_a_data_width = 1,
		ram_block1a_218.port_a_first_address = 0,
		ram_block1a_218.port_a_first_bit_number = 218,
		ram_block1a_218.port_a_last_address = 4095,
		ram_block1a_218.port_a_logical_ram_depth = 4096,
		ram_block1a_218.port_a_logical_ram_width = 256,
		ram_block1a_218.ram_block_type = "M144K",
		ram_block1a_218.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_219
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_219portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_219.clk0_core_clock_enable = "none",
		ram_block1a_219.clk0_input_clock_enable = "none",
		ram_block1a_219.connectivity_checking = "OFF",
		ram_block1a_219.init_file = "fv_table0.mif",
		ram_block1a_219.init_file_layout = "port_a",
		ram_block1a_219.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_219.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_219.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F3FFF,
		ram_block1a_219.operation_mode = "rom",
		ram_block1a_219.port_a_address_clear = "none",
		ram_block1a_219.port_a_address_width = 12,
		ram_block1a_219.port_a_data_out_clear = "none",
		ram_block1a_219.port_a_data_out_clock = "none",
		ram_block1a_219.port_a_data_width = 1,
		ram_block1a_219.port_a_first_address = 0,
		ram_block1a_219.port_a_first_bit_number = 219,
		ram_block1a_219.port_a_last_address = 4095,
		ram_block1a_219.port_a_logical_ram_depth = 4096,
		ram_block1a_219.port_a_logical_ram_width = 256,
		ram_block1a_219.ram_block_type = "M144K",
		ram_block1a_219.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_220
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_220portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_220.clk0_core_clock_enable = "none",
		ram_block1a_220.clk0_input_clock_enable = "none",
		ram_block1a_220.connectivity_checking = "OFF",
		ram_block1a_220.init_file = "fv_table0.mif",
		ram_block1a_220.init_file_layout = "port_a",
		ram_block1a_220.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_220.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_220.mem_init1 = 2048'h0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F3FFF,
		ram_block1a_220.operation_mode = "rom",
		ram_block1a_220.port_a_address_clear = "none",
		ram_block1a_220.port_a_address_width = 12,
		ram_block1a_220.port_a_data_out_clear = "none",
		ram_block1a_220.port_a_data_out_clock = "none",
		ram_block1a_220.port_a_data_width = 1,
		ram_block1a_220.port_a_first_address = 0,
		ram_block1a_220.port_a_first_bit_number = 220,
		ram_block1a_220.port_a_last_address = 4095,
		ram_block1a_220.port_a_logical_ram_depth = 4096,
		ram_block1a_220.port_a_logical_ram_width = 256,
		ram_block1a_220.ram_block_type = "M144K",
		ram_block1a_220.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_221
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_221portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_221.clk0_core_clock_enable = "none",
		ram_block1a_221.clk0_input_clock_enable = "none",
		ram_block1a_221.connectivity_checking = "OFF",
		ram_block1a_221.init_file = "fv_table0.mif",
		ram_block1a_221.init_file_layout = "port_a",
		ram_block1a_221.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_221.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_221.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F3FFF,
		ram_block1a_221.operation_mode = "rom",
		ram_block1a_221.port_a_address_clear = "none",
		ram_block1a_221.port_a_address_width = 12,
		ram_block1a_221.port_a_data_out_clear = "none",
		ram_block1a_221.port_a_data_out_clock = "none",
		ram_block1a_221.port_a_data_width = 1,
		ram_block1a_221.port_a_first_address = 0,
		ram_block1a_221.port_a_first_bit_number = 221,
		ram_block1a_221.port_a_last_address = 4095,
		ram_block1a_221.port_a_logical_ram_depth = 4096,
		ram_block1a_221.port_a_logical_ram_width = 256,
		ram_block1a_221.ram_block_type = "M144K",
		ram_block1a_221.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_222
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_222portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_222.clk0_core_clock_enable = "none",
		ram_block1a_222.clk0_input_clock_enable = "none",
		ram_block1a_222.connectivity_checking = "OFF",
		ram_block1a_222.init_file = "fv_table0.mif",
		ram_block1a_222.init_file_layout = "port_a",
		ram_block1a_222.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_222.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_222.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F3FFF,
		ram_block1a_222.operation_mode = "rom",
		ram_block1a_222.port_a_address_clear = "none",
		ram_block1a_222.port_a_address_width = 12,
		ram_block1a_222.port_a_data_out_clear = "none",
		ram_block1a_222.port_a_data_out_clock = "none",
		ram_block1a_222.port_a_data_width = 1,
		ram_block1a_222.port_a_first_address = 0,
		ram_block1a_222.port_a_first_bit_number = 222,
		ram_block1a_222.port_a_last_address = 4095,
		ram_block1a_222.port_a_logical_ram_depth = 4096,
		ram_block1a_222.port_a_logical_ram_width = 256,
		ram_block1a_222.ram_block_type = "M144K",
		ram_block1a_222.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_223
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_223portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_223.clk0_core_clock_enable = "none",
		ram_block1a_223.clk0_input_clock_enable = "none",
		ram_block1a_223.connectivity_checking = "OFF",
		ram_block1a_223.init_file = "fv_table0.mif",
		ram_block1a_223.init_file_layout = "port_a",
		ram_block1a_223.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_223.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_223.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F3FFF,
		ram_block1a_223.operation_mode = "rom",
		ram_block1a_223.port_a_address_clear = "none",
		ram_block1a_223.port_a_address_width = 12,
		ram_block1a_223.port_a_data_out_clear = "none",
		ram_block1a_223.port_a_data_out_clock = "none",
		ram_block1a_223.port_a_data_width = 1,
		ram_block1a_223.port_a_first_address = 0,
		ram_block1a_223.port_a_first_bit_number = 223,
		ram_block1a_223.port_a_last_address = 4095,
		ram_block1a_223.port_a_logical_ram_depth = 4096,
		ram_block1a_223.port_a_logical_ram_width = 256,
		ram_block1a_223.ram_block_type = "M144K",
		ram_block1a_223.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_224
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_224portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_224.clk0_core_clock_enable = "none",
		ram_block1a_224.clk0_input_clock_enable = "none",
		ram_block1a_224.connectivity_checking = "OFF",
		ram_block1a_224.init_file = "fv_table0.mif",
		ram_block1a_224.init_file_layout = "port_a",
		ram_block1a_224.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_224.mem_init0 = 2048'h2C6905C4A1EF9AD3BF721E57326E4180E4A9DC9CF93C4A0367721F53A0ED81DC98E5E60A571B66235D4800753AEED397C094E9FDBACE9BCDD88CF9EBBEE8BD89DE8A9BCD889ECF9B95C48297C5C99E9ED8090F4C501236756FABA0C0CE8C052B717B1A908AE8E25F15072DFBD1C1731102B0A6D47E68D2F8CE142A92A42E10B385291BBD832709AA963816BA5553FF5968CE8A35951B66CE5165AF1ACA7B6D940CD96372AA0BDB4A8B7BF22AA36AB637F637B37AB73CF129EC0B9A5700ED31E60B5CA976835C21F60C49BE4500FB1C27C38073D8B65D3694F71C2EC5EE9C5B698AB7ED42702497E9F84E113523F2DCC0E7B7313508064E4A4E4441495D5D5D4B,
		ram_block1a_224.mem_init1 = 2048'h6870786050405048B8A0928EDF7F6B013134DACAE5092966CAA48B6F5994F2CD2116D8AB5F609B651E88F30A5CA74C57B7680BD032F9BA57945734F873B85586C3109F428954C307D6499449D623B770A11CC045BE3B6FC643BB3ED7D3729A1BB6D65FFD4C0CA51D37C66E7FC1E058E2DF7D49BA0214A08B3745F1FE4A705ECAE4535DA98789273355D7F1F7191337F9FBDD17012B65F7D99B83C47E3C2A2072E88193C58F96C45E0C194B51015A48104757053662A8B1EFBFD8C097DFC8B0FE2729581E4B6B3C7009474B347531460287FFB0DC91EFAAA6C304703D59167A3782CEA9E580C5296E03472E725798F4B1D4947135523F7712DFB3F28FC3E42149,
		ram_block1a_224.operation_mode = "rom",
		ram_block1a_224.port_a_address_clear = "none",
		ram_block1a_224.port_a_address_width = 12,
		ram_block1a_224.port_a_data_out_clear = "none",
		ram_block1a_224.port_a_data_out_clock = "none",
		ram_block1a_224.port_a_data_width = 1,
		ram_block1a_224.port_a_first_address = 0,
		ram_block1a_224.port_a_first_bit_number = 224,
		ram_block1a_224.port_a_last_address = 4095,
		ram_block1a_224.port_a_logical_ram_depth = 4096,
		ram_block1a_224.port_a_logical_ram_width = 256,
		ram_block1a_224.ram_block_type = "M144K",
		ram_block1a_224.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_225
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_225portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_225.clk0_core_clock_enable = "none",
		ram_block1a_225.clk0_input_clock_enable = "none",
		ram_block1a_225.connectivity_checking = "OFF",
		ram_block1a_225.init_file = "fv_table0.mif",
		ram_block1a_225.init_file_layout = "port_a",
		ram_block1a_225.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_225.mem_init0 = 2048'h429627F662BB1ECE5702BB6BF62FD9409905EC75A9B04DD50CC171AC37E75A9B06DE0F3AF267BE2AC91C8545D001ED7CAB2AFE3FAA5BDF0CC9589C49C81F9F6AAB3EFA29AC6DB93CFF2AAF6FB87DFC39FE6AAB6CA124C503D6D31CD9189F53B669AC2966A34C8151DE13F4AD62AF52DD106FA27D905B0EF13CAB4215F22FFC894EB56017DE29FA8E51A27F0C936A1DC63C619A7D26DF6932D1265F9DAE4DBAF00320D933408BA05A319AF80360CAA94A688BEC4E25C5EA0923CCB615797285A748783F85E2521D27C3FCA6037D629295A3D740742E9BC5F9E61A04312F4BD8CCBAB7A3191549667E72C485819397B3ABA4EC646850565E5E5A5253534F474F45,
		ram_block1a_225.mem_init1 = 2048'hECE4E4FCDCCCCCD49484AEB2BB233B434B5F6D7D6098889EA6F2C9556D312B0ED6E0D09723235CD8A68E997D410EAA95D3731420E6CBA5066AC589AF40248FF9DE3A51E78A2857BC92670DBAD02744F083497E85EF10ABF10E6D9F847381DA295BC03B408A710AD92022D12261934829F60DC6BE75AAC908F734478B48BB763DDA03C4EF22E10CDF185DBE7BF035DA915C931EC520EFAA69EC39FE13944D8A471894598603CE19DC4B8F5A9D08C51A9F478A15D80512DE0F8A7DA020FD2AAF7662BD50C915C8439E2AF326AD79EC1D88589502FB6FB62BFA061DD040BD24F1699C4DDB02B7677AAB1FCE57926AF524B841D8841DE070A914C4598838E53622D3,
		ram_block1a_225.operation_mode = "rom",
		ram_block1a_225.port_a_address_clear = "none",
		ram_block1a_225.port_a_address_width = 12,
		ram_block1a_225.port_a_data_out_clear = "none",
		ram_block1a_225.port_a_data_out_clock = "none",
		ram_block1a_225.port_a_data_width = 1,
		ram_block1a_225.port_a_first_address = 0,
		ram_block1a_225.port_a_first_bit_number = 225,
		ram_block1a_225.port_a_last_address = 4095,
		ram_block1a_225.port_a_logical_ram_depth = 4096,
		ram_block1a_225.port_a_logical_ram_width = 256,
		ram_block1a_225.ram_block_type = "M144K",
		ram_block1a_225.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_226
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_226portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_226.clk0_core_clock_enable = "none",
		ram_block1a_226.clk0_input_clock_enable = "none",
		ram_block1a_226.connectivity_checking = "OFF",
		ram_block1a_226.init_file = "fv_table0.mif",
		ram_block1a_226.init_file_layout = "port_a",
		ram_block1a_226.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_226.mem_init0 = 2048'hEC877C56A9CA003BD02E4DF69C6F6298FB0022C9BE54C7AC5E7192E00B38FE9D6744B7517A89EB1C1DFF842741B2917304E6C52650D3B0406785E65133D0B3056684A3523093F41635C3A00367C4A6416394F75738DAF91E3C5BBB9C7E1DB2F05537D0FA9D3D52E1836C6C0BA5C67819F7F49A2B45E288957718B6CFC1221E71DB8628537DB08EE4511FA4C8FF71082EF2D5AB3A5C63E791A466592D2B9EC8F4130730EECABDA1174A7C608F93A5F8465A253987D2EEF4091F2365D0C8DEABBD0501566A78DC8997A7A3FD44405A362B311D8589D7FEEAE2F41C080917373723616C7CDCD0C0CECEC6FAB3BBB1BDB5ADA9A12129090F0707070F0E0E0A02020A,
		ram_block1a_226.mem_init1 = 2048'h252D2D2D0D1D1D1D5D4D47474EDED6E6EEE2FAF2E2829A948C84B539296173474F5F7F28B8A88494C2FAFB67570911342EB6CAD2CCFDA11F0F326274CC98AFBF89596C6A1286B1EDDF522E3400CFF3EB84302E4355ADAA967065133FACC8F6330521FEDAB4214F72B49AA769443A9ED1EB0E2076DBBD987E6581A6C86C3B99F4D2351D52B499734CA08BC56A06EDCBA6046B89B472513792F01735D2B20D6BC8A4C7681AF5DF3218E78C224BB59E7813A8CE2701FA9CBF4C2A8BF5163DCBA80AFD9412698AB4573DC2E11B72DDA76C12B9D22C0FF49E6943987957A4C73D1AE9AB187F85E655BBC80B39DABC076694FB6802F11A2CC7BC7E45AAD03B08E21D16,
		ram_block1a_226.operation_mode = "rom",
		ram_block1a_226.port_a_address_clear = "none",
		ram_block1a_226.port_a_address_width = 12,
		ram_block1a_226.port_a_data_out_clear = "none",
		ram_block1a_226.port_a_data_out_clock = "none",
		ram_block1a_226.port_a_data_width = 1,
		ram_block1a_226.port_a_first_address = 0,
		ram_block1a_226.port_a_first_bit_number = 226,
		ram_block1a_226.port_a_last_address = 4095,
		ram_block1a_226.port_a_logical_ram_depth = 4096,
		ram_block1a_226.port_a_logical_ram_width = 256,
		ram_block1a_226.ram_block_type = "M144K",
		ram_block1a_226.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_227
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_227portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_227.clk0_core_clock_enable = "none",
		ram_block1a_227.clk0_input_clock_enable = "none",
		ram_block1a_227.connectivity_checking = "OFF",
		ram_block1a_227.init_file = "fv_table0.mif",
		ram_block1a_227.init_file_layout = "port_a",
		ram_block1a_227.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_227.mem_init0 = 2048'h2453CFF9B08E7A65519FA2B4C847770B14F0EED38D39164AF4E59B9768744A37B18DD26A741907FBC6D8BC231B4578E68A94A9774F702C809FE3FD441A2679D5CBB7AC104C736F918CA6FA4559653B829CE0FF431B2538C6DAE1BD811F62706CD18FB7A9D4487A67198599E2F6C8403D2B374DD0E4FE82871961774A5A84A8B987D34B6C70201E0AABF5E1D9DE4E322424114BCFFBE8FC9C881E376371554549BAAEAEB888CDD57363677F08001414AAAAF7F7C9C1D5DD2C223A361E0E005955EDE5EBF3FBD78E88909894242C26627B7B57474F4941515155BDADACAAAAAABABABEBE9E968680808888C1C1C9CDC5D5DDD55D5D757B737B737B737B73737B73,
		ram_block1a_227.mem_init1 = 2048'hEDE5EDE5CDC5CDC5CDD5DFD7D7DFD7CFCFC7C7CFD7B7B7BBABA3A222323A380C0C0C0C5C5C4C68687A7273E7C79F9F9B8181B9B9A5ACFC524A4A525E662E31390189958FE7FBF2E6CC54000830272F3F43C3D5ECE8B8AA861603617565555382B6A6A898CC5D6363370D1880B4FEC2D3CD31212F164A72ECF9819FAF3378445862BF8B91CDFC62560E3925B7CBDEECB00417637FEDD88EBEAA5D497B2F8290A4F0C75F293C02D2EEE995073A6E50C8BFB38D58607E021DB1EBD6C23C29035FE1FC803A3F415DE2B69C81776B5E10A4DECBF531061A6CEDD3A7320C487FAB999CEA5E49253386DCF80F1B2D79DECABEA50177629C98AFF345603A0ED1F5E31E28,
		ram_block1a_227.operation_mode = "rom",
		ram_block1a_227.port_a_address_clear = "none",
		ram_block1a_227.port_a_address_width = 12,
		ram_block1a_227.port_a_data_out_clear = "none",
		ram_block1a_227.port_a_data_out_clock = "none",
		ram_block1a_227.port_a_data_width = 1,
		ram_block1a_227.port_a_first_address = 0,
		ram_block1a_227.port_a_first_bit_number = 227,
		ram_block1a_227.port_a_last_address = 4095,
		ram_block1a_227.port_a_logical_ram_depth = 4096,
		ram_block1a_227.port_a_logical_ram_width = 256,
		ram_block1a_227.ram_block_type = "M144K",
		ram_block1a_227.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_228
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_228portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_228.clk0_core_clock_enable = "none",
		ram_block1a_228.clk0_input_clock_enable = "none",
		ram_block1a_228.connectivity_checking = "OFF",
		ram_block1a_228.init_file = "fv_table0.mif",
		ram_block1a_228.init_file_layout = "port_a",
		ram_block1a_228.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_228.mem_init0 = 2048'h103B2F277F49C1DCF4A2BAB6861911616D75634A1E96A8B8B4ADCFD3434F7D30281C16868AFBE5E5D9D9851E3E22223C4C4051DFEFE7B38B8C9490286A76774B591505ADB9B2A6CEDAC0C07D7D61231B1F0700B8F8E4E4DADAC387BF3921293D14424A5A76E6ECF1918D8D979BAB23667C70404854562E23A3BBB5858DD1D1D8E6EE7E727A22041C151901212FB7FFE3EBC2D0DCD4CCC0A8B03E372F270B131B514D454D757878F2EAE6EE96969A928880858DB5B5B9B1696B63674F57575E5A4242484840643C3C3C3430A0A8AAAAA3A387979F9F9F9F9F9BD3C3C3C1C1C1C1C1C5C5E5EDFDFDFDFDFDF4F4F4F0F8F8F8F07070787A72727A7A72727A72727A,
		ram_block1a_228.mem_init1 = 2048'hDED6D6DEFEF6F6FEFEF6F4FCFCFCF4E4E4ECECECE4A4A4A4B4BCBC3C3C3C3C0808080808081818181A1A1B0F2F67676777777F7F6B6363C1D9D9D9D5C58D8C84B4BCB8A2A2AAAAB69E1E464E4E5159516169657D753D27038B929A968EA6ACF4F8E0E0C8D45D474F03333B232F2D151C08C0D8DEF6E6EEFAF38B8D9D151529293376464E5A5AC0E4B4B5A9AB9B9F8FC7737060647454020212B7A7A5F1C1C1D5D5E26A3A3E0C0C100165F7FFEBCBD39484B8382826565B4B517565A9B0828E9E92E2687545495B172F3EB0A884D4C8E2FBFF2719110D14366AE2DEC6C991B9A5BF130A5E546868708F879B93ADB5F9E058564E2A322D259981C3FFF6EAF0140C,
		ram_block1a_228.operation_mode = "rom",
		ram_block1a_228.port_a_address_clear = "none",
		ram_block1a_228.port_a_address_width = 12,
		ram_block1a_228.port_a_data_out_clear = "none",
		ram_block1a_228.port_a_data_out_clock = "none",
		ram_block1a_228.port_a_data_width = 1,
		ram_block1a_228.port_a_first_address = 0,
		ram_block1a_228.port_a_first_bit_number = 228,
		ram_block1a_228.port_a_last_address = 4095,
		ram_block1a_228.port_a_logical_ram_depth = 4096,
		ram_block1a_228.port_a_logical_ram_width = 256,
		ram_block1a_228.ram_block_type = "M144K",
		ram_block1a_228.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_229
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_229portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_229.clk0_core_clock_enable = "none",
		ram_block1a_229.clk0_input_clock_enable = "none",
		ram_block1a_229.connectivity_checking = "OFF",
		ram_block1a_229.init_file = "fv_table0.mif",
		ram_block1a_229.init_file_layout = "port_a",
		ram_block1a_229.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_229.mem_init0 = 2048'h181B0F0707373F3B3361616D5DDCD4C4C0C8DAFABEB6A6A6AABB99910105054D5D79736363627E7E5E5E02808098989CACA4A5A3B3BBFBCBCFC7C7575559586868243434343E2A0A0A121297978FCDEDE9F1F1F1F1EDEDCFCFD69292120A0A0E26343434382828214155555F5F4FC7C3C3CBFBFBF7F5A5ACACACA090909898988686060E0E5672727B7B6363656D6D75755D5D595141490901878E9E96B6BEBEB6A2AAAAA2A2AAA0B0BCBCD4DCDCD4C4CCC1C1C9C1C1C959535B57777F77777F676F6F676F63232B232B233B3B31393038141C1C141C141C141C040C040C040C0408000800080008000808000800080008088088808A8A828A82828A82828A82,
		ram_block1a_229.mem_init1 = 2048'h1F171717171F1F1F1F17171717171F0F0F0F0F0F07474747474747C7C7C7C7F7F7F7F7F7F7F7F7F7F5F5F4E0E0E0E0E0E0E0E8E8F8F8F8D8D0D0D0D4C48C8C8C8C848496969E9E9AB232222A2A2B2323333B3F37377F6D4D45454D49515159595141496165ECFEF6B6BEB6A6AAA2828A92929A94948C848C8DF5F9F1717961696B675F575F57474B030A1218303C2424ACA4BCB0B890CAC2CAC7DFD7DFE7EFE3EBF17139350D050D141812120A222A667E7EF6EEE0C8C9D1D9D5CD8D85BFBBB3BBA3232E16161C50404840507C74646E6F63BB9B93878F85959DB9A1A0E8E8F4F65E4E424A5A5A52252D2D2531393921818F9FDFD7C2CAEAF2F0F4FCECE40010,
		ram_block1a_229.operation_mode = "rom",
		ram_block1a_229.port_a_address_clear = "none",
		ram_block1a_229.port_a_address_width = 12,
		ram_block1a_229.port_a_data_out_clear = "none",
		ram_block1a_229.port_a_data_out_clock = "none",
		ram_block1a_229.port_a_data_width = 1,
		ram_block1a_229.port_a_first_address = 0,
		ram_block1a_229.port_a_first_bit_number = 229,
		ram_block1a_229.port_a_last_address = 4095,
		ram_block1a_229.port_a_logical_ram_depth = 4096,
		ram_block1a_229.port_a_logical_ram_width = 256,
		ram_block1a_229.ram_block_type = "M144K",
		ram_block1a_229.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_230
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_230portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_230.clk0_core_clock_enable = "none",
		ram_block1a_230.clk0_input_clock_enable = "none",
		ram_block1a_230.connectivity_checking = "OFF",
		ram_block1a_230.init_file = "fv_table0.mif",
		ram_block1a_230.init_file_layout = "port_a",
		ram_block1a_230.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_230.mem_init0 = 2048'h000B17171F171F17170F070B232B2B333B3339317D7D656D656C4444DCD0D8D0D8D0D2CAC2CAC6CEE6EEBEB6BEB6BEB2AAAAA3A9A1A9A19995959D151D151D050D494149414B537B73737B767E666E666E6E666E667A72585050181098808884848C848C849C9495BDB1B9B3BBA3A3ABA3ABA3ABAFA7FFF7FFF7F7DFD7DFD7DFC9C1494149494149404858505C545C5C547C747C7C646C24242A222A2A222A22223A323A3A323A3A323E36161E16160E06070F07070F078F8D85818981818981919991919999D1D9D9D1D1D9D1D1D9D9D1F5FDF5F5FDFDF5F5FDEDE5E5EDEDE5E5EDEDE5E5EDEDE5E5EDEDEDE5E5EDEDE5E5E5EDEDE7E7E7EFEFEFE7E7E7EFEF,
		ram_block1a_230.mem_init1 = 2048'h1E16161616161616161E1E1E1E1E1E0E0E0E0E0E0606060606060606060606060606060606060606060606161616161616161E1E1E1E1E3E3E3E3E3A2A626262626262606068686868E8F8F0F0F1F1F1F1F9FDFDFDF5E5C5C5C5CDCDCDCDC5C5C5D5DDDDD9D1D3D3939B9B8B8383A3ABABABA3A7A7BFBFB7B6B6BEBE3E36262E2C2800000808181050585850505C4C4C44444C4C44647E7E76737B7B73636B6B6363EBA3A79F9F97979F9D958D8D85818981819999B1B8B8B0B4ACE4E4EEE6E6EEFE767A5A525A5A424A4A424E4E565C55551D353529212129212939313931353F978F8F878F8787DAD2DADAD2DAD2C2EAE4ECE4E4FCF4FCFCF4F8F0E8E80008,
		ram_block1a_230.operation_mode = "rom",
		ram_block1a_230.port_a_address_clear = "none",
		ram_block1a_230.port_a_address_width = 12,
		ram_block1a_230.port_a_data_out_clear = "none",
		ram_block1a_230.port_a_data_out_clock = "none",
		ram_block1a_230.port_a_data_width = 1,
		ram_block1a_230.port_a_first_address = 0,
		ram_block1a_230.port_a_first_bit_number = 230,
		ram_block1a_230.port_a_last_address = 4095,
		ram_block1a_230.port_a_logical_ram_depth = 4096,
		ram_block1a_230.port_a_logical_ram_width = 256,
		ram_block1a_230.ram_block_type = "M144K",
		ram_block1a_230.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_231
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_231portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_231.clk0_core_clock_enable = "none",
		ram_block1a_231.clk0_input_clock_enable = "none",
		ram_block1a_231.connectivity_checking = "OFF",
		ram_block1a_231.init_file = "fv_table0.mif",
		ram_block1a_231.init_file_layout = "port_a",
		ram_block1a_231.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_231.mem_init0 = 2048'h000B0F0F07070F0F0F17171F1F1717171F1F17171B1B0B03030B2B2B23232B2B232321393931353D3D3575757D7D75756D6D6C64646C6C44404048C8C0C0C8D8D0D0D0D8D8D2D2DADADAD2D6DECEC6C6CECECEC6C6CECEE6E6E6AEAEA6B6BEBABAB2B2BABAB2B2B3BBBBB3B1B9A9A9A1A1A9A9A1A5A5ADADA5A5A58D8D85858D9D9D15151D1D1D15151D1D1D111119191911111919090141414B4B4343434B4B4B43434B4B4B4343434F4F6F6767677F7F7E7676767E7E767676767E7E7E7676767E7E7E7676767E7E7E7E7676767E7E7E7A7272727A7A7A7A726262626A6A6A6A626262626A6A6A6A62626262626A6A6A6A6A62626060606868686868686060,
		ram_block1a_231.mem_init1 = 2048'h818989898989898989898989898989999999999991919191919191919191919191919191919191919191919191919191919199999999999999999999898989898989898989818181818181818180808080888C8C8C8C9CBCBCBCB4B4B4B4B4B4B4B4BCBCBCBCBEBEFEF6F6E6E6E6E6EEEEEEEEEAEAE2E2E2E2E2EAEA6A6A7A72727252525A5A5A5A5A525252525E4E4E4E4E464646464C4C4C4D454545555D5D5D5D5515113939393931313129292929212121292929212121253D3D3D3737373F3FBFB797979F9F8F8787878B8B8B838282CACACAD2D2D2DADAD2D2D2DADADED4F4ECECECE4E4E4ECECE4E4E4ECECFCF4F0F8F8F8F0F0F8F8F8F0F0E8E80800,
		ram_block1a_231.operation_mode = "rom",
		ram_block1a_231.port_a_address_clear = "none",
		ram_block1a_231.port_a_address_width = 12,
		ram_block1a_231.port_a_data_out_clear = "none",
		ram_block1a_231.port_a_data_out_clock = "none",
		ram_block1a_231.port_a_data_width = 1,
		ram_block1a_231.port_a_first_address = 0,
		ram_block1a_231.port_a_first_bit_number = 231,
		ram_block1a_231.port_a_last_address = 4095,
		ram_block1a_231.port_a_logical_ram_depth = 4096,
		ram_block1a_231.port_a_logical_ram_width = 256,
		ram_block1a_231.ram_block_type = "M144K",
		ram_block1a_231.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_232
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_232portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_232.clk0_core_clock_enable = "none",
		ram_block1a_232.clk0_input_clock_enable = "none",
		ram_block1a_232.connectivity_checking = "OFF",
		ram_block1a_232.init_file = "fv_table0.mif",
		ram_block1a_232.init_file_layout = "port_a",
		ram_block1a_232.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_232.mem_init0 = 2048'h000B0F0F0F0F07070707070F0F0F0F0F070707070F0F1F1F1F17171717171F1F1F1F1F171717131B1B1B1B1B131313130B0B0B0B0B03032323232B2B2B2B23232323232B2B292921212121252D3D3D3D35353535353D3D3D3D3D757575757D7D7D7D7D75757575747C7C7C7C74646464646C6C6C6868606060606048484848404040C0C0C8C8C8C8C8C0C0C0C0C0C8C8C8C8C8C0C0D0D0D0D0DADADADADAD2D2D2D2D2DADADADADADAD6D6D6D6D6D6DEDEDEDEDEDED6D6D6D6D6D6DEDEDEDEDEDED6D6D6D6D6D6DEDEDEDEDEDEDED6D6D6D6D6D6D6DEDEDEDEDECECECEC6C6C6C6C6C6C6C6CECECECECECECECECEC6C6C6C6C6C6C6C6C6C6CECECECECECECECE,
		ram_block1a_232.mem_init1 = 2048'h313131313131313131313131313131313131313139393939393939393939393939393939393939393939393939393939393931313131313131313131212121212121212121212121212121212121212121292D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D252525252727272727373737373F3F3F3F3F3F3F3F3F3F3F3737B7B7B7B7B7B797979F9F9F9F9F9F9F9F9F9383838383838383838B8B8B8A8A8A8A8A8282828282C2C2CACACACACACACAD2D2D2D2D2D2D2DADADADADADADED6D6D6D4D4D4DCDCDCDCFCFCF4F4E4E4E4E4ECECECECECECE4E4E4E4E4E4ECECECECECE4E4E0E0E0F8F8F8F8F8F8F0F0F0F0F0F8F8F8F8F8F0F0F0F0F0F8F8F8F8F8E0E00000,
		ram_block1a_232.operation_mode = "rom",
		ram_block1a_232.port_a_address_clear = "none",
		ram_block1a_232.port_a_address_width = 12,
		ram_block1a_232.port_a_data_out_clear = "none",
		ram_block1a_232.port_a_data_out_clock = "none",
		ram_block1a_232.port_a_data_width = 1,
		ram_block1a_232.port_a_first_address = 0,
		ram_block1a_232.port_a_first_bit_number = 232,
		ram_block1a_232.port_a_last_address = 4095,
		ram_block1a_232.port_a_logical_ram_depth = 4096,
		ram_block1a_232.port_a_logical_ram_width = 256,
		ram_block1a_232.ram_block_type = "M144K",
		ram_block1a_232.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_233
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_233portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_233.clk0_core_clock_enable = "none",
		ram_block1a_233.clk0_input_clock_enable = "none",
		ram_block1a_233.connectivity_checking = "OFF",
		ram_block1a_233.init_file = "fv_table0.mif",
		ram_block1a_233.init_file_layout = "port_a",
		ram_block1a_233.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_233.mem_init0 = 2048'h000B0F0F0F0F0F0F0F0F0F0707070707070707070F0F0F0F0F0F0F0F0F0F0707070707070707070F0F0F0F0F0F0F0F0F171717171717171717171F1F1F1F1F1F1F1F1F1717171717171717131B1B1B1B1B1B1B1B1B1313131313131313131B1B1B1B1B1B1B1B1B1B1313131313030303030B0B0B0B0B0B0B0B0B0B2323232323232323232B2B2B2B2B2B2B2B2B2B2323232323232323232323292929292929292929292121212121212525252525252D2D2D2D2D2D2D2D2D2D2D2D2525252525252525252525252D2D2D2D2D2D2D2D2D2D2D2D2D2D252525252535353535353535353535353D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3535353535353535,
		ram_block1a_233.mem_init1 = 2048'hC2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2DADEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDCDCDCDCDCDCDCDCDCD4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4F4F4FCFCFCFCFCFCFCFCFCFCECECECECECECECECE4E4E4E4E4E4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECECECECECE4E4E4E4E4E4E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0E0E00000,
		ram_block1a_233.operation_mode = "rom",
		ram_block1a_233.port_a_address_clear = "none",
		ram_block1a_233.port_a_address_width = 12,
		ram_block1a_233.port_a_data_out_clear = "none",
		ram_block1a_233.port_a_data_out_clock = "none",
		ram_block1a_233.port_a_data_width = 1,
		ram_block1a_233.port_a_first_address = 0,
		ram_block1a_233.port_a_first_bit_number = 233,
		ram_block1a_233.port_a_last_address = 4095,
		ram_block1a_233.port_a_logical_ram_depth = 4096,
		ram_block1a_233.port_a_logical_ram_width = 256,
		ram_block1a_233.ram_block_type = "M144K",
		ram_block1a_233.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_234
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_234portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_234.clk0_core_clock_enable = "none",
		ram_block1a_234.clk0_input_clock_enable = "none",
		ram_block1a_234.connectivity_checking = "OFF",
		ram_block1a_234.init_file = "fv_table0.mif",
		ram_block1a_234.init_file_layout = "port_a",
		ram_block1a_234.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_234.mem_init0 = 2048'h08030707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F1F1F171717171717171717171717171717171717171F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F171717171717171717171717171717171313131313131B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1313131313131313131313131313131313131313131313131313131313131B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B,
		ram_block1a_234.mem_init1 = 2048'hECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECECE4E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8E8E80808,
		ram_block1a_234.operation_mode = "rom",
		ram_block1a_234.port_a_address_clear = "none",
		ram_block1a_234.port_a_address_width = 12,
		ram_block1a_234.port_a_data_out_clear = "none",
		ram_block1a_234.port_a_data_out_clock = "none",
		ram_block1a_234.port_a_data_width = 1,
		ram_block1a_234.port_a_first_address = 0,
		ram_block1a_234.port_a_first_bit_number = 234,
		ram_block1a_234.port_a_last_address = 4095,
		ram_block1a_234.port_a_logical_ram_depth = 4096,
		ram_block1a_234.port_a_logical_ram_width = 256,
		ram_block1a_234.ram_block_type = "M144K",
		ram_block1a_234.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_235
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_235portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_235.clk0_core_clock_enable = "none",
		ram_block1a_235.clk0_input_clock_enable = "none",
		ram_block1a_235.connectivity_checking = "OFF",
		ram_block1a_235.init_file = "fv_table0.mif",
		ram_block1a_235.init_file_layout = "port_a",
		ram_block1a_235.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_235.mem_init0 = 2048'h00030707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707,
		ram_block1a_235.mem_init1 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E00000,
		ram_block1a_235.operation_mode = "rom",
		ram_block1a_235.port_a_address_clear = "none",
		ram_block1a_235.port_a_address_width = 12,
		ram_block1a_235.port_a_data_out_clear = "none",
		ram_block1a_235.port_a_data_out_clock = "none",
		ram_block1a_235.port_a_data_width = 1,
		ram_block1a_235.port_a_first_address = 0,
		ram_block1a_235.port_a_first_bit_number = 235,
		ram_block1a_235.port_a_last_address = 4095,
		ram_block1a_235.port_a_logical_ram_depth = 4096,
		ram_block1a_235.port_a_logical_ram_width = 256,
		ram_block1a_235.ram_block_type = "M144K",
		ram_block1a_235.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_236
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_236portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_236.clk0_core_clock_enable = "none",
		ram_block1a_236.clk0_input_clock_enable = "none",
		ram_block1a_236.connectivity_checking = "OFF",
		ram_block1a_236.init_file = "fv_table0.mif",
		ram_block1a_236.init_file_layout = "port_a",
		ram_block1a_236.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_236.mem_init0 = 2048'h00030707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_236.mem_init1 = 2048'hF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E00000,
		ram_block1a_236.operation_mode = "rom",
		ram_block1a_236.port_a_address_clear = "none",
		ram_block1a_236.port_a_address_width = 12,
		ram_block1a_236.port_a_data_out_clear = "none",
		ram_block1a_236.port_a_data_out_clock = "none",
		ram_block1a_236.port_a_data_width = 1,
		ram_block1a_236.port_a_first_address = 0,
		ram_block1a_236.port_a_first_bit_number = 236,
		ram_block1a_236.port_a_last_address = 4095,
		ram_block1a_236.port_a_logical_ram_depth = 4096,
		ram_block1a_236.port_a_logical_ram_width = 256,
		ram_block1a_236.ram_block_type = "M144K",
		ram_block1a_236.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_237
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_237portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_237.clk0_core_clock_enable = "none",
		ram_block1a_237.clk0_input_clock_enable = "none",
		ram_block1a_237.connectivity_checking = "OFF",
		ram_block1a_237.init_file = "fv_table0.mif",
		ram_block1a_237.init_file_layout = "port_a",
		ram_block1a_237.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_237.mem_init0 = 2048'h00030707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707,
		ram_block1a_237.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E00000,
		ram_block1a_237.operation_mode = "rom",
		ram_block1a_237.port_a_address_clear = "none",
		ram_block1a_237.port_a_address_width = 12,
		ram_block1a_237.port_a_data_out_clear = "none",
		ram_block1a_237.port_a_data_out_clock = "none",
		ram_block1a_237.port_a_data_width = 1,
		ram_block1a_237.port_a_first_address = 0,
		ram_block1a_237.port_a_first_bit_number = 237,
		ram_block1a_237.port_a_last_address = 4095,
		ram_block1a_237.port_a_logical_ram_depth = 4096,
		ram_block1a_237.port_a_logical_ram_width = 256,
		ram_block1a_237.ram_block_type = "M144K",
		ram_block1a_237.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_238
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_238portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_238.clk0_core_clock_enable = "none",
		ram_block1a_238.clk0_input_clock_enable = "none",
		ram_block1a_238.connectivity_checking = "OFF",
		ram_block1a_238.init_file = "fv_table0.mif",
		ram_block1a_238.init_file_layout = "port_a",
		ram_block1a_238.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_238.mem_init0 = 2048'h00030707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_238.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E00000,
		ram_block1a_238.operation_mode = "rom",
		ram_block1a_238.port_a_address_clear = "none",
		ram_block1a_238.port_a_address_width = 12,
		ram_block1a_238.port_a_data_out_clear = "none",
		ram_block1a_238.port_a_data_out_clock = "none",
		ram_block1a_238.port_a_data_width = 1,
		ram_block1a_238.port_a_first_address = 0,
		ram_block1a_238.port_a_first_bit_number = 238,
		ram_block1a_238.port_a_last_address = 4095,
		ram_block1a_238.port_a_logical_ram_depth = 4096,
		ram_block1a_238.port_a_logical_ram_width = 256,
		ram_block1a_238.ram_block_type = "M144K",
		ram_block1a_238.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_239
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_239portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_239.clk0_core_clock_enable = "none",
		ram_block1a_239.clk0_input_clock_enable = "none",
		ram_block1a_239.connectivity_checking = "OFF",
		ram_block1a_239.init_file = "fv_table0.mif",
		ram_block1a_239.init_file_layout = "port_a",
		ram_block1a_239.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_239.mem_init0 = 2048'h00030707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F,
		ram_block1a_239.mem_init1 = 2048'hF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E00000,
		ram_block1a_239.operation_mode = "rom",
		ram_block1a_239.port_a_address_clear = "none",
		ram_block1a_239.port_a_address_width = 12,
		ram_block1a_239.port_a_data_out_clear = "none",
		ram_block1a_239.port_a_data_out_clock = "none",
		ram_block1a_239.port_a_data_width = 1,
		ram_block1a_239.port_a_first_address = 0,
		ram_block1a_239.port_a_first_bit_number = 239,
		ram_block1a_239.port_a_last_address = 4095,
		ram_block1a_239.port_a_logical_ram_depth = 4096,
		ram_block1a_239.port_a_logical_ram_width = 256,
		ram_block1a_239.ram_block_type = "M144K",
		ram_block1a_239.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_240
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_240portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_240.clk0_core_clock_enable = "none",
		ram_block1a_240.clk0_input_clock_enable = "none",
		ram_block1a_240.connectivity_checking = "OFF",
		ram_block1a_240.init_file = "fv_table0.mif",
		ram_block1a_240.init_file_layout = "port_a",
		ram_block1a_240.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_240.mem_init0 = 2048'h0C4D3968318DC4B5E0B0C9845C653040114C35FDE091C594EDB1E8D1055603736A374F0A534736EBBBF6ED99C08495C8A8F5EFA2FFBFAAEA9D99C08D93DE9683C58084D5DB9ED2DDB1B47A7E3B3D781E13555984AAA7EDD996024077730585DAE8E4170B317FC7D0EA30043EADD3C1615361B39123001AB88A2052F8DA7066CCEE416BEDC52F09A71D31928C20C6FC71CFF934829E68C5536FB808D5C367B600D15506A27BFB2E844DCC10D9519851D918D1448445B433E322FF1C41DC34EB1E459065BAC720F50A57B8074EB85736F1CE2DC7AA016E8CA7543E9DE644077CC6A5354A78F38DB462595523B28CC2D7F16520161A141109EFE3E3EFFEF0F0F4EC,
		ram_block1a_240.mem_init1 = 2048'h435B5B4B3B3329310190E0F8E6DE9A23315D61E286B8715F3394D8FF1935D2F60D63CCB85B649EF92318EF9546BDC250ABD813E9BA5784E724F113D89D7EE12CFF3A5D941BCF0ACD50974AC713CC7DB02DFD2A9347DE232BFE4FCF36A3E352FA31898860D95736961C31997A76CE6149F792388CA21B3D8BB7102C92AC0A1EA09F2151CFF9DB457BCB95B709037DE7CDDB313B01C4E6FCB61C1E7C65EF8D8FC7C8222030737D9D9FDAC08E87D1B9366E68393F62283C7B633C706537724C184D4B1E42150164302F7A2E594D14401D2B762F730610C1BCE0B1B5C09BC7BAEBEF1E43136E3B31441DEDA0F98DD4D9A1F4054D10693D1C4D98E0ADFC8CD9F02075,
		ram_block1a_240.operation_mode = "rom",
		ram_block1a_240.port_a_address_clear = "none",
		ram_block1a_240.port_a_address_width = 12,
		ram_block1a_240.port_a_data_out_clear = "none",
		ram_block1a_240.port_a_data_out_clock = "none",
		ram_block1a_240.port_a_data_width = 1,
		ram_block1a_240.port_a_first_address = 0,
		ram_block1a_240.port_a_first_bit_number = 240,
		ram_block1a_240.port_a_last_address = 4095,
		ram_block1a_240.port_a_logical_ram_depth = 4096,
		ram_block1a_240.port_a_logical_ram_width = 256,
		ram_block1a_240.ram_block_type = "M144K",
		ram_block1a_240.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_241
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_241portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_241.clk0_core_clock_enable = "none",
		ram_block1a_241.clk0_input_clock_enable = "none",
		ram_block1a_241.connectivity_checking = "OFF",
		ram_block1a_241.init_file = "fv_table0.mif",
		ram_block1a_241.init_file_layout = "port_a",
		ram_block1a_241.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_241.mem_init0 = 2048'h5AC33AB2632EBE4FCF1E9F43D23BE36AB33FCED717C6439332EB6BB27FE52C955D8801C150956564B539F821A964BD35DC498242DF1EDE5F8A4BC306DD599059D41CD148834FCE03C2060DC809CC4CAB62E726FA39F47198560F824D8479B43EE326499055DA2FEF3075804F9A39ECB95E8B4CB9EE1ADD08FFA205D0277AA95C8BF720D12E39CC1762BD4AABF407D2AC4F9AA146B5F00A7DBE0B6892753685E01271D2156F8CAF4E24C7F01A79D2B05B7092ED462C87EF143FD9D2A84F649493E94A3C9DCBF81E0761DACEB11B4F708A9FA17D4E5025B38FD8E47217011D62E6D8C481BF23211C584E4E6AFFF5B1A9878F829A9E9490907074747C75737B7363,
		ram_block1a_241.mem_init1 = 2048'h455D5D5D6D65677F77EE869E9E8692BAA8F8D44D556B3B231784D0E0FEC61B233D49D2F6A2991D635F50A8AEDB75280EBAF5D9270A4CFB9FB85A56B19FF2002FDBF8BE11719EB55B288CE7093ADD872C42B9986A0DFEF407F892697A986B18CBF310EBB84231A25120FE0D56A55E0AF13A8DDC27F8924BBC7F0AD936E79853866C399E4D88673EF10ECF0875BA3BE401CE8B44B131F633FC9956DB0EC124E36EAEE12CF17EB3569111DC1BD64F82C449885D9A12D70A81449819DC0B8B4E971AD10D8C59983CED2AB27FE62BFB7AA744D819804C959C60E130E565B63BCB429F47C617BB6AB337E6CF178E43D30AEB7FBE2FF7568B53DA8223FE6EAF3EC6079A,
		ram_block1a_241.operation_mode = "rom",
		ram_block1a_241.port_a_address_clear = "none",
		ram_block1a_241.port_a_address_width = 12,
		ram_block1a_241.port_a_data_out_clear = "none",
		ram_block1a_241.port_a_data_out_clock = "none",
		ram_block1a_241.port_a_data_width = 1,
		ram_block1a_241.port_a_first_address = 0,
		ram_block1a_241.port_a_first_bit_number = 241,
		ram_block1a_241.port_a_last_address = 4095,
		ram_block1a_241.port_a_logical_ram_depth = 4096,
		ram_block1a_241.port_a_logical_ram_width = 256,
		ram_block1a_241.ram_block_type = "M144K",
		ram_block1a_241.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_242
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_242portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_242.clk0_core_clock_enable = "none",
		ram_block1a_242.clk0_input_clock_enable = "none",
		ram_block1a_242.connectivity_checking = "OFF",
		ram_block1a_242.init_file = "fv_table0.mif",
		ram_block1a_242.init_file_layout = "port_a",
		ram_block1a_242.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_242.mem_init0 = 2048'hBA5043A8C2659EF41F24CEAD565CBFD46609EA183BD8BA094AA8CB7016FDDE2447EC866D16B8F318A2C92200EB8C3655BEDC7D1EE0C32042E183684FBDDE7517F8DB3152FA9D765CB798FA113BD4BF17749AB15A7097FD761329CAA4076DCAA351763C9FF91026C5E680137FDCBE496B2E9CFB592C2FC9FA1E256380B4D7612696F8CB0D381ACDE1923465D3BCA84B7D298AB4E147342046F3E1961A6C59CFBCB8CE5B6D1186B2E5D30724384EDBEDB18612786D53C7BBAC904E5B752D1A869AF4E9D34F033C242856C3CBF5E1A99612022C7C796747D3D384A4B0B0B6AECB4B55555961656F763A323A168E84888880808D9D9D979393F3F3F3FBFBFFF7F7EF,
		ram_block1a_242.mem_init1 = 2048'h02121A123A3A322A2AA3A3BBBBBBAF8F8DDDD5D5CDE9F1F9E16A361E06061A3A2064F5C5C1D3C3AFBFA00018447E736BD78599B9A4F642526531299F8FF2FCCC003F27314DD4E2BE89196D7B5E8CB087DB7D601C06EBDDC12E3A4461F78384705E49BD92CEE05D132CC0DEBB0D407294B127407C9F93E54A263DD3F6080367D0BE9C592F8CE0C72D38D6FD933A54A3A9446601A3C42103E4E68B6956BC937B14BFDDF2006DCF882A49AE8E6103A8C7A50E70D9BA547F9DFA4123C4E40760DAB953749FE54E01EBC2315FBC966506A0C33012F99E24C78C665DB3D8610BE0833D5EBD8F44279DFA19FBC02349B2915B248FE5167DD7A44FECAE513290E3082AD9,
		ram_block1a_242.operation_mode = "rom",
		ram_block1a_242.port_a_address_clear = "none",
		ram_block1a_242.port_a_address_width = 12,
		ram_block1a_242.port_a_data_out_clear = "none",
		ram_block1a_242.port_a_data_out_clock = "none",
		ram_block1a_242.port_a_data_width = 1,
		ram_block1a_242.port_a_first_address = 0,
		ram_block1a_242.port_a_first_bit_number = 242,
		ram_block1a_242.port_a_last_address = 4095,
		ram_block1a_242.port_a_logical_ram_depth = 4096,
		ram_block1a_242.port_a_logical_ram_width = 256,
		ram_block1a_242.ram_block_type = "M144K",
		ram_block1a_242.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_243
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_243portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_243.clk0_core_clock_enable = "none",
		ram_block1a_243.clk0_input_clock_enable = "none",
		ram_block1a_243.connectivity_checking = "OFF",
		ram_block1a_243.init_file = "fv_table0.mif",
		ram_block1a_243.init_file_layout = "port_a",
		ram_block1a_243.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_243.mem_init0 = 2048'hCA94A0174B79FC8296A97D430E3884DBE7F10C023EE1DDC3BE005C7B639D80B6EA55413F3A84F0EF5B053026DAC9EDBB065064718793A4F04652253593C6F8EC1B0F3164D0C2BFA9150276685C87B3AFD0447A2F1189FFE2FED8053F2355C8F4AA938519677A528CB1AFB3C35C602E120B95E9F7DEC21C21391F43DCE4B8968F136D617B465A90A4B983CF53686438020E93A1EDF5CAC69E222C3529435FD7E8F4BCA08A961F2369757D42561E82A8B4BDA1C3CBD75F6B607C3C200A0A179F8BE1E5FDFDF1C2CACE961212282C2C3531311343474F4FDBDBD8F8ECECECE4A0A0B2B2BE9E9E96878B8B83830B09050D0D050D151D1D1119717971717971797161,
		ram_block1a_243.mem_init1 = 2048'h736B63634B4B4B4343C3C3DBDBDBDBDBD989818181A5BDBDB5B4ACACA4ACB8909AD24A424E565E766E6961793901050D9D9F83A3A2F2F6E6C4D0D040403D3F3F23131B0545DCF0E0EEF69E829B11252D714B4E5656AAB8BC8591D3E7777360140402B2AFEFD1C1DDFE22320E045965FFC3CB94AC30244E53637DA9989682F2655D4B1F3FA8D4C4F2E73F0915207AD6C099A5BB075C607C879B87F9E856423E2D91C7F2E49C081F2B7DCCD8A6B2055D6B7E1084B9E3D749342A16CDF1ED921E20744FD3A5B88E72674119AEBACCD96F3B1C08FEEFD105324E48F4A39F8B74684A17A9B5CAF678051BE7F0CC9237295566FA8C89F7635408BF8BCDF86E1A0D39FF,
		ram_block1a_243.operation_mode = "rom",
		ram_block1a_243.port_a_address_clear = "none",
		ram_block1a_243.port_a_address_width = 12,
		ram_block1a_243.port_a_data_out_clear = "none",
		ram_block1a_243.port_a_data_out_clock = "none",
		ram_block1a_243.port_a_data_width = 1,
		ram_block1a_243.port_a_first_address = 0,
		ram_block1a_243.port_a_first_bit_number = 243,
		ram_block1a_243.port_a_last_address = 4095,
		ram_block1a_243.port_a_logical_ram_depth = 4096,
		ram_block1a_243.port_a_logical_ram_width = 256,
		ram_block1a_243.ram_block_type = "M144K",
		ram_block1a_243.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_244
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_244portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_244.clk0_core_clock_enable = "none",
		ram_block1a_244.clk0_input_clock_enable = "none",
		ram_block1a_244.connectivity_checking = "OFF",
		ram_block1a_244.init_file = "fv_table0.mif",
		ram_block1a_244.init_file_layout = "port_a",
		ram_block1a_244.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_244.mem_init0 = 2048'hFEECC0D894AE37332B055D59407EFEA2829C9581B97F67635A5C043030AAAF9FD3C1C5FDE86A1E1602003535E9EBDBCFCE98B8AC2C381B4F4F5B7969FDBC8A8A9E9EA0E1757545435B5E2E2838B08484DBDBEFEFF171010C1C1A12222E7CF9C1C5DDDFCBA3B6BE3C00001C5C4F63637F7FE58199989486AABAB2FE6D4551595945272B3B3226AC849098D8C4E7EFFBF3F36F45051D1810002C2E36327A6AE2C5DDDDD1D1C9C9E5A7BFBFB2A2A22E0C14141858584040646F7F7F7373736BEBEF8585959599989898808484A6A6A6BEBABABAFAFAFAFA6E6E6D4D4D4D4D4D4949595951515151515D5D5D5D5557575F5F5F57474F4F4B43232B2B232B2B23233B,
		ram_block1a_244.mem_init1 = 2048'h72727A72727A727A72FAF2E2EAE2EAE2E8E0E0E8E0C8D0D8D8D1D9D1D1D9C5C5CD8D85858D9D95B5BDBBBBA3A3A3A3AB3B3B3F1F1E4E4E4E4C585858586868686474747E3EAF8383839B9B97878DA5A5F9F9F0E8E0445E565E420A223A363D252D219991D9CFC7DFF6F2EAE2E0BC9C0400081B3327276F7B5B41C5D4D4D0A0A2BABEAE8E095151656575736B4E1E969080A8BCB4E7CBDB53474F39302824141E82CAF7FDEDE1F9D58F061A3A262C74584157DFE3A3BBB584889852666E7B6345151D89ABB6B6C2C2D4CC6D793B2F0F1B080CFCFCE2E2D79781393D2D295256465EF8E0A59D8B83977F60607C44421A33A7ADB1C9C5DEDA626E3409011D172BF3,
		ram_block1a_244.operation_mode = "rom",
		ram_block1a_244.port_a_address_clear = "none",
		ram_block1a_244.port_a_address_width = 12,
		ram_block1a_244.port_a_data_out_clear = "none",
		ram_block1a_244.port_a_data_out_clock = "none",
		ram_block1a_244.port_a_data_width = 1,
		ram_block1a_244.port_a_first_address = 0,
		ram_block1a_244.port_a_first_bit_number = 244,
		ram_block1a_244.port_a_last_address = 4095,
		ram_block1a_244.port_a_logical_ram_depth = 4096,
		ram_block1a_244.port_a_logical_ram_width = 256,
		ram_block1a_244.ram_block_type = "M144K",
		ram_block1a_244.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_245
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_245portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_245.clk0_core_clock_enable = "none",
		ram_block1a_245.clk0_input_clock_enable = "none",
		ram_block1a_245.connectivity_checking = "OFF",
		ram_block1a_245.init_file = "fv_table0.mif",
		ram_block1a_245.init_file_layout = "port_a",
		ram_block1a_245.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_245.mem_init0 = 2048'hEEE4E8F8F0D0C8C4C4CE9E929BAB232F27353D310149414D5C565E626AEAE2FAB6BCB484898199919D97AFA7636B737B726C444C44585018100C262EB6BFB3BBA3AB8DC5DDD5DDD1C9C0E8E6FE7E767E222A020A1C141C150D010129217BF7F7FFE7EFE3C3DAD2D8DCD4CC848CA8A0B8B0323E262F2F270B13135B51514D454D4D6569717078F2F2EEE6AEAE868E92929A929098808D8D85ADA5B5B9F1F979736B63676F676F4F475F57525A525A504048440C04040C242C343C38303830B8B0B2BAA2AAA6AFA7AFAFA7AF878F879F939B93DBD3DBD3DBD3D9D1D9D1D9D1DDD5CDC5CDC5CDC5CDCDC5CDC5CDC5CDCDC5CDC5CDCDC5C9C1E9E9E1E9E9E1E9E1E1,
		ram_block1a_245.mem_init1 = 2048'h828A82828A82828A8A02020A02020A0A000000080800101818181010101818181010101018080828202424242424242C3C3C3C3C3D7D7D7D7F6B6B6B6B4B4B4B4353535353D3DFDFDFCFCFC7C7C5EDEDB9B9B0B0B8B8A8A0A0ACAC84949C9E96969A0A02424A42527B77777F75656D6569697159515919050D078F969E92BAB2A2AAA2AAA4F4FCD4DCC4C8C0C9D1515F577F67672F233B3B333B05040C0C141C98D0E0EAE2E6FEFEF6F7EBCBCBC1919D9D8D052121393B3A362666464E5A5A584840C4E4F5F5B1B1A3AB8B9F9F9F9F8B888878787474646462525252560F0F0F1FB9B1B1A1A5ADBDDDD2D2C2CACEDEF6767468282031351D1D07030B1B1337EF,
		ram_block1a_245.operation_mode = "rom",
		ram_block1a_245.port_a_address_clear = "none",
		ram_block1a_245.port_a_address_width = 12,
		ram_block1a_245.port_a_data_out_clear = "none",
		ram_block1a_245.port_a_data_out_clock = "none",
		ram_block1a_245.port_a_data_width = 1,
		ram_block1a_245.port_a_first_address = 0,
		ram_block1a_245.port_a_first_bit_number = 245,
		ram_block1a_245.port_a_last_address = 4095,
		ram_block1a_245.port_a_logical_ram_depth = 4096,
		ram_block1a_245.port_a_logical_ram_width = 256,
		ram_block1a_245.ram_block_type = "M144K",
		ram_block1a_245.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_246
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_246portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_246.clk0_core_clock_enable = "none",
		ram_block1a_246.clk0_input_clock_enable = "none",
		ram_block1a_246.connectivity_checking = "OFF",
		ram_block1a_246.init_file = "fv_table0.mif",
		ram_block1a_246.init_file_layout = "port_a",
		ram_block1a_246.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_246.mem_init0 = 2048'hF6F4F8E0E0E8E0E0E8E0F8FCF4DCDCD4D4CEC6C2CA82828A93939BBFB73F3F27272D2D2529293131393911115D55454D4C46464E4E52525A5A52727AEAE2E6EEEEE6E4A4BCBCB4B0B8B9919189898981858D8D8597979F9F979393BBBBE363636B6B6367677E7E7474747C7C74505048484840404848484454541C1E1E16161E1E3E3222232BABABA3A3ABABABA3B7B7BFBFBDB5B5BDBDBD95958589C9C1C1C1C9C9C9C1C1C9C9C9D1D1D4DCDCD4D6D6DEDED6D6D6DEFEF6E6EEEAEAE2E26A6A6A62626A6A62626A6A6A62626A6A72767E7E36363E3E36363C3C34343C3C34343C3C34343C3C343C3C34343C3C343C3C34343C34343838101818101818101018,
		ram_block1a_246.mem_init1 = 2048'hEFE7E7E7EFEFEFE7E7E7E7EFEFEFE7E7E5E5E5EDEDEDFDF5F5F5F5F5F5FDFDFDFDFDFDFDF5F5F5D5D5D5D5D5D5D5D5DDCDCDCDCDCD8D8D8D8D89898989898989819191919111111111111119191B3B3B2F2F26262626262E2E2E2E263636363E3E3A3A3272727A6A4A4242424848484044445C5C5454545C5C54D4CDCDC1E1E9E9E9E1E1EBB3B3BBBBB3B7BFBFA7AFAFA7878F87878B9B939B9B919898908888044C64646C64747C747C787078726A6A626A624E46565E575F571F17170B0309010981A9B1B9B5BDB5B5BDA5ADA5ADA1AAA2DAD2D2DAD2DAD6CEC6CEC6CEC6CED678787078707860282D252D252D35151D171B13130B030B03030F071F1F37FF,
		ram_block1a_246.operation_mode = "rom",
		ram_block1a_246.port_a_address_clear = "none",
		ram_block1a_246.port_a_address_width = 12,
		ram_block1a_246.port_a_data_out_clear = "none",
		ram_block1a_246.port_a_data_out_clock = "none",
		ram_block1a_246.port_a_data_width = 1,
		ram_block1a_246.port_a_first_address = 0,
		ram_block1a_246.port_a_first_bit_number = 246,
		ram_block1a_246.port_a_last_address = 4095,
		ram_block1a_246.port_a_logical_ram_depth = 4096,
		ram_block1a_246.port_a_logical_ram_width = 256,
		ram_block1a_246.ram_block_type = "M144K",
		ram_block1a_246.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_247
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_247portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_247.clk0_core_clock_enable = "none",
		ram_block1a_247.clk0_input_clock_enable = "none",
		ram_block1a_247.connectivity_checking = "OFF",
		ram_block1a_247.init_file = "fv_table0.mif",
		ram_block1a_247.init_file_layout = "port_a",
		ram_block1a_247.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_247.mem_init0 = 2048'hF6FCF8F0F8F8F0F8F8F0E0E8E0E0E8E0E8E8E0ECECE4ECECF4FCFCD4DCDCD4DCD4D6DED6D2DAC2CACAC2CAC2828A82828B838B8B839F97979F97BFBF373F37373F373D35252D252929212921212921292121292139313139313D35151D555D55555D555D55444C464E46464E464A42424A424A42424A424A525A5A525A525A5A527A767E7676FEF6FEF6F6FEF6FEE6EEEEE6ECE4ECECE4ECE4ECE4E0A8A0A8A0A0A8A0A8A0A0A8A0B8B0B9B9B1B9B1B9B9B1B9B1B9B9919991919D959D95959D959D95959D959D9D959D959D9D958D85858D858D8D858D85878F878F8F878F87878F878F8F878F8F878F87878F87878F878F8F878F8B838B8B838B8B838B8383,
		ram_block1a_247.mem_init1 = 2048'h606060606868686868686860606060606262626A6A6A7A7A7A7A7A7A7A7272727272727272727272727272727272727A7A7A7A7A7A7A7A7A7A7E7E7E7E7E7E7E7666666666666666666666666666464646464F4F4F4F4F4F4F4F4F47575757575753535B1B1B1B1B1B131313111111191919090901010101010989898985A5A5A5A5ADADADB5B5B5B5BDBDBDBDB5B5B5BDBDBDB5B5B1A1A9A9A9A3A2A2AAAAAAA2E2CACACAC2D2D2DADADED6D6DEDEDED6D6DEDED6C6C6CECEC6C6CECECAC2C0C8C84060787870707878787070787874757D2D252D2D25252D2D25252D2D25253D1B131B1B13131B1B131B1B13130B03030B0F070F0F07070F07070F1F173FFF,
		ram_block1a_247.operation_mode = "rom",
		ram_block1a_247.port_a_address_clear = "none",
		ram_block1a_247.port_a_address_width = 12,
		ram_block1a_247.port_a_data_out_clear = "none",
		ram_block1a_247.port_a_data_out_clock = "none",
		ram_block1a_247.port_a_data_width = 1,
		ram_block1a_247.port_a_first_address = 0,
		ram_block1a_247.port_a_first_bit_number = 247,
		ram_block1a_247.port_a_last_address = 4095,
		ram_block1a_247.port_a_logical_ram_depth = 4096,
		ram_block1a_247.port_a_logical_ram_width = 256,
		ram_block1a_247.ram_block_type = "M144K",
		ram_block1a_247.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_248
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_248portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_248.clk0_core_clock_enable = "none",
		ram_block1a_248.clk0_input_clock_enable = "none",
		ram_block1a_248.connectivity_checking = "OFF",
		ram_block1a_248.init_file = "fv_table0.mif",
		ram_block1a_248.init_file_layout = "port_a",
		ram_block1a_248.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_248.mem_init0 = 2048'hF6F4F0F8F8F8F0F0F0F8F8F8F0F0F0F8F8F8F0F0F0F8F8F8E0E0E0E8E8E8E0E0E8E8E8E0E4E4ECECECE4E4ECECECE4E4E4ECECECE4F4FCFCFCF4D4D4DCDCD4D4D4DCDED6D6D6DEDADAD2D2DADADAD2D2DADADAD2C2CACACAC2C2CACACA82828A8A8A82828A8B8B83838B8B8B83878F8F8F87878F8F8F87879F9F9F97979F9F9F97B7BFBFB7B7373F3F3737373F3F3737373F3D3535353D3D35353D3939313139393931313939393121292929212129292921212929292121292929212129292921212929292121212929212121292921212129292921212929292121212929212121292929212121292921212129292921212129292D2525252D2D2D25252D2D,
		ram_block1a_248.mem_init1 = 2048'hCECECECEC6C6C6C6C6C6C6C6C6C6C6C6C6C6C6CECECEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED6C6C6C6C6C6C2C2C2C2C2C2C2C2CACACAC8C8C8C8C8C8C8C8C0C0C0C0C0C040404048686868686868687070707070707070787878787878707074747474747C7D7D7D7D7D75353535353D2D2D2D2D2D25252525252D2D2D2D25252525252D2D2D2D29212323232B0B1B1B13131313131B1B1B1B131313131B1B1B131313131B1B1B1B131303070F0F0F070707070F0F0F0707070F0F0F0F0707070F0F0F070707171F3FFF,
		ram_block1a_248.operation_mode = "rom",
		ram_block1a_248.port_a_address_clear = "none",
		ram_block1a_248.port_a_address_width = 12,
		ram_block1a_248.port_a_data_out_clear = "none",
		ram_block1a_248.port_a_data_out_clock = "none",
		ram_block1a_248.port_a_data_width = 1,
		ram_block1a_248.port_a_first_address = 0,
		ram_block1a_248.port_a_first_bit_number = 248,
		ram_block1a_248.port_a_last_address = 4095,
		ram_block1a_248.port_a_logical_ram_depth = 4096,
		ram_block1a_248.port_a_logical_ram_width = 256,
		ram_block1a_248.ram_block_type = "M144K",
		ram_block1a_248.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_249
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_249portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_249.clk0_core_clock_enable = "none",
		ram_block1a_249.clk0_input_clock_enable = "none",
		ram_block1a_249.connectivity_checking = "OFF",
		ram_block1a_249.init_file = "fv_table0.mif",
		ram_block1a_249.init_file_layout = "port_a",
		ram_block1a_249.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_249.mem_init0 = 2048'hF6F4F0F0F0F0F8F8F8F8F8F8F0F0F0F0F0F0F8F8F8F8F8F8F0F0F0F0F0F0F8F8F8F8F8F0F0F0F0F0F0F8F8F8F8F8F0F0F0F0F0F0F8E8E8E8E8E0E0E0E0E0E8E8E8E8E8E0E0E0E0E4E4ECECECECECE4E4E4E4E4ECECECECECE4E4E4E4E4ECECECECECE4E4E4E4E4ECECECECECE4E4E4E4E4ECECECECECE4E4F4F4F4FCFCFCFCFCF4D4D4D4DCDCDCDCDCD4D4D4D4D4DCDCDCDCDED6D6D6D6D6DEDEDEDADAD2D2D2D2D2DADADADADAD2D2D2D2D2DADADADADAD2D2D2D2D2DADADADADAD2D2D2D2D2DADADADADAD2D2D2D2D2DADADADADAD2D2D2D2D2D2DADADADADAD2D2D2D2D2DADADADADADAD2D2D2D2D2DADADADADADAD2D2D2D2D2D2DADADADADADAD2D2D2D2,
		ram_block1a_249.mem_init1 = 2048'h353535353535353535353535353535353535353D3D3D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D252525252525212121212121212121212123232323232323232B2B2B2B2B2B2B2B2B2B0B0B0B0B0B0B0B13131313131313131313131313131B1B1B1B1B1B1B1B1B1B1B1B1B13131313131313131313131B1B1B1B1B1B1B1B1B131313131313131313171F1F1F1F1F1F0F0F0707070707070707070F0F0F0F0F0F0F07070707070707070F0F0F0F0F0F0F070707070707070F0F0F0F0F0F0F0707070707070F0F0F1F1F3FFF,
		ram_block1a_249.operation_mode = "rom",
		ram_block1a_249.port_a_address_clear = "none",
		ram_block1a_249.port_a_address_width = 12,
		ram_block1a_249.port_a_data_out_clear = "none",
		ram_block1a_249.port_a_data_out_clock = "none",
		ram_block1a_249.port_a_data_width = 1,
		ram_block1a_249.port_a_first_address = 0,
		ram_block1a_249.port_a_first_bit_number = 249,
		ram_block1a_249.port_a_last_address = 4095,
		ram_block1a_249.port_a_logical_ram_depth = 4096,
		ram_block1a_249.port_a_logical_ram_width = 256,
		ram_block1a_249.ram_block_type = "M144K",
		ram_block1a_249.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_250
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_250portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_250.clk0_core_clock_enable = "none",
		ram_block1a_250.clk0_input_clock_enable = "none",
		ram_block1a_250.connectivity_checking = "OFF",
		ram_block1a_250.init_file = "fv_table0.mif",
		ram_block1a_250.init_file_layout = "port_a",
		ram_block1a_250.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_250.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F0F0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8E8E0E0E0E0E0E0E0E0E0E0E8E8E8E8E8E8E8E8ECECE4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4E4ECECECECECECECECECECECE4E4E4E4E4E4E4E4E4E4E4E4ECECECEC,
		ram_block1a_250.mem_init1 = 2048'h1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131313131B1B1B1B1B1B1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F0707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707171737F7,
		ram_block1a_250.operation_mode = "rom",
		ram_block1a_250.port_a_address_clear = "none",
		ram_block1a_250.port_a_address_width = 12,
		ram_block1a_250.port_a_data_out_clear = "none",
		ram_block1a_250.port_a_data_out_clock = "none",
		ram_block1a_250.port_a_data_width = 1,
		ram_block1a_250.port_a_first_address = 0,
		ram_block1a_250.port_a_first_bit_number = 250,
		ram_block1a_250.port_a_last_address = 4095,
		ram_block1a_250.port_a_logical_ram_depth = 4096,
		ram_block1a_250.port_a_logical_ram_width = 256,
		ram_block1a_250.ram_block_type = "M144K",
		ram_block1a_250.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_251
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_251portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_251.clk0_core_clock_enable = "none",
		ram_block1a_251.clk0_input_clock_enable = "none",
		ram_block1a_251.connectivity_checking = "OFF",
		ram_block1a_251.init_file = "fv_table0.mif",
		ram_block1a_251.init_file_layout = "port_a",
		ram_block1a_251.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_251.mem_init0 = 2048'hF6F4F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_251.mem_init1 = 2048'h070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F070707070707070707171737F7,
		ram_block1a_251.operation_mode = "rom",
		ram_block1a_251.port_a_address_clear = "none",
		ram_block1a_251.port_a_address_width = 12,
		ram_block1a_251.port_a_data_out_clear = "none",
		ram_block1a_251.port_a_data_out_clock = "none",
		ram_block1a_251.port_a_data_width = 1,
		ram_block1a_251.port_a_first_address = 0,
		ram_block1a_251.port_a_first_bit_number = 251,
		ram_block1a_251.port_a_last_address = 4095,
		ram_block1a_251.port_a_logical_ram_depth = 4096,
		ram_block1a_251.port_a_logical_ram_width = 256,
		ram_block1a_251.ram_block_type = "M144K",
		ram_block1a_251.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_252
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_252portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_252.clk0_core_clock_enable = "none",
		ram_block1a_252.clk0_input_clock_enable = "none",
		ram_block1a_252.connectivity_checking = "OFF",
		ram_block1a_252.init_file = "fv_table0.mif",
		ram_block1a_252.init_file_layout = "port_a",
		ram_block1a_252.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_252.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_252.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F1F1F3FFF,
		ram_block1a_252.operation_mode = "rom",
		ram_block1a_252.port_a_address_clear = "none",
		ram_block1a_252.port_a_address_width = 12,
		ram_block1a_252.port_a_data_out_clear = "none",
		ram_block1a_252.port_a_data_out_clock = "none",
		ram_block1a_252.port_a_data_width = 1,
		ram_block1a_252.port_a_first_address = 0,
		ram_block1a_252.port_a_first_bit_number = 252,
		ram_block1a_252.port_a_last_address = 4095,
		ram_block1a_252.port_a_logical_ram_depth = 4096,
		ram_block1a_252.port_a_logical_ram_width = 256,
		ram_block1a_252.ram_block_type = "M144K",
		ram_block1a_252.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_253
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_253portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_253.clk0_core_clock_enable = "none",
		ram_block1a_253.clk0_input_clock_enable = "none",
		ram_block1a_253.connectivity_checking = "OFF",
		ram_block1a_253.init_file = "fv_table0.mif",
		ram_block1a_253.init_file_layout = "port_a",
		ram_block1a_253.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_253.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_253.mem_init1 = 2048'h0707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070707070F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F3FFF,
		ram_block1a_253.operation_mode = "rom",
		ram_block1a_253.port_a_address_clear = "none",
		ram_block1a_253.port_a_address_width = 12,
		ram_block1a_253.port_a_data_out_clear = "none",
		ram_block1a_253.port_a_data_out_clock = "none",
		ram_block1a_253.port_a_data_width = 1,
		ram_block1a_253.port_a_first_address = 0,
		ram_block1a_253.port_a_first_bit_number = 253,
		ram_block1a_253.port_a_last_address = 4095,
		ram_block1a_253.port_a_logical_ram_depth = 4096,
		ram_block1a_253.port_a_logical_ram_width = 256,
		ram_block1a_253.ram_block_type = "M144K",
		ram_block1a_253.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_254
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_254portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_254.clk0_core_clock_enable = "none",
		ram_block1a_254.clk0_input_clock_enable = "none",
		ram_block1a_254.connectivity_checking = "OFF",
		ram_block1a_254.init_file = "fv_table0.mif",
		ram_block1a_254.init_file_layout = "port_a",
		ram_block1a_254.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_254.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8,
		ram_block1a_254.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F3FFF,
		ram_block1a_254.operation_mode = "rom",
		ram_block1a_254.port_a_address_clear = "none",
		ram_block1a_254.port_a_address_width = 12,
		ram_block1a_254.port_a_data_out_clear = "none",
		ram_block1a_254.port_a_data_out_clock = "none",
		ram_block1a_254.port_a_data_width = 1,
		ram_block1a_254.port_a_first_address = 0,
		ram_block1a_254.port_a_first_bit_number = 254,
		ram_block1a_254.port_a_last_address = 4095,
		ram_block1a_254.port_a_logical_ram_depth = 4096,
		ram_block1a_254.port_a_logical_ram_width = 256,
		ram_block1a_254.ram_block_type = "M144K",
		ram_block1a_254.lpm_type = "stratixiii_ram_block";
	stratixiii_ram_block   ram_block1a_255
	( 
	.clk0(clock0),
	.dftout(),
	.eccstatus(),
	.portaaddr({address_a_wire[11:0]}),
	.portadataout(wire_ram_block1a_255portadataout[0:0]),
	.portare(1'b1),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr0(1'b0),
	.clr1(1'b0),
	.ena0(1'b1),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portadatain({1{1'b0}}),
	.portawe(1'b0),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_255.clk0_core_clock_enable = "none",
		ram_block1a_255.clk0_input_clock_enable = "none",
		ram_block1a_255.connectivity_checking = "OFF",
		ram_block1a_255.init_file = "fv_table0.mif",
		ram_block1a_255.init_file_layout = "port_a",
		ram_block1a_255.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_255.mem_init0 = 2048'hFEFCF8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F8F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0,
		ram_block1a_255.mem_init1 = 2048'h0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F1F1F3FFF,
		ram_block1a_255.operation_mode = "rom",
		ram_block1a_255.port_a_address_clear = "none",
		ram_block1a_255.port_a_address_width = 12,
		ram_block1a_255.port_a_data_out_clear = "none",
		ram_block1a_255.port_a_data_out_clock = "none",
		ram_block1a_255.port_a_data_width = 1,
		ram_block1a_255.port_a_first_address = 0,
		ram_block1a_255.port_a_first_bit_number = 255,
		ram_block1a_255.port_a_last_address = 4095,
		ram_block1a_255.port_a_logical_ram_depth = 4096,
		ram_block1a_255.port_a_logical_ram_width = 256,
		ram_block1a_255.ram_block_type = "M144K",
		ram_block1a_255.lpm_type = "stratixiii_ram_block";
	assign
		address_a_wire = address_a,
		q_a = {wire_ram_block1a_255portadataout[0], wire_ram_block1a_254portadataout[0], wire_ram_block1a_253portadataout[0], wire_ram_block1a_252portadataout[0], wire_ram_block1a_251portadataout[0], wire_ram_block1a_250portadataout[0], wire_ram_block1a_249portadataout[0], wire_ram_block1a_248portadataout[0], wire_ram_block1a_247portadataout[0], wire_ram_block1a_246portadataout[0], wire_ram_block1a_245portadataout[0], wire_ram_block1a_244portadataout[0], wire_ram_block1a_243portadataout[0], wire_ram_block1a_242portadataout[0], wire_ram_block1a_241portadataout[0], wire_ram_block1a_240portadataout[0], wire_ram_block1a_239portadataout[0], wire_ram_block1a_238portadataout[0], wire_ram_block1a_237portadataout[0], wire_ram_block1a_236portadataout[0], wire_ram_block1a_235portadataout[0], wire_ram_block1a_234portadataout[0], wire_ram_block1a_233portadataout[0], wire_ram_block1a_232portadataout[0], wire_ram_block1a_231portadataout[0], wire_ram_block1a_230portadataout[0], wire_ram_block1a_229portadataout[0], wire_ram_block1a_228portadataout[0], wire_ram_block1a_227portadataout[0], wire_ram_block1a_226portadataout[0], wire_ram_block1a_225portadataout[0], wire_ram_block1a_224portadataout[0], wire_ram_block1a_223portadataout[0], wire_ram_block1a_222portadataout[0], wire_ram_block1a_221portadataout[0], wire_ram_block1a_220portadataout[0], wire_ram_block1a_219portadataout[0], wire_ram_block1a_218portadataout[0], wire_ram_block1a_217portadataout[0], wire_ram_block1a_216portadataout[0], wire_ram_block1a_215portadataout[0], wire_ram_block1a_214portadataout[0], wire_ram_block1a_213portadataout[0], wire_ram_block1a_212portadataout[0], wire_ram_block1a_211portadataout[0], wire_ram_block1a_210portadataout[0], wire_ram_block1a_209portadataout[0], wire_ram_block1a_208portadataout[0], wire_ram_block1a_207portadataout[0], wire_ram_block1a_206portadataout[0], wire_ram_block1a_205portadataout[0], wire_ram_block1a_204portadataout[0], wire_ram_block1a_203portadataout[0], wire_ram_block1a_202portadataout[0], wire_ram_block1a_201portadataout[0], wire_ram_block1a_200portadataout[0]
, wire_ram_block1a_199portadataout[0], wire_ram_block1a_198portadataout[0], wire_ram_block1a_197portadataout[0], wire_ram_block1a_196portadataout[0], wire_ram_block1a_195portadataout[0], wire_ram_block1a_194portadataout[0], wire_ram_block1a_193portadataout[0], wire_ram_block1a_192portadataout[0], wire_ram_block1a_191portadataout[0], wire_ram_block1a_190portadataout[0], wire_ram_block1a_189portadataout[0], wire_ram_block1a_188portadataout[0], wire_ram_block1a_187portadataout[0], wire_ram_block1a_186portadataout[0], wire_ram_block1a_185portadataout[0], wire_ram_block1a_184portadataout[0], wire_ram_block1a_183portadataout[0], wire_ram_block1a_182portadataout[0], wire_ram_block1a_181portadataout[0], wire_ram_block1a_180portadataout[0], wire_ram_block1a_179portadataout[0], wire_ram_block1a_178portadataout[0], wire_ram_block1a_177portadataout[0], wire_ram_block1a_176portadataout[0], wire_ram_block1a_175portadataout[0], wire_ram_block1a_174portadataout[0], wire_ram_block1a_173portadataout[0], wire_ram_block1a_172portadataout[0], wire_ram_block1a_171portadataout[0], wire_ram_block1a_170portadataout[0], wire_ram_block1a_169portadataout[0], wire_ram_block1a_168portadataout[0], wire_ram_block1a_167portadataout[0], wire_ram_block1a_166portadataout[0], wire_ram_block1a_165portadataout[0], wire_ram_block1a_164portadataout[0], wire_ram_block1a_163portadataout[0], wire_ram_block1a_162portadataout[0], wire_ram_block1a_161portadataout[0], wire_ram_block1a_160portadataout[0], wire_ram_block1a_159portadataout[0], wire_ram_block1a_158portadataout[0], wire_ram_block1a_157portadataout[0], wire_ram_block1a_156portadataout[0], wire_ram_block1a_155portadataout[0], wire_ram_block1a_154portadataout[0], wire_ram_block1a_153portadataout[0], wire_ram_block1a_152portadataout[0], wire_ram_block1a_151portadataout[0], wire_ram_block1a_150portadataout[0], wire_ram_block1a_149portadataout[0], wire_ram_block1a_148portadataout[0], wire_ram_block1a_147portadataout[0], wire_ram_block1a_146portadataout[0], wire_ram_block1a_145portadataout[0], wire_ram_block1a_144portadataout[0]
, wire_ram_block1a_143portadataout[0], wire_ram_block1a_142portadataout[0], wire_ram_block1a_141portadataout[0], wire_ram_block1a_140portadataout[0], wire_ram_block1a_139portadataout[0], wire_ram_block1a_138portadataout[0], wire_ram_block1a_137portadataout[0], wire_ram_block1a_136portadataout[0], wire_ram_block1a_135portadataout[0], wire_ram_block1a_134portadataout[0], wire_ram_block1a_133portadataout[0], wire_ram_block1a_132portadataout[0], wire_ram_block1a_131portadataout[0], wire_ram_block1a_130portadataout[0], wire_ram_block1a_129portadataout[0], wire_ram_block1a_128portadataout[0], wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0]
, wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0], wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0]
, wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0], wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]};
endmodule //IP_ROMfv_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module IP_ROMfv (
	address,
	clock,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	[11:0]  address;
	input	  clock;
	output	[255:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [255:0] sub_wire0;
	wire [255:0] q = sub_wire0[255:0];

	IP_ROMfv_altsyncram	IP_ROMfv_altsyncram_component (
				.address_a (address),
				.clock0 (clock),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Stratix III"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "fv_table0.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "4096"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "3"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "12"
// Retrieval info: PRIVATE: WidthData NUMERIC "256"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "fv_table0.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Stratix III"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "4096"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M144K"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "12"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "256"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 12 0 INPUT NODEFVAL "address[11..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: q 0 0 256 0 OUTPUT NODEFVAL "q[255..0]"
// Retrieval info: CONNECT: @address_a 0 0 12 0 address 0 0 12 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: q 0 0 256 0 @q_a 0 0 256 0
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv_inst.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv_bb.v TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL IP_ROMfv_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
