#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul 19 21:03:31 2022
# Process ID: 27944
# Current directory: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1
# Command line: vivado -log CoreSight_Decode_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CoreSight_Decode_wrapper.tcl -notrace
# Log file: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper.vdi
# Journal file: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/vivado.jou
# Running On: marvin, OS: Linux, CPU Frequency: 1307.534 MHz, CPU Physical cores: 6, Host memory: 16555 MB
#-----------------------------------------------------------
source CoreSight_Decode_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/marvin/VivadoPrj/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
Command: link_design -top CoreSight_Decode_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_Dump_0_2/CoreSight_Decode_CoreSight_Dump_0_2.dcp' for cell 'CoreSight_Decode_i/CoreSight_Dump_0'
INFO: [Project 1-454] Reading design checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_CoreSight_L0_Decoder_1_0/CoreSight_Decode_CoreSight_L0_Decoder_1_0.dcp' for cell 'CoreSight_Decode_i/CoreSight_L0_Decoder_1'
INFO: [Project 1-454] Reading design checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_rst_ps8_0_99M_2/CoreSight_Decode_rst_ps8_0_99M_2.dcp' for cell 'CoreSight_Decode_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_zynq_ultra_ps_e_0_0/CoreSight_Decode_zynq_ultra_ps_e_0_0.dcp' for cell 'CoreSight_Decode_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_auto_ds_0/CoreSight_Decode_auto_ds_0.dcp' for cell 'CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_auto_pc_0/CoreSight_Decode_auto_pc_0.dcp' for cell 'CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2916.570 ; gain = 0.000 ; free physical = 1280 ; free virtual = 7448
INFO: [Netlist 29-17] Analyzing 405 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_zynq_ultra_ps_e_0_0/CoreSight_Decode_zynq_ultra_ps_e_0_0.xdc] for cell 'CoreSight_Decode_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_zynq_ultra_ps_e_0_0/CoreSight_Decode_zynq_ultra_ps_e_0_0.xdc] for cell 'CoreSight_Decode_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_rst_ps8_0_99M_2/CoreSight_Decode_rst_ps8_0_99M_2_board.xdc] for cell 'CoreSight_Decode_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_rst_ps8_0_99M_2/CoreSight_Decode_rst_ps8_0_99M_2_board.xdc] for cell 'CoreSight_Decode_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_rst_ps8_0_99M_2/CoreSight_Decode_rst_ps8_0_99M_2.xdc] for cell 'CoreSight_Decode_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_rst_ps8_0_99M_2/CoreSight_Decode_rst_ps8_0_99M_2.xdc] for cell 'CoreSight_Decode_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc]
Finished Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.srcs/constrs_1/new/leds.xdc]
Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_auto_ds_0/CoreSight_Decode_auto_ds_0_clocks.xdc] for cell 'CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ip/CoreSight_Decode_auto_ds_0/CoreSight_Decode_auto_ds_0_clocks.xdc] for cell 'CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3066.461 ; gain = 0.000 ; free physical = 1155 ; free virtual = 7325
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3066.461 ; gain = 160.965 ; free physical = 1155 ; free virtual = 7325
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3066.461 ; gain = 0.000 ; free physical = 1145 ; free virtual = 7316

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11e5a400a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3273.219 ; gain = 206.758 ; free physical = 971 ; free virtual = 7142

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 438 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b7ef221e

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 743 ; free virtual = 6915
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: fdfc3314

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 743 ; free virtual = 6915
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 34 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 11bb07ad3

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 967 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 11bb07ad3

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11bb07ad3

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: af3caf07

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              18  |                                             27  |
|  Constant propagation         |               9  |              34  |                                             27  |
|  Sweep                        |               4  |             967  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
Ending Logic Optimization Task | Checksum: 1ae3c5518

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ae3c5518

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ae3c5518

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
Ending Netlist Obfuscation Task | Checksum: 1ae3c5518

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3526.203 ; gain = 0.000 ; free physical = 742 ; free virtual = 6914
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3566.223 ; gain = 0.000 ; free physical = 733 ; free virtual = 6909
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CoreSight_Decode_wrapper_drc_opted.rpt -pb CoreSight_Decode_wrapper_drc_opted.pb -rpx CoreSight_Decode_wrapper_drc_opted.rpx
Command: report_drc -file CoreSight_Decode_wrapper_drc_opted.rpt -pb CoreSight_Decode_wrapper_drc_opted.pb -rpx CoreSight_Decode_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 4837.336 ; gain = 1271.113 ; free physical = 315 ; free virtual = 6177
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 314 ; free virtual = 6178
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 117cb1d7b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 314 ; free virtual = 6178
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 314 ; free virtual = 6178

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 71571dc0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 325 ; free virtual = 6195

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f7520cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 6161

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f7520cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 303 ; free virtual = 6162
Phase 1 Placer Initialization | Checksum: f7520cd4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 300 ; free virtual = 6160

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: df186e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 283 ; free virtual = 6144

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: df186e55

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4837.336 ; gain = 0.000 ; free physical = 277 ; free virtual = 6141

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: df186e55

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4841.680 ; gain = 4.344 ; free physical = 309 ; free virtual = 6120

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: c7cf70b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4873.695 ; gain = 36.359 ; free physical = 304 ; free virtual = 6115

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: c7cf70b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4873.695 ; gain = 36.359 ; free physical = 304 ; free virtual = 6115
Phase 2.1.1 Partition Driven Placement | Checksum: c7cf70b6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4873.695 ; gain = 36.359 ; free physical = 305 ; free virtual = 6116
Phase 2.1 Floorplanning | Checksum: ea264381

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4873.695 ; gain = 36.359 ; free physical = 305 ; free virtual = 6116

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ea264381

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4873.695 ; gain = 36.359 ; free physical = 305 ; free virtual = 6116

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: ea264381

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4873.695 ; gain = 36.359 ; free physical = 305 ; free virtual = 6116

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 104 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 44 nets or LUTs. Breaked 0 LUT, combined 44 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 3 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 450 ; free virtual = 6130

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             44  |                    44  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             44  |                    44  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1e414c822

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 451 ; free virtual = 6131
Phase 2.4 Global Placement Core | Checksum: 2305f6497

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 443 ; free virtual = 6124
Phase 2 Global Placement | Checksum: 2305f6497

Time (s): cpu = 00:00:33 ; elapsed = 00:00:16 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 444 ; free virtual = 6125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14cca21ae

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 434 ; free virtual = 6114

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 233e84cd7

Time (s): cpu = 00:00:35 ; elapsed = 00:00:18 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 425 ; free virtual = 6106

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 29ecd8d1e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 413 ; free virtual = 6094

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 2cbaa9d77

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 409 ; free virtual = 6090

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 2ada702ac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 387 ; free virtual = 6069
Phase 3.3 Small Shape DP | Checksum: 229a14bf8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 408 ; free virtual = 6090

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 24d4d95aa

Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 407 ; free virtual = 6089

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 25fa0c12f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 407 ; free virtual = 6089
Phase 3 Detail Placement | Checksum: 25fa0c12f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 407 ; free virtual = 6089

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b8d235e5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.945 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16fe0d153

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 406 ; free virtual = 6087
INFO: [Place 46-35] Processed net CoreSight_Decode_i/CoreSight_Dump_0/inst/CoreSight_Dump_v1_0_S_AXI_inst/trace_buff[63][7]_i_1_n_0, inserted BUFG to drive 2055 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: c78f68d0

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 385 ; free virtual = 6068
Phase 4.1.1.1 BUFG Insertion | Checksum: 13baf3a58

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 394 ; free virtual = 6077

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.736. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1568b0608

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 394 ; free virtual = 6077

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 395 ; free virtual = 6078
Phase 4.1 Post Commit Optimization | Checksum: 1568b0608

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 395 ; free virtual = 6078
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 379 ; free virtual = 6077

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c97ff720

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 391 ; free virtual = 6089

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c97ff720

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 397 ; free virtual = 6095
Phase 4.3 Placer Reporting | Checksum: 1c97ff720

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 397 ; free virtual = 6095

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 397 ; free virtual = 6095

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 397 ; free virtual = 6095
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce19bad6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 397 ; free virtual = 6095
Ending Placer Task | Checksum: 13156cda3

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 397 ; free virtual = 6095
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 4889.703 ; gain = 52.367 ; free physical = 558 ; free virtual = 6256
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 539 ; free virtual = 6248
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CoreSight_Decode_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.29 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 517 ; free virtual = 6219
INFO: [runtcl-4] Executing : report_utilization -file CoreSight_Decode_wrapper_utilization_placed.rpt -pb CoreSight_Decode_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CoreSight_Decode_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 550 ; free virtual = 6251
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 509 ; free virtual = 6221
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5e7c3e53 ConstDB: 0 ShapeSum: 5fe59e38 RouteDB: 72f4f118
Nodegraph reading from file.  Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.52 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 376 ; free virtual = 6086
Post Restoration Checksum: NetGraph: e840b69 NumContArr: a6809804 Constraints: b79dce89 Timing: 0
Phase 1 Build RT Design | Checksum: 16ca271f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 369 ; free virtual = 6081

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16ca271f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 307 ; free virtual = 6020

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16ca271f6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4889.703 ; gain = 0.000 ; free physical = 307 ; free virtual = 6020

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2277049d4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4903.422 ; gain = 13.719 ; free physical = 375 ; free virtual = 6035

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2b9f8e854

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4903.422 ; gain = 13.719 ; free physical = 363 ; free virtual = 6024
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.972  | TNS=0.000  | WHS=-0.055 | THS=-3.813 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000241978 %
  Global Horizontal Routing Utilization  = 0.000580085 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4665
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4078
  Number of Partially Routed Nets     = 587
  Number of Node Overlaps             = 52

Phase 2 Router Initialization | Checksum: 29d67cbec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4903.422 ; gain = 13.719 ; free physical = 367 ; free virtual = 6028

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29d67cbec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4903.422 ; gain = 13.719 ; free physical = 367 ; free virtual = 6028
Phase 3 Initial Routing | Checksum: 10eb65695

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4920.789 ; gain = 31.086 ; free physical = 328 ; free virtual = 5989

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.406  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 223d56ea7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 321 ; free virtual = 5982

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 197d0b59a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 318 ; free virtual = 5980
Phase 4 Rip-up And Reroute | Checksum: 197d0b59a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 318 ; free virtual = 5980

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 155f9dd96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 323 ; free virtual = 5984

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 155f9dd96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 323 ; free virtual = 5984
Phase 5 Delay and Skew Optimization | Checksum: 155f9dd96

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 323 ; free virtual = 5984

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d2b65f10

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 320 ; free virtual = 5982
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.406  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 27cbb259f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 320 ; free virtual = 5981
Phase 6 Post Hold Fix | Checksum: 27cbb259f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 320 ; free virtual = 5981

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.301686 %
  Global Horizontal Routing Utilization  = 0.226357 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24850e9ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 317 ; free virtual = 5979

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24850e9ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 317 ; free virtual = 5978

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24850e9ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 317 ; free virtual = 5978

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 24850e9ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 319 ; free virtual = 5981

Phase 11 Post Router Timing

Phase 11.1 Update Timing
Phase 11.1 Update Timing | Checksum: 25c7e3264

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 320 ; free virtual = 5982
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.406  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 25c7e3264

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 320 ; free virtual = 5982
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 412 ; free virtual = 6073

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 4984.820 ; gain = 95.117 ; free physical = 412 ; free virtual = 6073
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4984.820 ; gain = 0.000 ; free physical = 391 ; free virtual = 6064
INFO: [Common 17-1381] The checkpoint '/home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CoreSight_Decode_wrapper_drc_routed.rpt -pb CoreSight_Decode_wrapper_drc_routed.pb -rpx CoreSight_Decode_wrapper_drc_routed.rpx
Command: report_drc -file CoreSight_Decode_wrapper_drc_routed.rpt -pb CoreSight_Decode_wrapper_drc_routed.pb -rpx CoreSight_Decode_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CoreSight_Decode_wrapper_methodology_drc_routed.rpt -pb CoreSight_Decode_wrapper_methodology_drc_routed.pb -rpx CoreSight_Decode_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CoreSight_Decode_wrapper_methodology_drc_routed.rpt -pb CoreSight_Decode_wrapper_methodology_drc_routed.pb -rpx CoreSight_Decode_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CoreSight_Decode_wrapper_power_routed.rpt -pb CoreSight_Decode_wrapper_power_summary_routed.pb -rpx CoreSight_Decode_wrapper_power_routed.rpx
Command: report_power -file CoreSight_Decode_wrapper_power_routed.rpt -pb CoreSight_Decode_wrapper_power_summary_routed.pb -rpx CoreSight_Decode_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file CoreSight_Decode_wrapper_route_status.rpt -pb CoreSight_Decode_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file CoreSight_Decode_wrapper_timing_summary_routed.rpt -pb CoreSight_Decode_wrapper_timing_summary_routed.pb -rpx CoreSight_Decode_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CoreSight_Decode_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CoreSight_Decode_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CoreSight_Decode_wrapper_bus_skew_routed.rpt -pb CoreSight_Decode_wrapper_bus_skew_routed.pb -rpx CoreSight_Decode_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 21:05:20 2022...
#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul 19 21:06:16 2022
# Process ID: 13176
# Current directory: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1
# Command line: vivado -log CoreSight_Decode_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CoreSight_Decode_wrapper.tcl -notrace
# Log file: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/CoreSight_Decode_wrapper.vdi
# Journal file: /home/marvin/VivadoPrj/CoreSight_Decoder/CoreSight_Decoder.runs/impl_1/vivado.jou
# Running On: marvin, OS: Linux, CPU Frequency: 4323.597 MHz, CPU Physical cores: 6, Host memory: 16555 MB
#-----------------------------------------------------------
source CoreSight_Decode_wrapper.tcl -notrace
Command: open_checkpoint CoreSight_Decode_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2788.070 ; gain = 5.938 ; free physical = 1960 ; free virtual = 7610
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2863.203 ; gain = 0.000 ; free physical = 2018 ; free virtual = 7669
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3174.992 ; gain = 9.906 ; free physical = 1663 ; free virtual = 7315
Restored from archive | CPU: 0.830000 secs | Memory: 7.048981 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3174.992 ; gain = 9.906 ; free physical = 1663 ; free virtual = 7315
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3566.664 ; gain = 0.000 ; free physical = 1301 ; free virtual = 6954
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.2 (64-bit) build 3367213
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3566.664 ; gain = 787.500 ; free physical = 1301 ; free virtual = 6953
Command: write_bitstream -force CoreSight_Decode_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/marvin/Xilinx/Vivado/2021.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A4)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], CoreSight_Decode_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CoreSight_Decode_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4113.387 ; gain = 546.723 ; free physical = 1143 ; free virtual = 6825
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 21:06:58 2022...
