// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state10 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] p_src_rows_V_read;
input  [15:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond389_i_reg_3185;
reg   [0:0] exitcond389_i_reg_3185_pp0_iter1_reg;
reg   [0:0] or_cond_i427_i_reg_3194;
reg   [0:0] or_cond_i427_i_reg_3194_pp0_iter1_reg;
reg   [0:0] icmp_reg_3138;
reg   [0:0] tmp_25_reg_3129;
reg    p_src_data_stream_1_V_blk_n;
reg    p_src_data_stream_2_V_blk_n;
reg    p_dst_data_stream_0_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] or_cond_i_reg_3221;
reg   [0:0] or_cond_i_reg_3221_pp0_iter4_reg;
reg    p_dst_data_stream_1_V_blk_n;
reg    p_dst_data_stream_2_V_blk_n;
reg   [16:0] t_V_5_reg_628;
wire   [16:0] p_src_cols_V_read_cas_fu_639_p1;
reg   [16:0] p_src_cols_V_read_cas_reg_2827;
wire   [16:0] p_src_rows_V_read_cas_fu_643_p1;
reg   [16:0] p_src_rows_V_read_cas_reg_2834;
wire   [1:0] tmp_18_fu_647_p2;
wire    ap_CS_fsm_state2;
wire   [16:0] tmp_20_fu_659_p2;
reg   [16:0] tmp_20_reg_3086;
wire   [0:0] tmp_19_fu_653_p2;
wire   [16:0] tmp_21_fu_664_p2;
reg   [16:0] tmp_21_reg_3091;
wire   [1:0] tmp_fu_675_p2;
reg   [1:0] tmp_reg_3096;
wire   [1:0] tmp_22_fu_692_p2;
reg   [1:0] tmp_22_reg_3103;
wire  signed [18:0] tmp_361_2_cast_cast_s_fu_715_p1;
reg  signed [18:0] tmp_361_2_cast_cast_s_reg_3110;
wire   [1:0] tmp_23_fu_719_p2;
reg   [1:0] tmp_23_reg_3115;
wire   [0:0] exitcond390_i_fu_725_p2;
wire    ap_CS_fsm_state3;
wire   [16:0] i_V_fu_730_p2;
reg   [16:0] i_V_reg_3124;
wire   [0:0] tmp_25_fu_736_p2;
wire   [0:0] tmp_365_0_0_not_fu_741_p2;
reg   [0:0] tmp_365_0_0_not_reg_3133;
wire   [0:0] icmp_fu_757_p2;
wire   [0:0] tmp_26_fu_763_p2;
reg   [0:0] tmp_26_reg_3143;
wire   [0:0] tmp_409_0_1_fu_769_p2;
reg   [0:0] tmp_409_0_1_reg_3147;
wire   [0:0] tmp_27_fu_775_p2;
reg   [0:0] tmp_27_reg_3151;
wire   [1:0] row_assign_8_0_0_t_fu_991_p2;
reg   [1:0] row_assign_8_0_0_t_reg_3164;
wire   [1:0] row_assign_8_0_1_t_fu_1021_p2;
reg   [1:0] row_assign_8_0_1_t_reg_3171;
wire   [1:0] row_assign_8_0_2_t_fu_1051_p2;
reg   [1:0] row_assign_8_0_2_t_reg_3178;
wire   [0:0] exitcond389_i_fu_1056_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_predicate_op239_read_state6;
reg    ap_predicate_op251_read_state6;
reg    ap_predicate_op284_read_state6;
reg    ap_predicate_op296_read_state6;
reg    ap_predicate_op326_read_state6;
reg    ap_predicate_op335_read_state6;
reg    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
reg    ap_block_state9_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] exitcond389_i_reg_3185_pp0_iter2_reg;
wire   [16:0] j_V_fu_1061_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] or_cond_i427_i_fu_1112_p2;
wire  signed [18:0] x_fu_1162_p3;
reg  signed [18:0] x_reg_3198;
wire   [1:0] tmp_89_fu_1170_p1;
reg   [1:0] tmp_89_reg_3203;
wire   [0:0] brmerge_fu_1174_p2;
reg   [0:0] brmerge_reg_3208;
reg   [0:0] brmerge_reg_3208_pp0_iter1_reg;
wire   [0:0] or_cond_i_fu_1179_p2;
reg   [0:0] or_cond_i_reg_3221_pp0_iter1_reg;
reg   [0:0] or_cond_i_reg_3221_pp0_iter2_reg;
reg   [0:0] or_cond_i_reg_3221_pp0_iter3_reg;
reg   [9:0] k_buf_0_val_3_addr_reg_3225;
wire   [1:0] col_assign_1_0_t_fu_1200_p2;
reg   [1:0] col_assign_1_0_t_reg_3231;
reg   [9:0] k_buf_0_val_4_addr_reg_3244;
reg   [9:0] k_buf_0_val_5_addr_reg_3250;
reg   [9:0] k_buf_1_val_3_addr_reg_3256;
reg   [9:0] k_buf_1_val_4_addr_reg_3262;
reg   [9:0] k_buf_1_val_5_addr_reg_3268;
reg   [9:0] k_buf_2_val_3_addr_reg_3274;
reg   [9:0] k_buf_2_val_4_addr_reg_3280;
reg   [9:0] k_buf_2_val_5_addr_reg_3286;
wire   [7:0] src_kernel_win_0_va_6_fu_1335_p3;
reg   [7:0] src_kernel_win_0_va_6_reg_3292;
reg   [7:0] src_kernel_win_0_va_6_reg_3292_pp0_iter3_reg;
wire   [7:0] src_kernel_win_0_va_7_fu_1353_p3;
reg   [7:0] src_kernel_win_0_va_7_reg_3298;
wire   [7:0] src_kernel_win_0_va_8_fu_1371_p3;
reg   [7:0] src_kernel_win_0_va_8_reg_3304;
wire   [20:0] r_V_7_0_1_1_fu_2716_p2;
reg   [20:0] r_V_7_0_1_1_reg_3310;
wire   [7:0] src_kernel_win_1_va_6_fu_1507_p3;
reg   [7:0] src_kernel_win_1_va_6_reg_3315;
reg   [7:0] src_kernel_win_1_va_6_reg_3315_pp0_iter3_reg;
wire   [7:0] src_kernel_win_1_va_7_fu_1525_p3;
reg   [7:0] src_kernel_win_1_va_7_reg_3321;
wire   [7:0] src_kernel_win_1_va_8_fu_1543_p3;
reg   [7:0] src_kernel_win_1_va_8_reg_3327;
wire   [20:0] r_V_7_1_1_1_fu_2722_p2;
reg   [20:0] r_V_7_1_1_1_reg_3333;
wire   [7:0] src_kernel_win_2_va_9_fu_1661_p3;
reg   [7:0] src_kernel_win_2_va_9_reg_3338;
reg   [7:0] src_kernel_win_2_va_9_reg_3338_pp0_iter3_reg;
wire   [7:0] src_kernel_win_2_va_10_fu_1679_p3;
reg   [7:0] src_kernel_win_2_va_10_reg_3344;
wire   [7:0] src_kernel_win_2_va_11_fu_1697_p3;
reg   [7:0] src_kernel_win_2_va_11_reg_3350;
wire   [20:0] r_V_7_2_1_1_fu_2728_p2;
reg   [20:0] r_V_7_2_1_1_reg_3356;
reg   [7:0] src_kernel_win_0_va_16_reg_3361;
reg   [7:0] src_kernel_win_1_va_16_reg_3366;
reg   [7:0] src_kernel_win_2_va_7_reg_3371;
reg   [7:0] src_kernel_win_0_va_9_reg_3376;
wire   [24:0] grp_fu_2734_p4;
reg   [24:0] p_Val2_89_0_0_2_reg_3382;
reg    ap_enable_reg_pp0_iter3;
wire   [19:0] r_V_7_0_1_fu_1819_p2;
reg   [19:0] r_V_7_0_1_reg_3387;
wire   [24:0] tmp42_fu_1868_p2;
reg   [24:0] tmp42_reg_3392;
reg   [7:0] src_kernel_win_1_va_9_reg_3397;
wire   [24:0] grp_fu_2752_p4;
reg   [24:0] p_Val2_89_1_0_2_reg_3403;
wire   [19:0] r_V_7_1_1_fu_1958_p2;
reg   [19:0] r_V_7_1_1_reg_3408;
wire   [24:0] tmp60_fu_2007_p2;
reg   [24:0] tmp60_reg_3413;
reg   [7:0] src_kernel_win_2_va_12_reg_3418;
wire   [24:0] grp_fu_2770_p4;
reg   [24:0] p_Val2_89_2_0_2_reg_3424;
wire   [19:0] r_V_7_2_1_fu_2097_p2;
reg   [19:0] r_V_7_2_1_reg_3429;
wire   [24:0] tmp65_fu_2146_p2;
reg   [24:0] tmp65_reg_3434;
wire   [26:0] p_Val2_15_fu_2307_p2;
reg   [26:0] p_Val2_15_reg_3439;
reg   [7:0] p_Val2_16_reg_3444;
reg   [0:0] tmp_92_reg_3449;
reg   [4:0] tmp_60_reg_3454;
wire   [26:0] p_Val2_s_fu_2412_p2;
reg   [26:0] p_Val2_s_reg_3459;
reg   [7:0] p_Val2_19_reg_3464;
reg   [0:0] tmp_98_reg_3469;
reg   [4:0] tmp_69_reg_3474;
wire   [26:0] p_Val2_22_fu_2517_p2;
reg   [26:0] p_Val2_22_reg_3479;
reg   [7:0] p_Val2_23_reg_3484;
reg   [0:0] tmp_104_reg_3489;
reg   [4:0] tmp_77_reg_3494;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_condition_pp0_exit_iter2_state6;
reg    ap_enable_reg_pp0_iter4;
wire   [9:0] k_buf_0_val_3_address0;
reg    k_buf_0_val_3_ce0;
wire   [7:0] k_buf_0_val_3_q0;
reg    k_buf_0_val_3_ce1;
reg    k_buf_0_val_3_we1;
wire   [9:0] k_buf_0_val_4_address0;
reg    k_buf_0_val_4_ce0;
wire   [7:0] k_buf_0_val_4_q0;
reg    k_buf_0_val_4_ce1;
reg    k_buf_0_val_4_we1;
reg   [7:0] k_buf_0_val_4_d1;
wire   [9:0] k_buf_0_val_5_address0;
reg    k_buf_0_val_5_ce0;
wire   [7:0] k_buf_0_val_5_q0;
reg    k_buf_0_val_5_ce1;
reg    k_buf_0_val_5_we1;
reg   [7:0] k_buf_0_val_5_d1;
wire   [9:0] k_buf_1_val_3_address0;
reg    k_buf_1_val_3_ce0;
wire   [7:0] k_buf_1_val_3_q0;
reg    k_buf_1_val_3_ce1;
reg    k_buf_1_val_3_we1;
wire   [9:0] k_buf_1_val_4_address0;
reg    k_buf_1_val_4_ce0;
wire   [7:0] k_buf_1_val_4_q0;
reg    k_buf_1_val_4_ce1;
reg    k_buf_1_val_4_we1;
reg   [7:0] k_buf_1_val_4_d1;
wire   [9:0] k_buf_1_val_5_address0;
reg    k_buf_1_val_5_ce0;
wire   [7:0] k_buf_1_val_5_q0;
reg    k_buf_1_val_5_ce1;
reg    k_buf_1_val_5_we1;
reg   [7:0] k_buf_1_val_5_d1;
wire   [9:0] k_buf_2_val_3_address0;
reg    k_buf_2_val_3_ce0;
wire   [7:0] k_buf_2_val_3_q0;
reg    k_buf_2_val_3_ce1;
reg    k_buf_2_val_3_we1;
wire   [9:0] k_buf_2_val_4_address0;
reg    k_buf_2_val_4_ce0;
wire   [7:0] k_buf_2_val_4_q0;
reg    k_buf_2_val_4_ce1;
reg    k_buf_2_val_4_we1;
reg   [7:0] k_buf_2_val_4_d1;
wire   [9:0] k_buf_2_val_5_address0;
reg    k_buf_2_val_5_ce0;
wire   [7:0] k_buf_2_val_5_q0;
reg    k_buf_2_val_5_ce1;
reg    k_buf_2_val_5_we1;
reg   [7:0] k_buf_2_val_5_d1;
reg   [1:0] tmp_s_reg_606;
reg   [16:0] t_V_reg_617;
wire    ap_CS_fsm_state10;
wire   [63:0] tmp_50_fu_1187_p1;
reg    ap_block_pp0_stage0_01001;
reg   [7:0] src_kernel_win_0_va_fu_252;
reg   [7:0] src_kernel_win_0_va_1_fu_256;
reg   [7:0] src_kernel_win_0_va_2_fu_260;
reg   [7:0] src_kernel_win_0_va_3_fu_264;
reg   [7:0] src_kernel_win_0_va_4_fu_268;
reg   [7:0] src_kernel_win_0_va_5_fu_272;
reg   [7:0] src_kernel_win_1_va_fu_276;
reg   [7:0] src_kernel_win_1_va_1_fu_280;
reg   [7:0] src_kernel_win_1_va_2_fu_284;
reg   [7:0] src_kernel_win_1_va_3_fu_288;
reg   [7:0] src_kernel_win_1_va_4_fu_292;
reg   [7:0] src_kernel_win_1_va_5_fu_296;
reg   [7:0] src_kernel_win_2_va_fu_300;
reg   [7:0] src_kernel_win_2_va_1_fu_304;
reg   [7:0] src_kernel_win_2_va_2_fu_308;
reg   [7:0] src_kernel_win_2_va_3_fu_312;
reg   [7:0] src_kernel_win_2_va_4_fu_316;
reg   [7:0] src_kernel_win_2_va_5_fu_320;
reg   [7:0] right_border_buf_0_s_fu_324;
wire   [7:0] col_buf_0_val_0_0_fu_1242_p3;
reg   [7:0] right_border_buf_0_1_fu_328;
reg   [7:0] right_border_buf_2_s_fu_332;
reg   [7:0] right_border_buf_0_2_fu_336;
wire   [7:0] col_buf_0_val_1_0_fu_1260_p3;
reg   [7:0] right_border_buf_0_3_fu_340;
reg   [7:0] right_border_buf_2_1_fu_344;
wire   [7:0] col_buf_2_val_2_0_fu_1613_p3;
reg   [7:0] right_border_buf_0_4_fu_348;
wire   [7:0] col_buf_0_val_2_0_fu_1278_p3;
reg   [7:0] right_border_buf_0_5_fu_352;
reg   [7:0] right_border_buf_2_2_fu_356;
reg   [7:0] right_border_buf_1_s_fu_360;
wire   [7:0] col_buf_1_val_0_0_fu_1414_p3;
reg   [7:0] right_border_buf_1_1_fu_364;
reg   [7:0] right_border_buf_2_3_fu_368;
wire   [7:0] col_buf_2_val_1_0_fu_1595_p3;
reg   [7:0] right_border_buf_1_2_fu_372;
wire   [7:0] col_buf_1_val_1_0_fu_1432_p3;
reg   [7:0] right_border_buf_1_3_fu_376;
reg   [7:0] right_border_buf_2_4_fu_380;
reg   [7:0] right_border_buf_1_4_fu_384;
wire   [7:0] col_buf_1_val_2_0_fu_1450_p3;
reg   [7:0] right_border_buf_1_5_fu_388;
reg   [7:0] right_border_buf_2_5_fu_392;
wire   [7:0] col_buf_2_val_0_0_fu_1577_p3;
wire   [1:0] tmp_37_fu_669_p1;
wire   [0:0] tmp_40_fu_681_p1;
wire   [1:0] tmp_447_0_cast_cast_fu_684_p3;
wire   [16:0] tmp_360_2_fu_698_p3;
wire   [17:0] tmp_360_2_cast_cast_fu_705_p1;
wire   [17:0] tmp_361_2_fu_709_p2;
wire   [1:0] tmp_38_fu_672_p1;
wire   [15:0] tmp_42_fu_747_p4;
wire   [16:0] tmp_28_fu_780_p2;
wire   [0:0] tmp_43_fu_786_p3;
wire   [0:0] tmp_29_fu_800_p2;
wire   [0:0] rev_fu_794_p2;
wire   [0:0] tmp_44_fu_811_p3;
wire   [16:0] p_assign_7_fu_819_p2;
wire   [16:0] p_p2_i_i_fu_825_p3;
wire   [16:0] p_assign_6_0_1_fu_842_p2;
wire   [0:0] tmp_48_fu_848_p3;
wire   [0:0] tmp_435_0_1_fu_862_p2;
wire   [0:0] rev1_fu_856_p2;
wire   [0:0] tmp_49_fu_873_p3;
wire   [16:0] p_assign_7_0_1_fu_881_p2;
wire   [16:0] p_p2_i_i_0_1_fu_887_p3;
wire   [16:0] p_assign_6_0_2_fu_904_p2;
wire   [0:0] tmp_62_fu_910_p3;
wire   [0:0] tmp_435_0_2_fu_924_p2;
wire   [0:0] rev2_fu_918_p2;
wire   [0:0] tmp_67_fu_935_p3;
wire   [16:0] p_assign_7_0_2_fu_943_p2;
wire   [16:0] p_p2_i_i_0_2_fu_949_p3;
wire   [1:0] tmp_45_fu_838_p1;
wire   [0:0] tmp_31_fu_833_p2;
wire   [1:0] tmp_32_fu_966_p2;
wire   [0:0] or_cond_i_i_fu_805_p2;
wire   [1:0] tmp_83_fu_979_p1;
wire   [1:0] tmp_33_fu_971_p3;
wire   [1:0] tmp_35_fu_983_p3;
wire   [1:0] tmp_57_fu_900_p1;
wire   [0:0] tmp_445_0_1_fu_895_p2;
wire   [1:0] tmp_39_fu_996_p2;
wire   [0:0] or_cond_i_i_0_1_fu_867_p2;
wire   [1:0] tmp_84_fu_1009_p1;
wire   [1:0] tmp_41_fu_1001_p3;
wire   [1:0] tmp_46_fu_1013_p3;
wire   [1:0] tmp_75_fu_962_p1;
wire   [0:0] tmp_445_0_2_fu_957_p2;
wire   [1:0] tmp_47_fu_1026_p2;
wire   [0:0] or_cond_i_i_0_2_fu_929_p2;
wire   [1:0] tmp_85_fu_1039_p1;
wire   [1:0] tmp_54_fu_1031_p3;
wire   [1:0] tmp_55_fu_1043_p3;
wire   [15:0] tmp_86_fu_1067_p4;
wire  signed [16:0] ImagLoc_x_fu_1083_p2;
wire   [0:0] tmp_87_fu_1093_p3;
wire   [0:0] tmp_34_fu_1107_p2;
wire   [0:0] rev3_fu_1101_p2;
wire   [0:0] tmp_88_fu_1118_p3;
wire   [16:0] p_assign_1_fu_1126_p2;
wire  signed [16:0] p_p2_i429_i_fu_1132_p3;
wire  signed [18:0] p_p2_i429_i_cast_cast_fu_1140_p1;
wire   [0:0] tmp_36_fu_1144_p2;
wire   [18:0] p_assign_2_fu_1149_p2;
wire  signed [18:0] ImagLoc_x_cast68_cas_fu_1089_p1;
wire   [18:0] p_p2_i429_i_p_assign_2_fu_1154_p3;
wire   [0:0] icmp1_fu_1077_p2;
wire  signed [31:0] x_cast_fu_1184_p1;
wire   [7:0] tmp_51_fu_1231_p5;
wire   [7:0] tmp_52_fu_1249_p5;
wire   [7:0] tmp_53_fu_1267_p5;
wire   [7:0] tmp_56_fu_1324_p5;
wire   [7:0] tmp_58_fu_1342_p5;
wire   [7:0] tmp_59_fu_1360_p5;
wire   [7:0] tmp_61_fu_1403_p5;
wire   [7:0] tmp_63_fu_1421_p5;
wire   [7:0] tmp_64_fu_1439_p5;
wire   [7:0] tmp_65_fu_1496_p5;
wire   [7:0] tmp_66_fu_1514_p5;
wire   [7:0] tmp_68_fu_1532_p5;
wire   [7:0] tmp_70_fu_1566_p5;
wire   [7:0] tmp_71_fu_1584_p5;
wire   [7:0] tmp_72_fu_1602_p5;
wire   [7:0] tmp_73_fu_1650_p5;
wire   [7:0] tmp_74_fu_1668_p5;
wire   [7:0] tmp_76_fu_1686_p5;
wire   [18:0] p_shl1_fu_1754_p3;
wire   [9:0] p_shl2_fu_1766_p3;
wire   [19:0] p_shl1_cast_fu_1762_p1;
wire   [19:0] p_shl2_cast_fu_1774_p1;
wire   [19:0] r_V_7_0_0_1_fu_1778_p2;
wire  signed [23:0] r_V_7_0_0_1_cast_fu_1784_p1;
wire   [18:0] p_shl3_fu_1795_p3;
wire   [9:0] p_shl4_fu_1807_p3;
wire   [19:0] p_shl3_cast_fu_1803_p1;
wire   [19:0] p_shl4_cast_fu_1815_p1;
wire   [18:0] p_shl5_fu_1825_p3;
wire   [9:0] p_shl6_fu_1836_p3;
wire   [19:0] p_shl5_cast_fu_1832_p1;
wire   [19:0] p_shl6_cast_fu_1843_p1;
wire   [19:0] r_V_7_0_1_2_fu_1847_p2;
wire  signed [23:0] r_V_7_0_1_2_cast_fu_1853_p1;
wire   [20:0] grp_fu_2744_p3;
wire   [24:0] tmp56_cast_fu_1865_p1;
wire   [24:0] tmp_453_0_1_2_cast_c_fu_1857_p1;
wire   [18:0] p_shl8_fu_1893_p3;
wire   [9:0] p_shl9_fu_1905_p3;
wire   [19:0] p_shl8_cast_fu_1901_p1;
wire   [19:0] p_shl9_cast_fu_1913_p1;
wire   [19:0] r_V_7_1_0_1_fu_1917_p2;
wire  signed [23:0] r_V_7_1_0_1_cast_fu_1923_p1;
wire   [18:0] p_shl10_fu_1934_p3;
wire   [9:0] p_shl11_fu_1946_p3;
wire   [19:0] p_shl10_cast_fu_1942_p1;
wire   [19:0] p_shl11_cast_fu_1954_p1;
wire   [18:0] p_shl12_fu_1964_p3;
wire   [9:0] p_shl13_fu_1975_p3;
wire   [19:0] p_shl12_cast_fu_1971_p1;
wire   [19:0] p_shl13_cast_fu_1982_p1;
wire   [19:0] r_V_7_1_1_2_fu_1986_p2;
wire  signed [23:0] r_V_7_1_1_2_cast_fu_1992_p1;
wire   [20:0] grp_fu_2762_p3;
wire   [24:0] tmp61_cast_fu_2004_p1;
wire   [24:0] tmp_453_1_1_2_cast_c_fu_1996_p1;
wire   [18:0] p_shl16_fu_2032_p3;
wire   [9:0] p_shl17_fu_2044_p3;
wire   [19:0] p_shl16_cast_fu_2040_p1;
wire   [19:0] p_shl17_cast_fu_2052_p1;
wire   [19:0] r_V_7_2_0_1_fu_2056_p2;
wire  signed [23:0] r_V_7_2_0_1_cast_fu_2062_p1;
wire   [18:0] p_shl18_fu_2073_p3;
wire   [9:0] p_shl19_fu_2085_p3;
wire   [19:0] p_shl18_cast_fu_2081_p1;
wire   [19:0] p_shl19_cast_fu_2093_p1;
wire   [18:0] p_shl20_fu_2103_p3;
wire   [9:0] p_shl21_fu_2114_p3;
wire   [19:0] p_shl20_cast_fu_2110_p1;
wire   [19:0] p_shl21_cast_fu_2121_p1;
wire   [19:0] r_V_7_2_1_2_fu_2125_p2;
wire  signed [23:0] r_V_7_2_1_2_cast_fu_2131_p1;
wire   [20:0] grp_fu_2780_p3;
wire   [24:0] tmp66_cast_fu_2143_p1;
wire   [24:0] tmp_453_2_1_2_cast_c_fu_2135_p1;
wire  signed [23:0] r_V_7_0_1_cast_fu_2239_p1;
wire   [25:0] p_Val2_89_0_0_2_ca_fu_2236_p1;
wire   [25:0] tmp_453_0_1_cast_fu_2242_p1;
wire   [25:0] tmp55_cast_fu_2252_p1;
wire   [25:0] tmp40_fu_2246_p2;
wire   [25:0] p_Val2_89_0_2_fu_2255_p2;
wire   [18:0] p_shl_fu_2265_p3;
wire   [9:0] p_shl7_fu_2276_p3;
wire   [19:0] p_shl_cast_fu_2272_p1;
wire   [19:0] p_shl7_cast_fu_2283_p1;
wire   [19:0] r_V_7_0_2_1_fu_2287_p2;
wire  signed [23:0] r_V_7_0_2_1_cast_fu_2293_p1;
wire   [24:0] grp_fu_2788_p3;
wire   [26:0] tmp57_cast_fu_2304_p1;
wire   [26:0] p_Val2_89_0_2_cast_fu_2261_p1;
wire  signed [23:0] r_V_7_1_1_cast_fu_2344_p1;
wire   [25:0] p_Val2_89_1_0_2_ca_fu_2341_p1;
wire   [25:0] tmp_453_1_1_cast_fu_2347_p1;
wire   [25:0] tmp60_cast_fu_2357_p1;
wire   [25:0] tmp59_fu_2351_p2;
wire   [25:0] p_Val2_89_1_2_fu_2360_p2;
wire   [18:0] p_shl14_fu_2370_p3;
wire   [9:0] p_shl15_fu_2381_p3;
wire   [19:0] p_shl14_cast_fu_2377_p1;
wire   [19:0] p_shl15_cast_fu_2388_p1;
wire   [19:0] r_V_7_1_2_1_fu_2392_p2;
wire  signed [23:0] r_V_7_1_2_1_cast_fu_2398_p1;
wire   [24:0] grp_fu_2797_p3;
wire   [26:0] tmp62_cast_fu_2409_p1;
wire   [26:0] p_Val2_89_1_2_cast_fu_2366_p1;
wire  signed [23:0] r_V_7_2_1_cast_fu_2449_p1;
wire   [25:0] p_Val2_89_2_0_2_ca_fu_2446_p1;
wire   [25:0] tmp_453_2_1_cast_fu_2452_p1;
wire   [25:0] tmp65_cast_fu_2462_p1;
wire   [25:0] tmp64_fu_2456_p2;
wire   [25:0] p_Val2_89_2_2_fu_2465_p2;
wire   [18:0] p_shl22_fu_2475_p3;
wire   [9:0] p_shl23_fu_2486_p3;
wire   [19:0] p_shl22_cast_fu_2482_p1;
wire   [19:0] p_shl23_cast_fu_2493_p1;
wire   [19:0] r_V_7_2_2_1_fu_2497_p2;
wire  signed [23:0] r_V_7_2_2_1_cast_fu_2503_p1;
wire   [24:0] grp_fu_2806_p3;
wire   [26:0] tmp67_cast_fu_2514_p1;
wire   [26:0] p_Val2_89_2_2_cast_fu_2471_p1;
wire   [7:0] tmp_7_i_i_fu_2551_p1;
wire   [7:0] p_Val2_17_fu_2561_p2;
wire   [0:0] tmp_93_fu_2554_p3;
wire   [0:0] tmp_94_fu_2566_p3;
wire   [0:0] not_Result_7_i_i_fu_2574_p2;
wire   [0:0] Range1_all_zeros_fu_2586_p2;
wire   [0:0] carry_i_fu_2580_p2;
wire   [0:0] brmerge_i_i_not_i_i_fu_2591_p2;
wire   [7:0] tmp_7_i_i1_fu_2606_p1;
wire   [7:0] p_Val2_20_fu_2616_p2;
wire   [0:0] tmp_99_fu_2609_p3;
wire   [0:0] tmp_100_fu_2621_p3;
wire   [0:0] not_Result_7_i_i_1_fu_2629_p2;
wire   [0:0] Range1_all_zeros_2_fu_2641_p2;
wire   [0:0] carry_i1_fu_2635_p2;
wire   [0:0] brmerge_i_i_not_i_i1_fu_2646_p2;
wire   [7:0] tmp_7_i_i2_fu_2661_p1;
wire   [7:0] p_Val2_24_fu_2671_p2;
wire   [0:0] tmp_105_fu_2664_p3;
wire   [0:0] tmp_106_fu_2676_p3;
wire   [0:0] not_Result_7_i_i_2_fu_2684_p2;
wire   [0:0] Range1_all_zeros_3_fu_2696_p2;
wire   [0:0] carry_i2_fu_2690_p2;
wire   [0:0] brmerge_i_i_not_i_i2_fu_2701_p2;
wire   [7:0] r_V_7_0_1_1_fu_2716_p0;
wire   [13:0] r_V_7_0_1_1_fu_2716_p1;
wire   [7:0] r_V_7_1_1_1_fu_2722_p0;
wire   [13:0] r_V_7_1_1_1_fu_2722_p1;
wire   [7:0] r_V_7_2_1_1_fu_2728_p0;
wire   [13:0] r_V_7_2_1_1_fu_2728_p1;
wire   [7:0] grp_fu_2734_p0;
wire   [7:0] grp_fu_2734_p1;
wire   [10:0] grp_fu_2734_p2;
wire   [23:0] grp_fu_2734_p3;
wire   [7:0] grp_fu_2744_p0;
wire   [10:0] grp_fu_2744_p1;
wire   [7:0] grp_fu_2752_p0;
wire   [7:0] grp_fu_2752_p1;
wire   [10:0] grp_fu_2752_p2;
wire   [23:0] grp_fu_2752_p3;
wire   [7:0] grp_fu_2762_p0;
wire   [10:0] grp_fu_2762_p1;
wire   [7:0] grp_fu_2770_p0;
wire   [7:0] grp_fu_2770_p1;
wire   [10:0] grp_fu_2770_p2;
wire   [23:0] grp_fu_2770_p3;
wire   [7:0] grp_fu_2780_p0;
wire   [10:0] grp_fu_2780_p1;
wire   [7:0] grp_fu_2788_p0;
wire   [10:0] grp_fu_2788_p1;
wire   [23:0] grp_fu_2788_p2;
wire   [7:0] grp_fu_2797_p0;
wire   [10:0] grp_fu_2797_p1;
wire   [23:0] grp_fu_2797_p2;
wire   [7:0] grp_fu_2806_p0;
wire   [10:0] grp_fu_2806_p1;
wire   [23:0] grp_fu_2806_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [8:0] grp_fu_2734_p00;
wire   [8:0] grp_fu_2734_p10;
wire   [24:0] grp_fu_2734_p30;
wire   [18:0] grp_fu_2744_p00;
wire   [8:0] grp_fu_2752_p00;
wire   [8:0] grp_fu_2752_p10;
wire   [24:0] grp_fu_2752_p30;
wire   [18:0] grp_fu_2762_p00;
wire   [8:0] grp_fu_2770_p00;
wire   [8:0] grp_fu_2770_p10;
wire   [24:0] grp_fu_2770_p30;
wire   [18:0] grp_fu_2780_p00;
wire   [18:0] grp_fu_2788_p00;
wire   [24:0] grp_fu_2788_p20;
wire   [18:0] grp_fu_2797_p00;
wire   [24:0] grp_fu_2797_p20;
wire   [18:0] grp_fu_2806_p00;
wire   [24:0] grp_fu_2806_p20;
wire   [20:0] r_V_7_0_1_1_fu_2716_p00;
wire   [20:0] r_V_7_1_1_1_fu_2722_p00;
wire   [20:0] r_V_7_2_1_1_fu_2728_p00;
reg    ap_condition_669;
reg    ap_condition_663;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_3_address0),
    .ce0(k_buf_0_val_3_ce0),
    .q0(k_buf_0_val_3_q0),
    .address1(k_buf_0_val_3_addr_reg_3225),
    .ce1(k_buf_0_val_3_ce1),
    .we1(k_buf_0_val_3_we1),
    .d1(p_src_data_stream_0_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_4_address0),
    .ce0(k_buf_0_val_4_ce0),
    .q0(k_buf_0_val_4_q0),
    .address1(k_buf_0_val_4_addr_reg_3244),
    .ce1(k_buf_0_val_4_ce1),
    .we1(k_buf_0_val_4_we1),
    .d1(k_buf_0_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_0_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_5_address0),
    .ce0(k_buf_0_val_5_ce0),
    .q0(k_buf_0_val_5_q0),
    .address1(k_buf_0_val_5_addr_reg_3250),
    .ce1(k_buf_0_val_5_ce1),
    .we1(k_buf_0_val_5_we1),
    .d1(k_buf_0_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_1_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_3_address0),
    .ce0(k_buf_1_val_3_ce0),
    .q0(k_buf_1_val_3_q0),
    .address1(k_buf_1_val_3_addr_reg_3256),
    .ce1(k_buf_1_val_3_ce1),
    .we1(k_buf_1_val_3_we1),
    .d1(p_src_data_stream_1_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_1_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_4_address0),
    .ce0(k_buf_1_val_4_ce0),
    .q0(k_buf_1_val_4_q0),
    .address1(k_buf_1_val_4_addr_reg_3262),
    .ce1(k_buf_1_val_4_ce1),
    .we1(k_buf_1_val_4_we1),
    .d1(k_buf_1_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_1_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_1_val_5_address0),
    .ce0(k_buf_1_val_5_ce0),
    .q0(k_buf_1_val_5_q0),
    .address1(k_buf_1_val_5_addr_reg_3268),
    .ce1(k_buf_1_val_5_ce1),
    .we1(k_buf_1_val_5_we1),
    .d1(k_buf_1_val_5_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_2_val_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_3_address0),
    .ce0(k_buf_2_val_3_ce0),
    .q0(k_buf_2_val_3_q0),
    .address1(k_buf_2_val_3_addr_reg_3274),
    .ce1(k_buf_2_val_3_ce1),
    .we1(k_buf_2_val_3_we1),
    .d1(p_src_data_stream_2_V_dout)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_2_val_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_4_address0),
    .ce0(k_buf_2_val_4_ce0),
    .q0(k_buf_2_val_4_q0),
    .address1(k_buf_2_val_4_addr_reg_3280),
    .ce1(k_buf_2_val_4_ce1),
    .we1(k_buf_2_val_4_we1),
    .d1(k_buf_2_val_4_d1)
);

Filter2D_k_buf_0_bkb #(
    .DataWidth( 8 ),
    .AddressRange( 800 ),
    .AddressWidth( 10 ))
k_buf_2_val_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_2_val_5_address0),
    .ce0(k_buf_2_val_5_ce0),
    .q0(k_buf_2_val_5_q0),
    .address1(k_buf_2_val_5_addr_reg_3286),
    .ce1(k_buf_2_val_5_ce1),
    .we1(k_buf_2_val_5_we1),
    .d1(k_buf_2_val_5_d1)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U49(
    .din0(right_border_buf_0_s_fu_324),
    .din1(right_border_buf_0_1_fu_328),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_51_fu_1231_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U50(
    .din0(right_border_buf_0_2_fu_336),
    .din1(right_border_buf_0_3_fu_340),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_52_fu_1249_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U51(
    .din0(right_border_buf_0_4_fu_348),
    .din1(right_border_buf_0_5_fu_352),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_53_fu_1267_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U52(
    .din0(col_buf_0_val_0_0_fu_1242_p3),
    .din1(col_buf_0_val_1_0_fu_1260_p3),
    .din2(col_buf_0_val_2_0_fu_1278_p3),
    .din3(row_assign_8_0_0_t_reg_3164),
    .dout(tmp_56_fu_1324_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U53(
    .din0(col_buf_0_val_0_0_fu_1242_p3),
    .din1(col_buf_0_val_1_0_fu_1260_p3),
    .din2(col_buf_0_val_2_0_fu_1278_p3),
    .din3(row_assign_8_0_1_t_reg_3171),
    .dout(tmp_58_fu_1342_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U54(
    .din0(col_buf_0_val_0_0_fu_1242_p3),
    .din1(col_buf_0_val_1_0_fu_1260_p3),
    .din2(col_buf_0_val_2_0_fu_1278_p3),
    .din3(row_assign_8_0_2_t_reg_3178),
    .dout(tmp_59_fu_1360_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U55(
    .din0(right_border_buf_1_s_fu_360),
    .din1(right_border_buf_1_1_fu_364),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_61_fu_1403_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U56(
    .din0(right_border_buf_1_2_fu_372),
    .din1(right_border_buf_1_3_fu_376),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_63_fu_1421_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U57(
    .din0(right_border_buf_1_4_fu_384),
    .din1(right_border_buf_1_5_fu_388),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_64_fu_1439_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U58(
    .din0(col_buf_1_val_0_0_fu_1414_p3),
    .din1(col_buf_1_val_1_0_fu_1432_p3),
    .din2(col_buf_1_val_2_0_fu_1450_p3),
    .din3(row_assign_8_0_0_t_reg_3164),
    .dout(tmp_65_fu_1496_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U59(
    .din0(col_buf_1_val_0_0_fu_1414_p3),
    .din1(col_buf_1_val_1_0_fu_1432_p3),
    .din2(col_buf_1_val_2_0_fu_1450_p3),
    .din3(row_assign_8_0_1_t_reg_3171),
    .dout(tmp_66_fu_1514_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U60(
    .din0(col_buf_1_val_0_0_fu_1414_p3),
    .din1(col_buf_1_val_1_0_fu_1432_p3),
    .din2(col_buf_1_val_2_0_fu_1450_p3),
    .din3(row_assign_8_0_2_t_reg_3178),
    .dout(tmp_68_fu_1532_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U61(
    .din0(right_border_buf_2_5_fu_392),
    .din1(right_border_buf_2_4_fu_380),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_70_fu_1566_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U62(
    .din0(right_border_buf_2_3_fu_368),
    .din1(right_border_buf_2_2_fu_356),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_71_fu_1584_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U63(
    .din0(right_border_buf_2_1_fu_344),
    .din1(right_border_buf_2_s_fu_332),
    .din2(8'd0),
    .din3(col_assign_1_0_t_reg_3231),
    .dout(tmp_72_fu_1602_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U64(
    .din0(col_buf_2_val_0_0_fu_1577_p3),
    .din1(col_buf_2_val_1_0_fu_1595_p3),
    .din2(col_buf_2_val_2_0_fu_1613_p3),
    .din3(row_assign_8_0_0_t_reg_3164),
    .dout(tmp_73_fu_1650_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U65(
    .din0(col_buf_2_val_0_0_fu_1577_p3),
    .din1(col_buf_2_val_1_0_fu_1595_p3),
    .din2(col_buf_2_val_2_0_fu_1613_p3),
    .din3(row_assign_8_0_1_t_reg_3171),
    .dout(tmp_74_fu_1668_p5)
);

threshold2_mux_32kbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
threshold2_mux_32kbM_U66(
    .din0(col_buf_2_val_0_0_fu_1577_p3),
    .din1(col_buf_2_val_1_0_fu_1595_p3),
    .din2(col_buf_2_val_2_0_fu_1613_p3),
    .din3(row_assign_8_0_2_t_reg_3178),
    .dout(tmp_76_fu_1686_p5)
);

threshold2_mul_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
threshold2_mul_mulbW_U67(
    .din0(r_V_7_0_1_1_fu_2716_p0),
    .din1(r_V_7_0_1_1_fu_2716_p1),
    .dout(r_V_7_0_1_1_fu_2716_p2)
);

threshold2_mul_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
threshold2_mul_mulbW_U68(
    .din0(r_V_7_1_1_1_fu_2722_p0),
    .din1(r_V_7_1_1_1_fu_2722_p1),
    .dout(r_V_7_1_1_1_fu_2722_p2)
);

threshold2_mul_mulbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
threshold2_mul_mulbW_U69(
    .din0(r_V_7_2_1_1_fu_2728_p0),
    .din1(r_V_7_2_1_1_fu_2728_p1),
    .dout(r_V_7_2_1_1_fu_2728_p2)
);

threshold2_ama_admb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_ama_admb6_U70(
    .din0(grp_fu_2734_p0),
    .din1(grp_fu_2734_p1),
    .din2(grp_fu_2734_p2),
    .din3(grp_fu_2734_p3),
    .dout(grp_fu_2734_p4)
);

threshold2_mac_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
threshold2_mac_muncg_U71(
    .din0(grp_fu_2744_p0),
    .din1(grp_fu_2744_p1),
    .din2(r_V_7_0_1_1_reg_3310),
    .dout(grp_fu_2744_p3)
);

threshold2_ama_admb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_ama_admb6_U72(
    .din0(grp_fu_2752_p0),
    .din1(grp_fu_2752_p1),
    .din2(grp_fu_2752_p2),
    .din3(grp_fu_2752_p3),
    .dout(grp_fu_2752_p4)
);

threshold2_mac_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
threshold2_mac_muncg_U73(
    .din0(grp_fu_2762_p0),
    .din1(grp_fu_2762_p1),
    .din2(r_V_7_1_1_1_reg_3333),
    .dout(grp_fu_2762_p3)
);

threshold2_ama_admb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_ama_admb6_U74(
    .din0(grp_fu_2770_p0),
    .din1(grp_fu_2770_p1),
    .din2(grp_fu_2770_p2),
    .din3(grp_fu_2770_p3),
    .dout(grp_fu_2770_p4)
);

threshold2_mac_muncg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 21 ))
threshold2_mac_muncg_U75(
    .din0(grp_fu_2780_p0),
    .din1(grp_fu_2780_p1),
    .din2(r_V_7_2_1_1_reg_3356),
    .dout(grp_fu_2780_p3)
);

threshold2_mac_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_mac_muocq_U76(
    .din0(grp_fu_2788_p0),
    .din1(grp_fu_2788_p1),
    .din2(grp_fu_2788_p2),
    .dout(grp_fu_2788_p3)
);

threshold2_mac_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_mac_muocq_U77(
    .din0(grp_fu_2797_p0),
    .din1(grp_fu_2797_p1),
    .din2(grp_fu_2797_p2),
    .dout(grp_fu_2797_p3)
);

threshold2_mac_muocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
threshold2_mac_muocq_U78(
    .din0(grp_fu_2806_p0),
    .din1(grp_fu_2806_p1),
    .din2(grp_fu_2806_p2),
    .dout(grp_fu_2806_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((exitcond389_i_fu_1056_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((exitcond390_i_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter2_state6)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter1;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((exitcond390_i_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_1056_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_V_5_reg_628 <= j_V_fu_1061_p2;
    end else if (((exitcond390_i_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        t_V_5_reg_628 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        t_V_reg_617 <= i_V_reg_3124;
    end else if (((tmp_19_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        t_V_reg_617 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_s_reg_606 <= 2'd0;
    end else if (((tmp_19_fu_653_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_s_reg_606 <= tmp_18_fu_647_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_fu_1056_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge_reg_3208 <= brmerge_fu_1174_p2;
        or_cond_i427_i_reg_3194 <= or_cond_i427_i_fu_1112_p2;
        or_cond_i_reg_3221 <= or_cond_i_fu_1179_p2;
        tmp_89_reg_3203 <= tmp_89_fu_1170_p1;
        x_reg_3198 <= x_fu_1162_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge_reg_3208_pp0_iter1_reg <= brmerge_reg_3208;
        exitcond389_i_reg_3185 <= exitcond389_i_fu_1056_p2;
        exitcond389_i_reg_3185_pp0_iter1_reg <= exitcond389_i_reg_3185;
        or_cond_i427_i_reg_3194_pp0_iter1_reg <= or_cond_i427_i_reg_3194;
        or_cond_i_reg_3221_pp0_iter1_reg <= or_cond_i_reg_3221;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3185 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        col_assign_1_0_t_reg_3231 <= col_assign_1_0_t_fu_1200_p2;
        k_buf_0_val_3_addr_reg_3225 <= tmp_50_fu_1187_p1;
        k_buf_0_val_4_addr_reg_3244 <= tmp_50_fu_1187_p1;
        k_buf_0_val_5_addr_reg_3250 <= tmp_50_fu_1187_p1;
        k_buf_1_val_3_addr_reg_3256 <= tmp_50_fu_1187_p1;
        k_buf_1_val_4_addr_reg_3262 <= tmp_50_fu_1187_p1;
        k_buf_1_val_5_addr_reg_3268 <= tmp_50_fu_1187_p1;
        k_buf_2_val_3_addr_reg_3274 <= tmp_50_fu_1187_p1;
        k_buf_2_val_4_addr_reg_3280 <= tmp_50_fu_1187_p1;
        k_buf_2_val_5_addr_reg_3286 <= tmp_50_fu_1187_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond389_i_reg_3185_pp0_iter2_reg <= exitcond389_i_reg_3185_pp0_iter1_reg;
        or_cond_i_reg_3221_pp0_iter2_reg <= or_cond_i_reg_3221_pp0_iter1_reg;
        or_cond_i_reg_3221_pp0_iter3_reg <= or_cond_i_reg_3221_pp0_iter2_reg;
        or_cond_i_reg_3221_pp0_iter4_reg <= or_cond_i_reg_3221_pp0_iter3_reg;
        src_kernel_win_0_va_6_reg_3292_pp0_iter3_reg <= src_kernel_win_0_va_6_reg_3292;
        src_kernel_win_1_va_6_reg_3315_pp0_iter3_reg <= src_kernel_win_1_va_6_reg_3315;
        src_kernel_win_2_va_9_reg_3338_pp0_iter3_reg <= src_kernel_win_2_va_9_reg_3338;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_reg_3124 <= i_V_fu_730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond390_i_fu_725_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_reg_3138 <= icmp_fu_757_p2;
        row_assign_8_0_0_t_reg_3164 <= row_assign_8_0_0_t_fu_991_p2;
        row_assign_8_0_1_t_reg_3171 <= row_assign_8_0_1_t_fu_1021_p2;
        row_assign_8_0_2_t_reg_3178 <= row_assign_8_0_2_t_fu_1051_p2;
        tmp_25_reg_3129 <= tmp_25_fu_736_p2;
        tmp_26_reg_3143 <= tmp_26_fu_763_p2;
        tmp_27_reg_3151 <= tmp_27_fu_775_p2;
        tmp_365_0_0_not_reg_3133 <= tmp_365_0_0_not_fu_741_p2;
        tmp_409_0_1_reg_3147 <= tmp_409_0_1_fu_769_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3221_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_15_reg_3439 <= p_Val2_15_fu_2307_p2;
        p_Val2_16_reg_3444 <= {{p_Val2_15_fu_2307_p2[21:14]}};
        p_Val2_19_reg_3464 <= {{p_Val2_s_fu_2412_p2[21:14]}};
        p_Val2_22_reg_3479 <= p_Val2_22_fu_2517_p2;
        p_Val2_23_reg_3484 <= {{p_Val2_22_fu_2517_p2[21:14]}};
        p_Val2_s_reg_3459 <= p_Val2_s_fu_2412_p2;
        tmp_104_reg_3489 <= p_Val2_22_fu_2517_p2[32'd13];
        tmp_60_reg_3454 <= {{p_Val2_15_fu_2307_p2[26:22]}};
        tmp_69_reg_3474 <= {{p_Val2_s_fu_2412_p2[26:22]}};
        tmp_77_reg_3494 <= {{p_Val2_22_fu_2517_p2[26:22]}};
        tmp_92_reg_3449 <= p_Val2_15_fu_2307_p2[32'd13];
        tmp_98_reg_3469 <= p_Val2_s_fu_2412_p2[32'd13];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3221_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_Val2_89_0_0_2_reg_3382 <= grp_fu_2734_p4;
        p_Val2_89_1_0_2_reg_3403 <= grp_fu_2752_p4;
        p_Val2_89_2_0_2_reg_3424 <= grp_fu_2770_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_src_cols_V_read_cas_reg_2827[15 : 0] <= p_src_cols_V_read_cas_fu_639_p1[15 : 0];
        p_src_rows_V_read_cas_reg_2834[15 : 0] <= p_src_rows_V_read_cas_fu_643_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3221_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_7_0_1_1_reg_3310 <= r_V_7_0_1_1_fu_2716_p2;
        r_V_7_1_1_1_reg_3333 <= r_V_7_1_1_1_fu_2722_p2;
        r_V_7_2_1_1_reg_3356 <= r_V_7_2_1_1_fu_2728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_i_reg_3221_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_V_7_0_1_reg_3387[19 : 2] <= r_V_7_0_1_fu_1819_p2[19 : 2];
        r_V_7_1_1_reg_3408[19 : 2] <= r_V_7_1_1_fu_1958_p2[19 : 2];
        r_V_7_2_1_reg_3429[19 : 2] <= r_V_7_2_1_fu_2097_p2[19 : 2];
        src_kernel_win_0_va_9_reg_3376 <= src_kernel_win_0_va_fu_252;
        src_kernel_win_1_va_9_reg_3397 <= src_kernel_win_1_va_fu_276;
        src_kernel_win_2_va_12_reg_3418 <= src_kernel_win_2_va_fu_300;
        tmp42_reg_3392 <= tmp42_fu_1868_p2;
        tmp60_reg_3413 <= tmp60_fu_2007_p2;
        tmp65_reg_3434 <= tmp65_fu_2146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1))) begin
        right_border_buf_0_1_fu_328 <= right_border_buf_0_s_fu_324;
        right_border_buf_0_2_fu_336 <= col_buf_0_val_1_0_fu_1260_p3;
        right_border_buf_0_3_fu_340 <= right_border_buf_0_2_fu_336;
        right_border_buf_0_4_fu_348 <= col_buf_0_val_2_0_fu_1278_p3;
        right_border_buf_0_5_fu_352 <= right_border_buf_0_4_fu_348;
        right_border_buf_0_s_fu_324 <= col_buf_0_val_0_0_fu_1242_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1))) begin
        right_border_buf_1_1_fu_364 <= right_border_buf_1_s_fu_360;
        right_border_buf_1_2_fu_372 <= col_buf_1_val_1_0_fu_1432_p3;
        right_border_buf_1_3_fu_376 <= right_border_buf_1_2_fu_372;
        right_border_buf_1_4_fu_384 <= col_buf_1_val_2_0_fu_1450_p3;
        right_border_buf_1_5_fu_388 <= right_border_buf_1_4_fu_384;
        right_border_buf_1_s_fu_360 <= col_buf_1_val_0_0_fu_1414_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1))) begin
        right_border_buf_2_1_fu_344 <= col_buf_2_val_2_0_fu_1613_p3;
        right_border_buf_2_2_fu_356 <= right_border_buf_2_3_fu_368;
        right_border_buf_2_3_fu_368 <= col_buf_2_val_1_0_fu_1595_p3;
        right_border_buf_2_4_fu_380 <= right_border_buf_2_5_fu_392;
        right_border_buf_2_5_fu_392 <= col_buf_2_val_0_0_fu_1577_p3;
        right_border_buf_2_s_fu_332 <= right_border_buf_2_1_fu_344;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_kernel_win_0_va_16_reg_3361 <= src_kernel_win_0_va_2_fu_260;
        src_kernel_win_0_va_6_reg_3292 <= src_kernel_win_0_va_6_fu_1335_p3;
        src_kernel_win_0_va_7_reg_3298 <= src_kernel_win_0_va_7_fu_1353_p3;
        src_kernel_win_0_va_8_reg_3304 <= src_kernel_win_0_va_8_fu_1371_p3;
        src_kernel_win_1_va_16_reg_3366 <= src_kernel_win_1_va_2_fu_284;
        src_kernel_win_1_va_6_reg_3315 <= src_kernel_win_1_va_6_fu_1507_p3;
        src_kernel_win_1_va_7_reg_3321 <= src_kernel_win_1_va_7_fu_1525_p3;
        src_kernel_win_1_va_8_reg_3327 <= src_kernel_win_1_va_8_fu_1543_p3;
        src_kernel_win_2_va_10_reg_3344 <= src_kernel_win_2_va_10_fu_1679_p3;
        src_kernel_win_2_va_11_reg_3350 <= src_kernel_win_2_va_11_fu_1697_p3;
        src_kernel_win_2_va_7_reg_3371 <= src_kernel_win_2_va_2_fu_308;
        src_kernel_win_2_va_9_reg_3338 <= src_kernel_win_2_va_9_fu_1661_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3185_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        src_kernel_win_0_va_1_fu_256 <= src_kernel_win_0_va_fu_252;
        src_kernel_win_0_va_3_fu_264 <= src_kernel_win_0_va_16_reg_3361;
        src_kernel_win_0_va_4_fu_268 <= src_kernel_win_0_va_8_reg_3304;
        src_kernel_win_0_va_5_fu_272 <= src_kernel_win_0_va_4_fu_268;
        src_kernel_win_0_va_fu_252 <= src_kernel_win_0_va_6_reg_3292;
        src_kernel_win_1_va_1_fu_280 <= src_kernel_win_1_va_fu_276;
        src_kernel_win_1_va_3_fu_288 <= src_kernel_win_1_va_16_reg_3366;
        src_kernel_win_1_va_4_fu_292 <= src_kernel_win_1_va_8_reg_3327;
        src_kernel_win_1_va_5_fu_296 <= src_kernel_win_1_va_4_fu_292;
        src_kernel_win_1_va_fu_276 <= src_kernel_win_1_va_6_reg_3315;
        src_kernel_win_2_va_1_fu_304 <= src_kernel_win_2_va_fu_300;
        src_kernel_win_2_va_3_fu_312 <= src_kernel_win_2_va_7_reg_3371;
        src_kernel_win_2_va_4_fu_316 <= src_kernel_win_2_va_11_reg_3350;
        src_kernel_win_2_va_5_fu_320 <= src_kernel_win_2_va_4_fu_316;
        src_kernel_win_2_va_fu_300 <= src_kernel_win_2_va_9_reg_3338;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        src_kernel_win_0_va_2_fu_260 <= src_kernel_win_0_va_7_fu_1353_p3;
        src_kernel_win_1_va_2_fu_284 <= src_kernel_win_1_va_7_fu_1525_p3;
        src_kernel_win_2_va_2_fu_308 <= src_kernel_win_2_va_10_fu_1679_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_19_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_20_reg_3086 <= tmp_20_fu_659_p2;
        tmp_21_reg_3091 <= tmp_21_fu_664_p2;
        tmp_22_reg_3103 <= tmp_22_fu_692_p2;
        tmp_23_reg_3115 <= tmp_23_fu_719_p2;
        tmp_361_2_cast_cast_s_reg_3110[18 : 1] <= tmp_361_2_cast_cast_s_fu_715_p1[18 : 1];
        tmp_reg_3096 <= tmp_fu_675_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_condition_pp0_exit_iter2_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter2_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond390_i_fu_725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond390_i_fu_725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_3_ce0 = 1'b1;
    end else begin
        k_buf_0_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)))) begin
        k_buf_0_val_3_ce1 = 1'b1;
    end else begin
        k_buf_0_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)))) begin
        k_buf_0_val_3_we1 = 1'b1;
    end else begin
        k_buf_0_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_4_ce0 = 1'b1;
    end else begin
        k_buf_0_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)))) begin
        k_buf_0_val_4_ce1 = 1'b1;
    end else begin
        k_buf_0_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op251_read_state6 == 1'b1)) begin
            k_buf_0_val_4_d1 = k_buf_0_val_3_q0;
        end else if ((1'b1 == ap_condition_669)) begin
            k_buf_0_val_4_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)))) begin
        k_buf_0_val_4_we1 = 1'b1;
    end else begin
        k_buf_0_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_0_val_5_ce0 = 1'b1;
    end else begin
        k_buf_0_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)))) begin
        k_buf_0_val_5_ce1 = 1'b1;
    end else begin
        k_buf_0_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op251_read_state6 == 1'b1)) begin
            k_buf_0_val_5_d1 = k_buf_0_val_4_q0;
        end else if ((1'b1 == ap_condition_663)) begin
            k_buf_0_val_5_d1 = p_src_data_stream_0_V_dout;
        end else begin
            k_buf_0_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)))) begin
        k_buf_0_val_5_we1 = 1'b1;
    end else begin
        k_buf_0_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_3_ce0 = 1'b1;
    end else begin
        k_buf_1_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)))) begin
        k_buf_1_val_3_ce1 = 1'b1;
    end else begin
        k_buf_1_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)))) begin
        k_buf_1_val_3_we1 = 1'b1;
    end else begin
        k_buf_1_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_4_ce0 = 1'b1;
    end else begin
        k_buf_1_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)))) begin
        k_buf_1_val_4_ce1 = 1'b1;
    end else begin
        k_buf_1_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op296_read_state6 == 1'b1)) begin
            k_buf_1_val_4_d1 = k_buf_1_val_3_q0;
        end else if ((1'b1 == ap_condition_669)) begin
            k_buf_1_val_4_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)))) begin
        k_buf_1_val_4_we1 = 1'b1;
    end else begin
        k_buf_1_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_1_val_5_ce0 = 1'b1;
    end else begin
        k_buf_1_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)))) begin
        k_buf_1_val_5_ce1 = 1'b1;
    end else begin
        k_buf_1_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op296_read_state6 == 1'b1)) begin
            k_buf_1_val_5_d1 = k_buf_1_val_4_q0;
        end else if ((1'b1 == ap_condition_663)) begin
            k_buf_1_val_5_d1 = p_src_data_stream_1_V_dout;
        end else begin
            k_buf_1_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_1_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)))) begin
        k_buf_1_val_5_we1 = 1'b1;
    end else begin
        k_buf_1_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_3_ce0 = 1'b1;
    end else begin
        k_buf_2_val_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)))) begin
        k_buf_2_val_3_ce1 = 1'b1;
    end else begin
        k_buf_2_val_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)))) begin
        k_buf_2_val_3_we1 = 1'b1;
    end else begin
        k_buf_2_val_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_4_ce0 = 1'b1;
    end else begin
        k_buf_2_val_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)))) begin
        k_buf_2_val_4_ce1 = 1'b1;
    end else begin
        k_buf_2_val_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op335_read_state6 == 1'b1)) begin
            k_buf_2_val_4_d1 = k_buf_2_val_3_q0;
        end else if ((1'b1 == ap_condition_669)) begin
            k_buf_2_val_4_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_4_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)))) begin
        k_buf_2_val_4_we1 = 1'b1;
    end else begin
        k_buf_2_val_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_buf_2_val_5_ce0 = 1'b1;
    end else begin
        k_buf_2_val_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)))) begin
        k_buf_2_val_5_ce1 = 1'b1;
    end else begin
        k_buf_2_val_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((ap_predicate_op335_read_state6 == 1'b1)) begin
            k_buf_2_val_5_d1 = k_buf_2_val_4_q0;
        end else if ((1'b1 == ap_condition_663)) begin
            k_buf_2_val_5_d1 = p_src_data_stream_2_V_dout;
        end else begin
            k_buf_2_val_5_d1 = 'bx;
        end
    end else begin
        k_buf_2_val_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)))) begin
        k_buf_2_val_5_we1 = 1'b1;
    end else begin
        k_buf_2_val_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_0_V_blk_n = p_dst_data_stream_0_V_full_n;
    end else begin
        p_dst_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_0_V_write = 1'b1;
    end else begin
        p_dst_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_1_V_blk_n = p_dst_data_stream_1_V_full_n;
    end else begin
        p_dst_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_1_V_write = 1'b1;
    end else begin
        p_dst_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_2_V_blk_n = p_dst_data_stream_2_V_full_n;
    end else begin
        p_dst_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        p_dst_data_stream_2_V_write = 1'b1;
    end else begin
        p_dst_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_25_reg_3129 == 1'd1) & (icmp_reg_3138 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_0_V_blk_n = p_src_data_stream_0_V_empty_n;
    end else begin
        p_src_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op251_read_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op239_read_state6 == 1'b1)))) begin
        p_src_data_stream_0_V_read = 1'b1;
    end else begin
        p_src_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_25_reg_3129 == 1'd1) & (icmp_reg_3138 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_1_V_blk_n = p_src_data_stream_1_V_empty_n;
    end else begin
        p_src_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op296_read_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op284_read_state6 == 1'b1)))) begin
        p_src_data_stream_1_V_read = 1'b1;
    end else begin
        p_src_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_25_reg_3129 == 1'd1) & (icmp_reg_3138 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        p_src_data_stream_2_V_blk_n = p_src_data_stream_2_V_empty_n;
    end else begin
        p_src_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op335_read_state6 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op326_read_state6 == 1'b1)))) begin
        p_src_data_stream_2_V_read = 1'b1;
    end else begin
        p_src_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_19_fu_653_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond390_i_fu_725_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ImagLoc_x_cast68_cas_fu_1089_p1 = ImagLoc_x_fu_1083_p2;

assign ImagLoc_x_fu_1083_p2 = ($signed(17'd131071) + $signed(t_V_5_reg_628));

assign Range1_all_zeros_2_fu_2641_p2 = ((tmp_69_reg_3474 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_2696_p2 = ((tmp_77_reg_3494 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_2586_p2 = ((tmp_60_reg_3454 == 5'd0) ? 1'b1 : 1'b0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op335_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op326_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op296_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op284_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op251_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op239_read_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op335_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op326_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op296_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op284_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op251_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op239_read_state6 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op335_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op326_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op296_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op284_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op251_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op239_read_state6 == 1'b1)))));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = (((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op335_read_state6 == 1'b1)) | ((p_src_data_stream_2_V_empty_n == 1'b0) & (ap_predicate_op326_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op296_read_state6 == 1'b1)) | ((p_src_data_stream_1_V_empty_n == 1'b0) & (ap_predicate_op284_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op251_read_state6 == 1'b1)) | ((p_src_data_stream_0_V_empty_n == 1'b0) & (ap_predicate_op239_read_state6 == 1'b1)));
end

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter5 = (((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_2_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_1_V_full_n == 1'b0)) | ((or_cond_i_reg_3221_pp0_iter4_reg == 1'd1) & (p_dst_data_stream_0_V_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_663 = ((tmp_26_reg_3143 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_669 = ((tmp_409_0_1_reg_3147 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op239_read_state6 = ((or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op251_read_state6 = ((tmp_25_reg_3129 == 1'd1) & (icmp_reg_3138 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op284_read_state6 = ((or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op296_read_state6 = ((tmp_25_reg_3129 == 1'd1) & (icmp_reg_3138 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op326_read_state6 = ((or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (icmp_reg_3138 == 1'd0) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op335_read_state6 = ((tmp_25_reg_3129 == 1'd1) & (icmp_reg_3138 == 1'd1) & (or_cond_i427_i_reg_3194_pp0_iter1_reg == 1'd1) & (exitcond389_i_reg_3185_pp0_iter1_reg == 1'd0));
end

assign brmerge_fu_1174_p2 = (tmp_365_0_0_not_reg_3133 | tmp_34_fu_1107_p2);

assign brmerge_i_i_not_i_i1_fu_2646_p2 = (carry_i1_fu_2635_p2 & Range1_all_zeros_2_fu_2641_p2);

assign brmerge_i_i_not_i_i2_fu_2701_p2 = (carry_i2_fu_2690_p2 & Range1_all_zeros_3_fu_2696_p2);

assign brmerge_i_i_not_i_i_fu_2591_p2 = (carry_i_fu_2580_p2 & Range1_all_zeros_fu_2586_p2);

assign carry_i1_fu_2635_p2 = (tmp_100_fu_2621_p3 | not_Result_7_i_i_1_fu_2629_p2);

assign carry_i2_fu_2690_p2 = (tmp_106_fu_2676_p3 | not_Result_7_i_i_2_fu_2684_p2);

assign carry_i_fu_2580_p2 = (tmp_94_fu_2566_p3 | not_Result_7_i_i_fu_2574_p2);

assign col_assign_1_0_t_fu_1200_p2 = (tmp_23_reg_3115 - tmp_89_reg_3203);

assign col_buf_0_val_0_0_fu_1242_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_3_q0 : tmp_51_fu_1231_p5);

assign col_buf_0_val_1_0_fu_1260_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_4_q0 : tmp_52_fu_1249_p5);

assign col_buf_0_val_2_0_fu_1278_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_0_val_5_q0 : tmp_53_fu_1267_p5);

assign col_buf_1_val_0_0_fu_1414_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_3_q0 : tmp_61_fu_1403_p5);

assign col_buf_1_val_1_0_fu_1432_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_4_q0 : tmp_63_fu_1421_p5);

assign col_buf_1_val_2_0_fu_1450_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_1_val_5_q0 : tmp_64_fu_1439_p5);

assign col_buf_2_val_0_0_fu_1577_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_3_q0 : tmp_70_fu_1566_p5);

assign col_buf_2_val_1_0_fu_1595_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_4_q0 : tmp_71_fu_1584_p5);

assign col_buf_2_val_2_0_fu_1613_p3 = ((brmerge_reg_3208_pp0_iter1_reg[0:0] === 1'b1) ? k_buf_2_val_5_q0 : tmp_72_fu_1602_p5);

assign exitcond389_i_fu_1056_p2 = ((t_V_5_reg_628 == tmp_20_reg_3086) ? 1'b1 : 1'b0);

assign exitcond390_i_fu_725_p2 = ((t_V_reg_617 == tmp_21_reg_3091) ? 1'b1 : 1'b0);

assign grp_fu_2734_p0 = grp_fu_2734_p00;

assign grp_fu_2734_p00 = src_kernel_win_0_va_5_fu_272;

assign grp_fu_2734_p1 = grp_fu_2734_p10;

assign grp_fu_2734_p10 = src_kernel_win_0_va_8_reg_3304;

assign grp_fu_2734_p2 = 19'd936;

assign grp_fu_2734_p3 = grp_fu_2734_p30;

assign grp_fu_2734_p30 = $unsigned(r_V_7_0_0_1_cast_fu_1784_p1);

assign grp_fu_2744_p0 = grp_fu_2744_p00;

assign grp_fu_2744_p00 = src_kernel_win_0_va_1_fu_256;

assign grp_fu_2744_p1 = 19'd936;

assign grp_fu_2752_p0 = grp_fu_2752_p00;

assign grp_fu_2752_p00 = src_kernel_win_1_va_5_fu_296;

assign grp_fu_2752_p1 = grp_fu_2752_p10;

assign grp_fu_2752_p10 = src_kernel_win_1_va_8_reg_3327;

assign grp_fu_2752_p2 = 19'd936;

assign grp_fu_2752_p3 = grp_fu_2752_p30;

assign grp_fu_2752_p30 = $unsigned(r_V_7_1_0_1_cast_fu_1923_p1);

assign grp_fu_2762_p0 = grp_fu_2762_p00;

assign grp_fu_2762_p00 = src_kernel_win_1_va_1_fu_280;

assign grp_fu_2762_p1 = 19'd936;

assign grp_fu_2770_p0 = grp_fu_2770_p00;

assign grp_fu_2770_p00 = src_kernel_win_2_va_5_fu_320;

assign grp_fu_2770_p1 = grp_fu_2770_p10;

assign grp_fu_2770_p10 = src_kernel_win_2_va_11_reg_3350;

assign grp_fu_2770_p2 = 19'd936;

assign grp_fu_2770_p3 = grp_fu_2770_p30;

assign grp_fu_2770_p30 = $unsigned(r_V_7_2_0_1_cast_fu_2062_p1);

assign grp_fu_2780_p0 = grp_fu_2780_p00;

assign grp_fu_2780_p00 = src_kernel_win_2_va_1_fu_304;

assign grp_fu_2780_p1 = 19'd936;

assign grp_fu_2788_p0 = grp_fu_2788_p00;

assign grp_fu_2788_p00 = src_kernel_win_0_va_6_reg_3292_pp0_iter3_reg;

assign grp_fu_2788_p1 = 19'd936;

assign grp_fu_2788_p2 = grp_fu_2788_p20;

assign grp_fu_2788_p20 = $unsigned(r_V_7_0_2_1_cast_fu_2293_p1);

assign grp_fu_2797_p0 = grp_fu_2797_p00;

assign grp_fu_2797_p00 = src_kernel_win_1_va_6_reg_3315_pp0_iter3_reg;

assign grp_fu_2797_p1 = 19'd936;

assign grp_fu_2797_p2 = grp_fu_2797_p20;

assign grp_fu_2797_p20 = $unsigned(r_V_7_1_2_1_cast_fu_2398_p1);

assign grp_fu_2806_p0 = grp_fu_2806_p00;

assign grp_fu_2806_p00 = src_kernel_win_2_va_9_reg_3338_pp0_iter3_reg;

assign grp_fu_2806_p1 = 19'd936;

assign grp_fu_2806_p2 = grp_fu_2806_p20;

assign grp_fu_2806_p20 = $unsigned(r_V_7_2_2_1_cast_fu_2503_p1);

assign i_V_fu_730_p2 = (t_V_reg_617 + 17'd1);

assign icmp1_fu_1077_p2 = ((tmp_86_fu_1067_p4 != 16'd0) ? 1'b1 : 1'b0);

assign icmp_fu_757_p2 = ((tmp_42_fu_747_p4 != 16'd0) ? 1'b1 : 1'b0);

assign j_V_fu_1061_p2 = (t_V_5_reg_628 + 17'd1);

assign k_buf_0_val_3_address0 = tmp_50_fu_1187_p1;

assign k_buf_0_val_4_address0 = tmp_50_fu_1187_p1;

assign k_buf_0_val_5_address0 = tmp_50_fu_1187_p1;

assign k_buf_1_val_3_address0 = tmp_50_fu_1187_p1;

assign k_buf_1_val_4_address0 = tmp_50_fu_1187_p1;

assign k_buf_1_val_5_address0 = tmp_50_fu_1187_p1;

assign k_buf_2_val_3_address0 = tmp_50_fu_1187_p1;

assign k_buf_2_val_4_address0 = tmp_50_fu_1187_p1;

assign k_buf_2_val_5_address0 = tmp_50_fu_1187_p1;

assign not_Result_7_i_i_1_fu_2629_p2 = (tmp_99_fu_2609_p3 ^ 1'd1);

assign not_Result_7_i_i_2_fu_2684_p2 = (tmp_105_fu_2664_p3 ^ 1'd1);

assign not_Result_7_i_i_fu_2574_p2 = (tmp_93_fu_2554_p3 ^ 1'd1);

assign or_cond_i427_i_fu_1112_p2 = (tmp_34_fu_1107_p2 & rev3_fu_1101_p2);

assign or_cond_i_fu_1179_p2 = (icmp_reg_3138 & icmp1_fu_1077_p2);

assign or_cond_i_i_0_1_fu_867_p2 = (tmp_435_0_1_fu_862_p2 & rev1_fu_856_p2);

assign or_cond_i_i_0_2_fu_929_p2 = (tmp_435_0_2_fu_924_p2 & rev2_fu_918_p2);

assign or_cond_i_i_fu_805_p2 = (tmp_29_fu_800_p2 & rev_fu_794_p2);

assign p_Val2_15_fu_2307_p2 = (tmp57_cast_fu_2304_p1 + p_Val2_89_0_2_cast_fu_2261_p1);

assign p_Val2_17_fu_2561_p2 = (p_Val2_16_reg_3444 + tmp_7_i_i_fu_2551_p1);

assign p_Val2_20_fu_2616_p2 = (p_Val2_19_reg_3464 + tmp_7_i_i1_fu_2606_p1);

assign p_Val2_22_fu_2517_p2 = (tmp67_cast_fu_2514_p1 + p_Val2_89_2_2_cast_fu_2471_p1);

assign p_Val2_24_fu_2671_p2 = (p_Val2_23_reg_3484 + tmp_7_i_i2_fu_2661_p1);

assign p_Val2_89_0_0_2_ca_fu_2236_p1 = p_Val2_89_0_0_2_reg_3382;

assign p_Val2_89_0_2_cast_fu_2261_p1 = p_Val2_89_0_2_fu_2255_p2;

assign p_Val2_89_0_2_fu_2255_p2 = (tmp55_cast_fu_2252_p1 + tmp40_fu_2246_p2);

assign p_Val2_89_1_0_2_ca_fu_2341_p1 = p_Val2_89_1_0_2_reg_3403;

assign p_Val2_89_1_2_cast_fu_2366_p1 = p_Val2_89_1_2_fu_2360_p2;

assign p_Val2_89_1_2_fu_2360_p2 = (tmp60_cast_fu_2357_p1 + tmp59_fu_2351_p2);

assign p_Val2_89_2_0_2_ca_fu_2446_p1 = p_Val2_89_2_0_2_reg_3424;

assign p_Val2_89_2_2_cast_fu_2471_p1 = p_Val2_89_2_2_fu_2465_p2;

assign p_Val2_89_2_2_fu_2465_p2 = (tmp65_cast_fu_2462_p1 + tmp64_fu_2456_p2);

assign p_Val2_s_fu_2412_p2 = (tmp62_cast_fu_2409_p1 + p_Val2_89_1_2_cast_fu_2366_p1);

assign p_assign_1_fu_1126_p2 = (17'd1 - t_V_5_reg_628);

assign p_assign_2_fu_1149_p2 = ($signed(tmp_361_2_cast_cast_s_reg_3110) - $signed(p_p2_i429_i_cast_cast_fu_1140_p1));

assign p_assign_6_0_1_fu_842_p2 = ($signed(17'd131070) + $signed(t_V_reg_617));

assign p_assign_6_0_2_fu_904_p2 = ($signed(17'd131069) + $signed(t_V_reg_617));

assign p_assign_7_0_1_fu_881_p2 = (17'd2 - t_V_reg_617);

assign p_assign_7_0_2_fu_943_p2 = (17'd3 - t_V_reg_617);

assign p_assign_7_fu_819_p2 = (17'd1 - t_V_reg_617);

assign p_dst_data_stream_0_V_din = ((brmerge_i_i_not_i_i_fu_2591_p2[0:0] === 1'b1) ? p_Val2_17_fu_2561_p2 : 8'd255);

assign p_dst_data_stream_1_V_din = ((brmerge_i_i_not_i_i1_fu_2646_p2[0:0] === 1'b1) ? p_Val2_20_fu_2616_p2 : 8'd255);

assign p_dst_data_stream_2_V_din = ((brmerge_i_i_not_i_i2_fu_2701_p2[0:0] === 1'b1) ? p_Val2_24_fu_2671_p2 : 8'd255);

assign p_p2_i429_i_cast_cast_fu_1140_p1 = p_p2_i429_i_fu_1132_p3;

assign p_p2_i429_i_fu_1132_p3 = ((tmp_88_fu_1118_p3[0:0] === 1'b1) ? p_assign_1_fu_1126_p2 : ImagLoc_x_fu_1083_p2);

assign p_p2_i429_i_p_assign_2_fu_1154_p3 = ((tmp_36_fu_1144_p2[0:0] === 1'b1) ? p_p2_i429_i_cast_cast_fu_1140_p1 : p_assign_2_fu_1149_p2);

assign p_p2_i_i_0_1_fu_887_p3 = ((tmp_49_fu_873_p3[0:0] === 1'b1) ? p_assign_7_0_1_fu_881_p2 : p_assign_6_0_1_fu_842_p2);

assign p_p2_i_i_0_2_fu_949_p3 = ((tmp_67_fu_935_p3[0:0] === 1'b1) ? p_assign_7_0_2_fu_943_p2 : p_assign_6_0_2_fu_904_p2);

assign p_p2_i_i_fu_825_p3 = ((tmp_44_fu_811_p3[0:0] === 1'b1) ? p_assign_7_fu_819_p2 : tmp_28_fu_780_p2);

assign p_shl10_cast_fu_1942_p1 = p_shl10_fu_1934_p3;

assign p_shl10_fu_1934_p3 = {{src_kernel_win_1_va_3_fu_288}, {11'd0}};

assign p_shl11_cast_fu_1954_p1 = p_shl11_fu_1946_p3;

assign p_shl11_fu_1946_p3 = {{src_kernel_win_1_va_3_fu_288}, {2'd0}};

assign p_shl12_cast_fu_1971_p1 = p_shl12_fu_1964_p3;

assign p_shl12_fu_1964_p3 = {{src_kernel_win_1_va_7_reg_3321}, {11'd0}};

assign p_shl13_cast_fu_1982_p1 = p_shl13_fu_1975_p3;

assign p_shl13_fu_1975_p3 = {{src_kernel_win_1_va_7_reg_3321}, {2'd0}};

assign p_shl14_cast_fu_2377_p1 = p_shl14_fu_2370_p3;

assign p_shl14_fu_2370_p3 = {{src_kernel_win_1_va_9_reg_3397}, {11'd0}};

assign p_shl15_cast_fu_2388_p1 = p_shl15_fu_2381_p3;

assign p_shl15_fu_2381_p3 = {{src_kernel_win_1_va_9_reg_3397}, {2'd0}};

assign p_shl16_cast_fu_2040_p1 = p_shl16_fu_2032_p3;

assign p_shl16_fu_2032_p3 = {{src_kernel_win_2_va_4_fu_316}, {11'd0}};

assign p_shl17_cast_fu_2052_p1 = p_shl17_fu_2044_p3;

assign p_shl17_fu_2044_p3 = {{src_kernel_win_2_va_4_fu_316}, {2'd0}};

assign p_shl18_cast_fu_2081_p1 = p_shl18_fu_2073_p3;

assign p_shl18_fu_2073_p3 = {{src_kernel_win_2_va_3_fu_312}, {11'd0}};

assign p_shl19_cast_fu_2093_p1 = p_shl19_fu_2085_p3;

assign p_shl19_fu_2085_p3 = {{src_kernel_win_2_va_3_fu_312}, {2'd0}};

assign p_shl1_cast_fu_1762_p1 = p_shl1_fu_1754_p3;

assign p_shl1_fu_1754_p3 = {{src_kernel_win_0_va_4_fu_268}, {11'd0}};

assign p_shl20_cast_fu_2110_p1 = p_shl20_fu_2103_p3;

assign p_shl20_fu_2103_p3 = {{src_kernel_win_2_va_10_reg_3344}, {11'd0}};

assign p_shl21_cast_fu_2121_p1 = p_shl21_fu_2114_p3;

assign p_shl21_fu_2114_p3 = {{src_kernel_win_2_va_10_reg_3344}, {2'd0}};

assign p_shl22_cast_fu_2482_p1 = p_shl22_fu_2475_p3;

assign p_shl22_fu_2475_p3 = {{src_kernel_win_2_va_12_reg_3418}, {11'd0}};

assign p_shl23_cast_fu_2493_p1 = p_shl23_fu_2486_p3;

assign p_shl23_fu_2486_p3 = {{src_kernel_win_2_va_12_reg_3418}, {2'd0}};

assign p_shl2_cast_fu_1774_p1 = p_shl2_fu_1766_p3;

assign p_shl2_fu_1766_p3 = {{src_kernel_win_0_va_4_fu_268}, {2'd0}};

assign p_shl3_cast_fu_1803_p1 = p_shl3_fu_1795_p3;

assign p_shl3_fu_1795_p3 = {{src_kernel_win_0_va_3_fu_264}, {11'd0}};

assign p_shl4_cast_fu_1815_p1 = p_shl4_fu_1807_p3;

assign p_shl4_fu_1807_p3 = {{src_kernel_win_0_va_3_fu_264}, {2'd0}};

assign p_shl5_cast_fu_1832_p1 = p_shl5_fu_1825_p3;

assign p_shl5_fu_1825_p3 = {{src_kernel_win_0_va_7_reg_3298}, {11'd0}};

assign p_shl6_cast_fu_1843_p1 = p_shl6_fu_1836_p3;

assign p_shl6_fu_1836_p3 = {{src_kernel_win_0_va_7_reg_3298}, {2'd0}};

assign p_shl7_cast_fu_2283_p1 = p_shl7_fu_2276_p3;

assign p_shl7_fu_2276_p3 = {{src_kernel_win_0_va_9_reg_3376}, {2'd0}};

assign p_shl8_cast_fu_1901_p1 = p_shl8_fu_1893_p3;

assign p_shl8_fu_1893_p3 = {{src_kernel_win_1_va_4_fu_292}, {11'd0}};

assign p_shl9_cast_fu_1913_p1 = p_shl9_fu_1905_p3;

assign p_shl9_fu_1905_p3 = {{src_kernel_win_1_va_4_fu_292}, {2'd0}};

assign p_shl_cast_fu_2272_p1 = p_shl_fu_2265_p3;

assign p_shl_fu_2265_p3 = {{src_kernel_win_0_va_9_reg_3376}, {11'd0}};

assign p_src_cols_V_read_cas_fu_639_p1 = p_src_cols_V_read;

assign p_src_rows_V_read_cas_fu_643_p1 = p_src_rows_V_read;

assign r_V_7_0_0_1_cast_fu_1784_p1 = $signed(r_V_7_0_0_1_fu_1778_p2);

assign r_V_7_0_0_1_fu_1778_p2 = (p_shl1_cast_fu_1762_p1 - p_shl2_cast_fu_1774_p1);

assign r_V_7_0_1_1_fu_2716_p0 = r_V_7_0_1_1_fu_2716_p00;

assign r_V_7_0_1_1_fu_2716_p00 = src_kernel_win_0_va_2_fu_260;

assign r_V_7_0_1_1_fu_2716_p1 = 21'd4465;

assign r_V_7_0_1_2_cast_fu_1853_p1 = $signed(r_V_7_0_1_2_fu_1847_p2);

assign r_V_7_0_1_2_fu_1847_p2 = (p_shl5_cast_fu_1832_p1 - p_shl6_cast_fu_1843_p1);

assign r_V_7_0_1_cast_fu_2239_p1 = $signed(r_V_7_0_1_reg_3387);

assign r_V_7_0_1_fu_1819_p2 = (p_shl3_cast_fu_1803_p1 - p_shl4_cast_fu_1815_p1);

assign r_V_7_0_2_1_cast_fu_2293_p1 = $signed(r_V_7_0_2_1_fu_2287_p2);

assign r_V_7_0_2_1_fu_2287_p2 = (p_shl_cast_fu_2272_p1 - p_shl7_cast_fu_2283_p1);

assign r_V_7_1_0_1_cast_fu_1923_p1 = $signed(r_V_7_1_0_1_fu_1917_p2);

assign r_V_7_1_0_1_fu_1917_p2 = (p_shl8_cast_fu_1901_p1 - p_shl9_cast_fu_1913_p1);

assign r_V_7_1_1_1_fu_2722_p0 = r_V_7_1_1_1_fu_2722_p00;

assign r_V_7_1_1_1_fu_2722_p00 = src_kernel_win_1_va_2_fu_284;

assign r_V_7_1_1_1_fu_2722_p1 = 21'd4465;

assign r_V_7_1_1_2_cast_fu_1992_p1 = $signed(r_V_7_1_1_2_fu_1986_p2);

assign r_V_7_1_1_2_fu_1986_p2 = (p_shl12_cast_fu_1971_p1 - p_shl13_cast_fu_1982_p1);

assign r_V_7_1_1_cast_fu_2344_p1 = $signed(r_V_7_1_1_reg_3408);

assign r_V_7_1_1_fu_1958_p2 = (p_shl10_cast_fu_1942_p1 - p_shl11_cast_fu_1954_p1);

assign r_V_7_1_2_1_cast_fu_2398_p1 = $signed(r_V_7_1_2_1_fu_2392_p2);

assign r_V_7_1_2_1_fu_2392_p2 = (p_shl14_cast_fu_2377_p1 - p_shl15_cast_fu_2388_p1);

assign r_V_7_2_0_1_cast_fu_2062_p1 = $signed(r_V_7_2_0_1_fu_2056_p2);

assign r_V_7_2_0_1_fu_2056_p2 = (p_shl16_cast_fu_2040_p1 - p_shl17_cast_fu_2052_p1);

assign r_V_7_2_1_1_fu_2728_p0 = r_V_7_2_1_1_fu_2728_p00;

assign r_V_7_2_1_1_fu_2728_p00 = src_kernel_win_2_va_2_fu_308;

assign r_V_7_2_1_1_fu_2728_p1 = 21'd4465;

assign r_V_7_2_1_2_cast_fu_2131_p1 = $signed(r_V_7_2_1_2_fu_2125_p2);

assign r_V_7_2_1_2_fu_2125_p2 = (p_shl20_cast_fu_2110_p1 - p_shl21_cast_fu_2121_p1);

assign r_V_7_2_1_cast_fu_2449_p1 = $signed(r_V_7_2_1_reg_3429);

assign r_V_7_2_1_fu_2097_p2 = (p_shl18_cast_fu_2081_p1 - p_shl19_cast_fu_2093_p1);

assign r_V_7_2_2_1_cast_fu_2503_p1 = $signed(r_V_7_2_2_1_fu_2497_p2);

assign r_V_7_2_2_1_fu_2497_p2 = (p_shl22_cast_fu_2482_p1 - p_shl23_cast_fu_2493_p1);

assign rev1_fu_856_p2 = (tmp_48_fu_848_p3 ^ 1'd1);

assign rev2_fu_918_p2 = (tmp_62_fu_910_p3 ^ 1'd1);

assign rev3_fu_1101_p2 = (tmp_87_fu_1093_p3 ^ 1'd1);

assign rev_fu_794_p2 = (tmp_43_fu_786_p3 ^ 1'd1);

assign row_assign_8_0_0_t_fu_991_p2 = (tmp_reg_3096 - tmp_35_fu_983_p3);

assign row_assign_8_0_1_t_fu_1021_p2 = (tmp_reg_3096 - tmp_46_fu_1013_p3);

assign row_assign_8_0_2_t_fu_1051_p2 = (tmp_reg_3096 - tmp_55_fu_1043_p3);

assign src_kernel_win_0_va_6_fu_1335_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_56_fu_1324_p5 : col_buf_0_val_0_0_fu_1242_p3);

assign src_kernel_win_0_va_7_fu_1353_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_58_fu_1342_p5 : col_buf_0_val_1_0_fu_1260_p3);

assign src_kernel_win_0_va_8_fu_1371_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_59_fu_1360_p5 : col_buf_0_val_2_0_fu_1278_p3);

assign src_kernel_win_1_va_6_fu_1507_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_65_fu_1496_p5 : col_buf_1_val_0_0_fu_1414_p3);

assign src_kernel_win_1_va_7_fu_1525_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_66_fu_1514_p5 : col_buf_1_val_1_0_fu_1432_p3);

assign src_kernel_win_1_va_8_fu_1543_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_68_fu_1532_p5 : col_buf_1_val_2_0_fu_1450_p3);

assign src_kernel_win_2_va_10_fu_1679_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_74_fu_1668_p5 : col_buf_2_val_1_0_fu_1595_p3);

assign src_kernel_win_2_va_11_fu_1697_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_76_fu_1686_p5 : col_buf_2_val_2_0_fu_1613_p3);

assign src_kernel_win_2_va_9_fu_1661_p3 = ((tmp_27_reg_3151[0:0] === 1'b1) ? tmp_73_fu_1650_p5 : col_buf_2_val_0_0_fu_1577_p3);

assign tmp40_fu_2246_p2 = (p_Val2_89_0_0_2_ca_fu_2236_p1 + tmp_453_0_1_cast_fu_2242_p1);

assign tmp42_fu_1868_p2 = (tmp56_cast_fu_1865_p1 + tmp_453_0_1_2_cast_c_fu_1857_p1);

assign tmp55_cast_fu_2252_p1 = tmp42_reg_3392;

assign tmp56_cast_fu_1865_p1 = grp_fu_2744_p3;

assign tmp57_cast_fu_2304_p1 = grp_fu_2788_p3;

assign tmp59_fu_2351_p2 = (p_Val2_89_1_0_2_ca_fu_2341_p1 + tmp_453_1_1_cast_fu_2347_p1);

assign tmp60_cast_fu_2357_p1 = tmp60_reg_3413;

assign tmp60_fu_2007_p2 = (tmp61_cast_fu_2004_p1 + tmp_453_1_1_2_cast_c_fu_1996_p1);

assign tmp61_cast_fu_2004_p1 = grp_fu_2762_p3;

assign tmp62_cast_fu_2409_p1 = grp_fu_2797_p3;

assign tmp64_fu_2456_p2 = (p_Val2_89_2_0_2_ca_fu_2446_p1 + tmp_453_2_1_cast_fu_2452_p1);

assign tmp65_cast_fu_2462_p1 = tmp65_reg_3434;

assign tmp65_fu_2146_p2 = (tmp66_cast_fu_2143_p1 + tmp_453_2_1_2_cast_c_fu_2135_p1);

assign tmp66_cast_fu_2143_p1 = grp_fu_2780_p3;

assign tmp67_cast_fu_2514_p1 = grp_fu_2806_p3;

assign tmp_100_fu_2621_p3 = p_Val2_20_fu_2616_p2[32'd7];

assign tmp_105_fu_2664_p3 = p_Val2_22_reg_3479[32'd21];

assign tmp_106_fu_2676_p3 = p_Val2_24_fu_2671_p2[32'd7];

assign tmp_18_fu_647_p2 = (tmp_s_reg_606 + 2'd1);

assign tmp_19_fu_653_p2 = ((tmp_s_reg_606 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_20_fu_659_p2 = (17'd2 + p_src_cols_V_read_cas_reg_2827);

assign tmp_21_fu_664_p2 = (17'd2 + p_src_rows_V_read_cas_reg_2834);

assign tmp_22_fu_692_p2 = (tmp_447_0_cast_cast_fu_684_p3 ^ 2'd2);

assign tmp_23_fu_719_p2 = ($signed(2'd3) + $signed(tmp_38_fu_672_p1));

assign tmp_25_fu_736_p2 = ((t_V_reg_617 < p_src_rows_V_read_cas_reg_2834) ? 1'b1 : 1'b0);

assign tmp_26_fu_763_p2 = ((t_V_reg_617 == 17'd1) ? 1'b1 : 1'b0);

assign tmp_27_fu_775_p2 = ((t_V_reg_617 > p_src_rows_V_read_cas_reg_2834) ? 1'b1 : 1'b0);

assign tmp_28_fu_780_p2 = ($signed(17'd131071) + $signed(t_V_reg_617));

assign tmp_29_fu_800_p2 = (($signed(tmp_28_fu_780_p2) < $signed(p_src_rows_V_read_cas_reg_2834)) ? 1'b1 : 1'b0);

assign tmp_31_fu_833_p2 = (($signed(p_p2_i_i_fu_825_p3) < $signed(p_src_rows_V_read_cas_reg_2834)) ? 1'b1 : 1'b0);

assign tmp_32_fu_966_p2 = (tmp_22_reg_3103 - tmp_45_fu_838_p1);

assign tmp_33_fu_971_p3 = ((tmp_31_fu_833_p2[0:0] === 1'b1) ? tmp_45_fu_838_p1 : tmp_32_fu_966_p2);

assign tmp_34_fu_1107_p2 = (($signed(ImagLoc_x_fu_1083_p2) < $signed(p_src_cols_V_read_cas_reg_2827)) ? 1'b1 : 1'b0);

assign tmp_35_fu_983_p3 = ((or_cond_i_i_fu_805_p2[0:0] === 1'b1) ? tmp_83_fu_979_p1 : tmp_33_fu_971_p3);

assign tmp_360_2_cast_cast_fu_705_p1 = tmp_360_2_fu_698_p3;

assign tmp_360_2_fu_698_p3 = {{p_src_cols_V_read}, {1'd0}};

assign tmp_361_2_cast_cast_s_fu_715_p1 = $signed(tmp_361_2_fu_709_p2);

assign tmp_361_2_fu_709_p2 = ($signed(18'd262142) + $signed(tmp_360_2_cast_cast_fu_705_p1));

assign tmp_365_0_0_not_fu_741_p2 = (tmp_25_fu_736_p2 ^ 1'd1);

assign tmp_36_fu_1144_p2 = (($signed(p_p2_i429_i_fu_1132_p3) < $signed(p_src_cols_V_read_cas_reg_2827)) ? 1'b1 : 1'b0);

assign tmp_37_fu_669_p1 = p_src_rows_V_read[1:0];

assign tmp_38_fu_672_p1 = p_src_cols_V_read[1:0];

assign tmp_39_fu_996_p2 = (tmp_22_reg_3103 - tmp_57_fu_900_p1);

assign tmp_409_0_1_fu_769_p2 = ((t_V_reg_617 == 17'd0) ? 1'b1 : 1'b0);

assign tmp_40_fu_681_p1 = p_src_rows_V_read[0:0];

assign tmp_41_fu_1001_p3 = ((tmp_445_0_1_fu_895_p2[0:0] === 1'b1) ? tmp_57_fu_900_p1 : tmp_39_fu_996_p2);

assign tmp_42_fu_747_p4 = {{t_V_reg_617[16:1]}};

assign tmp_435_0_1_fu_862_p2 = (($signed(p_assign_6_0_1_fu_842_p2) < $signed(p_src_rows_V_read_cas_reg_2834)) ? 1'b1 : 1'b0);

assign tmp_435_0_2_fu_924_p2 = (($signed(p_assign_6_0_2_fu_904_p2) < $signed(p_src_rows_V_read_cas_reg_2834)) ? 1'b1 : 1'b0);

assign tmp_43_fu_786_p3 = tmp_28_fu_780_p2[32'd16];

assign tmp_445_0_1_fu_895_p2 = (($signed(p_p2_i_i_0_1_fu_887_p3) < $signed(p_src_rows_V_read_cas_reg_2834)) ? 1'b1 : 1'b0);

assign tmp_445_0_2_fu_957_p2 = (($signed(p_p2_i_i_0_2_fu_949_p3) < $signed(p_src_rows_V_read_cas_reg_2834)) ? 1'b1 : 1'b0);

assign tmp_447_0_cast_cast_fu_684_p3 = {{tmp_40_fu_681_p1}, {1'd0}};

assign tmp_44_fu_811_p3 = tmp_28_fu_780_p2[32'd16];

assign tmp_453_0_1_2_cast_c_fu_1857_p1 = $unsigned(r_V_7_0_1_2_cast_fu_1853_p1);

assign tmp_453_0_1_cast_fu_2242_p1 = $unsigned(r_V_7_0_1_cast_fu_2239_p1);

assign tmp_453_1_1_2_cast_c_fu_1996_p1 = $unsigned(r_V_7_1_1_2_cast_fu_1992_p1);

assign tmp_453_1_1_cast_fu_2347_p1 = $unsigned(r_V_7_1_1_cast_fu_2344_p1);

assign tmp_453_2_1_2_cast_c_fu_2135_p1 = $unsigned(r_V_7_2_1_2_cast_fu_2131_p1);

assign tmp_453_2_1_cast_fu_2452_p1 = $unsigned(r_V_7_2_1_cast_fu_2449_p1);

assign tmp_45_fu_838_p1 = p_p2_i_i_fu_825_p3[1:0];

assign tmp_46_fu_1013_p3 = ((or_cond_i_i_0_1_fu_867_p2[0:0] === 1'b1) ? tmp_84_fu_1009_p1 : tmp_41_fu_1001_p3);

assign tmp_47_fu_1026_p2 = (tmp_22_reg_3103 - tmp_75_fu_962_p1);

assign tmp_48_fu_848_p3 = p_assign_6_0_1_fu_842_p2[32'd16];

assign tmp_49_fu_873_p3 = p_assign_6_0_1_fu_842_p2[32'd16];

assign tmp_50_fu_1187_p1 = $unsigned(x_cast_fu_1184_p1);

assign tmp_54_fu_1031_p3 = ((tmp_445_0_2_fu_957_p2[0:0] === 1'b1) ? tmp_75_fu_962_p1 : tmp_47_fu_1026_p2);

assign tmp_55_fu_1043_p3 = ((or_cond_i_i_0_2_fu_929_p2[0:0] === 1'b1) ? tmp_85_fu_1039_p1 : tmp_54_fu_1031_p3);

assign tmp_57_fu_900_p1 = p_p2_i_i_0_1_fu_887_p3[1:0];

assign tmp_62_fu_910_p3 = p_assign_6_0_2_fu_904_p2[32'd16];

assign tmp_67_fu_935_p3 = p_assign_6_0_2_fu_904_p2[32'd16];

assign tmp_75_fu_962_p1 = p_p2_i_i_0_2_fu_949_p3[1:0];

assign tmp_7_i_i1_fu_2606_p1 = tmp_98_reg_3469;

assign tmp_7_i_i2_fu_2661_p1 = tmp_104_reg_3489;

assign tmp_7_i_i_fu_2551_p1 = tmp_92_reg_3449;

assign tmp_83_fu_979_p1 = tmp_28_fu_780_p2[1:0];

assign tmp_84_fu_1009_p1 = p_assign_6_0_1_fu_842_p2[1:0];

assign tmp_85_fu_1039_p1 = p_assign_6_0_2_fu_904_p2[1:0];

assign tmp_86_fu_1067_p4 = {{t_V_5_reg_628[16:1]}};

assign tmp_87_fu_1093_p3 = ImagLoc_x_fu_1083_p2[32'd16];

assign tmp_88_fu_1118_p3 = ImagLoc_x_fu_1083_p2[32'd16];

assign tmp_89_fu_1170_p1 = x_fu_1162_p3[1:0];

assign tmp_93_fu_2554_p3 = p_Val2_15_reg_3439[32'd21];

assign tmp_94_fu_2566_p3 = p_Val2_17_fu_2561_p2[32'd7];

assign tmp_99_fu_2609_p3 = p_Val2_s_reg_3459[32'd21];

assign tmp_fu_675_p2 = ($signed(2'd3) + $signed(tmp_37_fu_669_p1));

assign x_cast_fu_1184_p1 = x_reg_3198;

assign x_fu_1162_p3 = ((or_cond_i427_i_fu_1112_p2[0:0] === 1'b1) ? ImagLoc_x_cast68_cas_fu_1089_p1 : p_p2_i429_i_p_assign_2_fu_1154_p3);

always @ (posedge ap_clk) begin
    p_src_cols_V_read_cas_reg_2827[16] <= 1'b0;
    p_src_rows_V_read_cas_reg_2834[16] <= 1'b0;
    tmp_361_2_cast_cast_s_reg_3110[0] <= 1'b0;
    r_V_7_0_1_reg_3387[1:0] <= 2'b00;
    r_V_7_1_1_reg_3408[1:0] <= 2'b00;
    r_V_7_2_1_reg_3429[1:0] <= 2'b00;
end

endmodule //Filter2D
