var pipelineJSON={"87":{"nodes":[{"name":"Exit", "id":446, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":447, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":448, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["85"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"\'i\'", "id":449, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":450, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":451, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":452, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":">>", "id":453, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":454, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Compare", "id":455, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"\'i\'", "id":456, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"<<", "id":457, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Loop Orch", "id":458, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":459, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":461, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}], "links":[{"from":447, "to":450, "details":[{"type":"table", "Width":"16"}]}, {"from":447, "to":449, "details":[{"type":"table", "Width":"16"}]}, {"from":447, "to":454, "details":[{"type":"table", "Width":"16"}]}, {"from":447, "to":456, "details":[{"type":"table", "Width":"16"}]}, {"from":447, "to":446, "details":[{"type":"table", "Width":"16"}]}, {"from":448, "to":450, "details":[{"type":"table", "Width":"65"}]}, {"from":449, "to":450, "details":[{"type":"table", "Width":"65"}]}, {"from":450, "to":459, "details":[{"type":"table", "Width":"65"}]}, {"from":450, "to":456, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":450, "to":454, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":450, "to":449, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":450, "to":458, "details":[{"type":"table", "Width":"65"}]}, {"from":450, "to":446, "details":[{"type":"table", "Width":"65"}]}, {"from":451, "to":452, "details":[{"type":"table", "Width":"64"}]}, {"from":452, "to":453, "details":[{"type":"table", "Width":"64"}]}, {"from":453, "to":455, "details":[{"type":"table", "Width":"64"}]}, {"from":454, "to":455, "details":[{"type":"table", "Width":"64"}]}, {"from":455, "to":446, "details":[{"type":"table", "Width":"1"}]}, {"from":456, "to":461, "details":[{"type":"table", "Width":"32"}]}, {"from":456, "to":457, "details":[{"type":"table", "Width":"32"}]}, {"from":457, "to":446, "details":[{"type":"table", "Width":"32"}]}, {"from":458, "to":446, "details":[{"type":"table", "Width":"1"}]}, {"from":459, "to":449, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":461, "to":456, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":461, "to":454, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}]}, "95":{"nodes":[{"name":"Exit", "id":464, "subtype":"exit", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"544", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":465, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":466, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["84"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"\'j\'", "id":467, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Select", "id":468, "subtype":"select", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"FFwd Dest", "id":469, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["81"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"<<", "id":470, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"FFwd Dest", "id":471, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["81"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Compare", "id":472, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"FFwd Dest", "id":473, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["83"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Or", "id":474, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"FFwd Dest", "id":475, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["82"], "type":"inst"}, {"name":"+", "id":476, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":">>", "id":477, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"*", "id":478, "subtype":"default", "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"64-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"2", "Latency":"5", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Compare", "id":479, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"<<", "id":480, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Or", "id":481, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Select", "id":482, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Compare", "id":483, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":484, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":485, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":486, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"\'j\'", "id":487, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Compare", "id":488, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Compare", "id":489, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"FFwd Dest", "id":490, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["83"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Loop Orch", "id":491, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Loop Orch", "id":492, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":494, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"+", "id":495, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"+", "id":497, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Feedback", "id":499, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":501, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Loop Orch", "id":503, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":505, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}], "links":[{"from":465, "to":468, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":467, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":494, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":487, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":499, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":501, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":503, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":505, "details":[{"type":"table", "Width":"104"}]}, {"from":465, "to":464, "details":[{"type":"table", "Width":"104"}]}, {"from":466, "to":468, "details":[{"type":"table", "Width":"65"}]}, {"from":467, "to":468, "details":[{"type":"table", "Width":"65"}]}, {"from":468, "to":489, "details":[{"type":"table", "Width":"65"}]}, {"from":468, "to":467, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":469, "to":470, "details":[{"type":"table", "Width":"64"}]}, {"from":470, "to":478, "details":[{"type":"table", "Width":"64"}]}, {"from":471, "to":472, "details":[{"type":"table", "Width":"64"}]}, {"from":472, "to":474, "details":[{"type":"table", "Width":"1"}]}, {"from":473, "to":474, "details":[{"type":"table", "Width":"1"}]}, {"from":474, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":474, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":475, "to":476, "details":[{"type":"table", "Width":"64"}]}, {"from":476, "to":477, "details":[{"type":"table", "Width":"64"}]}, {"from":477, "to":484, "details":[{"type":"table", "Width":"64"}]}, {"from":477, "to":483, "details":[{"type":"table", "Width":"64"}]}, {"from":477, "to":479, "details":[{"type":"table", "Width":"64"}]}, {"from":477, "to":478, "details":[{"type":"table", "Width":"64"}]}, {"from":477, "to":480, "details":[{"type":"table", "Width":"64"}]}, {"from":477, "to":464, "details":[{"type":"table", "Width":"64"}]}, {"from":478, "to":464, "details":[{"type":"table", "Width":"64"}]}, {"from":479, "to":481, "details":[{"type":"table", "Width":"1"}]}, {"from":480, "to":482, "details":[{"type":"table", "Width":"32"}]}, {"from":481, "to":482, "details":[{"type":"table", "Width":"1"}]}, {"from":481, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":482, "to":495, "details":[{"type":"table", "Width":"32"}]}, {"from":483, "to":484, "details":[{"type":"table", "Width":"1"}]}, {"from":484, "to":485, "details":[{"type":"table", "Width":"64"}]}, {"from":485, "to":486, "details":[{"type":"table", "Width":"64"}]}, {"from":486, "to":464, "details":[{"type":"table", "Width":"65"}]}, {"from":487, "to":488, "details":[{"type":"table", "Width":"32"}]}, {"from":487, "to":497, "details":[{"type":"table", "Width":"32"}]}, {"from":488, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":489, "to":491, "details":[{"type":"table", "Width":"1"}]}, {"from":490, "to":491, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":492, "details":[{"type":"table", "Width":"1"}]}, {"from":491, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":505, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":503, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":501, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":499, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":487, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":494, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":467, "details":[{"type":"table", "Width":"1"}]}, {"from":492, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":494, "to":495, "details":[{"type":"table", "Width":"32"}]}, {"from":494, "to":464, "details":[{"type":"table", "Width":"32"}]}, {"from":495, "to":494, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'addr_temp\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":495, "to":464, "details":[{"type":"table", "Width":"32"}]}, {"from":497, "to":487, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":499, "to":499, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":499, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":501, "to":501, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":501, "to":464, "details":[{"type":"table", "Width":"32"}]}, {"from":503, "to":503, "details":[{"type":"table", "Width":"1"}]}, {"from":503, "to":464, "details":[{"type":"table", "Width":"1"}]}, {"from":505, "to":505, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":505, "to":464, "details":[{"type":"table", "Width":"32"}]}]}, "120":{"nodes":[{"name":"Exit", "id":507, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"904", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":508, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'k\'", "id":509, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Compare", "id":510, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":511, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Select", "id":512, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"<<", "id":513, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"\'k\'", "id":514, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Compare", "id":515, "subtype":"default", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Loop Orch", "id":516, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Loop Orch", "id":517, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Loop Orch", "id":518, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Global variable", "id":522, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"+", "id":523, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"+", "id":525, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Feedback", "id":527, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":529, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":531, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":533, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":535, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Global variable", "id":537, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Global variable", "id":539, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Feedback", "id":541, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Loop Orch", "id":543, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Feedback", "id":545, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}], "links":[{"from":508, "to":514, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":516, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":511, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":522, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":527, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":529, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":531, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":533, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":535, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":507, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":537, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":539, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":541, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":543, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":545, "details":[{"type":"table", "Width":"544"}]}, {"from":508, "to":509, "details":[{"type":"table", "Width":"544"}]}, {"from":509, "to":513, "details":[{"type":"table", "Width":"32"}]}, {"from":509, "to":510, "details":[{"type":"table", "Width":"32"}]}, {"from":509, "to":525, "details":[{"type":"table", "Width":"32"}]}, {"from":510, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":511, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":511, "to":512, "details":[{"type":"table", "Width":"1"}]}, {"from":511, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":512, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":513, "to":507, "details":[{"type":"table", "Width":"32"}]}, {"from":514, "to":515, "details":[{"type":"table", "Width":"65"}]}, {"from":514, "to":514, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":515, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":516, "to":516, "details":[{"type":"table", "Width":"1"}]}, {"from":516, "to":517, "details":[{"type":"table", "Width":"1"}]}, {"from":516, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":517, "to":518, "details":[{"type":"table", "Width":"1"}]}, {"from":517, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":516, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":514, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":522, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":509, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":527, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":529, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":531, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":533, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":535, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":537, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":539, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":541, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":511, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":543, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":545, "details":[{"type":"table", "Width":"1"}]}, {"from":518, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":522, "to":523, "details":[{"type":"table", "Width":"32"}]}, {"from":522, "to":507, "details":[{"type":"table", "Width":"32"}]}, {"from":523, "to":522, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":525, "to":509, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":527, "to":527, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":527, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":529, "to":529, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":529, "to":507, "details":[{"type":"table", "Width":"32"}]}, {"from":531, "to":531, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":531, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":533, "to":533, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":533, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":535, "to":535, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":535, "to":507, "details":[{"type":"table", "Width":"32"}]}, {"from":537, "to":537, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":537, "to":507, "details":[{"type":"table", "Width":"64"}]}, {"from":539, "to":539, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":539, "to":507, "details":[{"type":"table", "Width":"64"}]}, {"from":541, "to":541, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":541, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":543, "to":543, "details":[{"type":"table", "Width":"1"}]}, {"from":543, "to":507, "details":[{"type":"table", "Width":"1"}]}, {"from":545, "to":545, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":545, "to":507, "details":[{"type":"table", "Width":"32"}]}]}, "166":{"nodes":[{"name":"Exit", "id":547, "subtype":"exit", "start":"131.00", "end":"134.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"131", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"712", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":548, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":549, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":550, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Select", "id":551, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Xor", "id":552, "subtype":"default", "start":"131.00", "end":"131.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Loop Orch", "id":553, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Or", "id":554, "subtype":"default", "start":"131.00", "end":"131.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Global variable", "id":555, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"<<", "id":556, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Global variable", "id":557, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Global variable", "id":558, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"/", "id":559, "subtype":"default", "start":"3.00", "end":"98.00", "details":[{"type":"table", "Instruction":"64-bit Unsigned Integer Divide", "Max Fanout":"141", "Start Cycle":"3", "Latency":"95"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"*", "id":560, "subtype":"default", "start":"98.00", "end":"130.00", "details":[{"type":"table", "Instruction":"64-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"98", "Latency":"32", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"64-bit Unsigned Integer Remainder", "id":561, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Unsigned Integer Remainder", "Constant Operand":"63 (0x3F)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"+", "id":817, "subtype":"default", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"<<", "id":818, "subtype":"default", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"\'kk_ii_iii\'", "id":819, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'kk_ii_iii\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"And", "id":820, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":821, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Or", "id":822, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":823, "subtype":"default", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":824, "subtype":"default", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":">>", "id":825, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":826, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"+", "id":827, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"<<", "id":828, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":829, "subtype":"default", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":830, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Select", "id":831, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"arg_serialized_A_device", "id":832, "subtype":"default", "start":"0.00", "end":"131.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_A_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"131"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":833, "subtype":"default", "start":"130.00", "end":"131.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"130", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":834, "subtype":"select", "start":"131.00", "end":"131.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":835, "subtype":"select", "start":"131.00", "end":"131.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Xor", "id":836, "subtype":"default", "start":"131.00", "end":"131.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Or", "id":837, "subtype":"default", "start":"131.00", "end":"131.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"+", "id":838, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":168}]], "type":"inst"}, {"name":"+", "id":839, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Loop Orch", "id":840, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Loop Orch", "id":841, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Feedback", "id":851, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Feedback", "id":853, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Feedback", "id":855, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Select", "id":857, "subtype":"select", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Feedback", "id":858, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":860, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":862, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":864, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Loop Orch", "id":866, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}], "links":[{"from":548, "to":549, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":553, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":550, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":555, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":557, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":558, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":821, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":826, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":851, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":853, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":855, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":858, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":860, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":862, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":864, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":866, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":547, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":819, "details":[{"type":"table", "Width":"904"}]}, {"from":548, "to":840, "details":[{"type":"table", "Width":"904"}]}, {"from":549, "to":549, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":549, "to":831, "details":[{"type":"table", "Width":"1"}]}, {"from":549, "to":551, "details":[{"type":"table", "Width":"1"}]}, {"from":550, "to":550, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":550, "to":551, "details":[{"type":"table", "Width":"1"}]}, {"from":551, "to":834, "details":[{"type":"table", "Width":"1"}]}, {"from":551, "to":552, "details":[{"type":"table", "Width":"1"}]}, {"from":552, "to":554, "details":[{"type":"table", "Width":"1"}]}, {"from":553, "to":553, "details":[{"type":"table", "Width":"1"}]}, {"from":553, "to":840, "details":[{"type":"table", "Width":"1"}]}, {"from":553, "to":837, "details":[{"type":"table", "Width":"1"}]}, {"from":553, "to":554, "details":[{"type":"table", "Width":"1"}]}, {"from":554, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":555, "to":555, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":555, "to":556, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":561, "details":[{"type":"table", "Width":"64"}]}, {"from":556, "to":560, "details":[{"type":"table", "Width":"64"}]}, {"from":557, "to":838, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":559, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":557, "to":561, "details":[{"type":"table", "Width":"32"}]}, {"from":558, "to":558, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":558, "to":559, "details":[{"type":"table", "Width":"64"}]}, {"from":559, "to":560, "details":[{"type":"table", "Width":"64"}]}, {"from":560, "to":817, "details":[{"type":"table", "Width":"64"}]}, {"from":561, "to":817, "details":[{"type":"table", "Width":"64"}]}, {"from":817, "to":818, "details":[{"type":"table", "Width":"64"}]}, {"from":818, "to":833, "details":[{"type":"table", "Width":"64"}]}, {"from":819, "to":839, "details":[{"type":"table", "Width":"32"}]}, {"from":819, "to":820, "details":[{"type":"table", "Width":"32"}]}, {"from":819, "to":825, "details":[{"type":"table", "Width":"32"}]}, {"from":820, "to":822, "details":[{"type":"table", "Width":"32"}]}, {"from":821, "to":821, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":821, "to":822, "details":[{"type":"table", "Width":"32"}]}, {"from":822, "to":824, "details":[{"type":"table", "Width":"32"}]}, {"from":823, "to":824, "details":[{"type":"table", "Width":"64"}]}, {"from":824, "to":834, "details":[{"type":"table", "Width":"1"}]}, {"from":824, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":825, "to":827, "details":[{"type":"table", "Width":"32"}]}, {"from":826, "to":826, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":826, "to":827, "details":[{"type":"table", "Width":"32"}]}, {"from":827, "to":828, "details":[{"type":"table", "Width":"32"}]}, {"from":828, "to":830, "details":[{"type":"table", "Width":"32"}]}, {"from":829, "to":830, "details":[{"type":"table", "Width":"64"}]}, {"from":830, "to":831, "details":[{"type":"table", "Width":"1"}]}, {"from":831, "to":835, "details":[{"type":"table", "Width":"1"}]}, {"from":831, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":832, "to":833, "details":[{"type":"table", "Width":"64"}]}, {"from":833, "to":547, "details":[{"type":"table", "Width":"64"}]}, {"from":834, "to":835, "details":[{"type":"table", "Width":"1"}]}, {"from":835, "to":836, "details":[{"type":"table", "Width":"1"}]}, {"from":836, "to":837, "details":[{"type":"table", "Width":"1"}]}, {"from":837, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":838, "to":557, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":839, "to":819, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'kk_ii_iii\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":840, "to":841, "details":[{"type":"table", "Width":"1"}]}, {"from":840, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":553, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":549, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":821, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":858, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":860, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":851, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":853, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":555, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":558, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":862, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":864, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":855, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":550, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":826, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":866, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":819, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":557, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":840, "details":[{"type":"table", "Width":"1"}]}, {"from":841, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":851, "to":851, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":851, "to":857, "details":[{"type":"table", "Width":"32"}]}, {"from":853, "to":853, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":853, "to":857, "details":[{"type":"table", "Width":"1"}]}, {"from":855, "to":855, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":855, "to":857, "details":[{"type":"table", "Width":"32"}]}, {"from":857, "to":547, "details":[{"type":"table", "Width":"32"}]}, {"from":858, "to":858, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":858, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":860, "to":860, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":860, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":862, "to":862, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":864, "to":864, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":864, "to":547, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":866, "details":[{"type":"table", "Width":"1"}]}, {"from":866, "to":547, "details":[{"type":"table", "Width":"1"}]}]}, "178":{"nodes":[{"name":"Exit", "id":868, "subtype":"exit", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":869, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":869, "to":868, "details":[{"type":"table", "Width":"16"}]}]}, "180":{"nodes":[{"name":"Exit", "id":870, "subtype":"exit", "start":"20.00", "end":"23.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"20", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"528", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":871, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"reg", "id":872, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":873, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":874, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":875, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":876, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":877, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":878, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":879, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_time_stamp_shreg,aFeeder_cycle\'", "id":880, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_time_stamp_shreg,aFeeder_cycle\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":184}]], "type":"inst"}, {"name":"reg", "id":881, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":882, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":883, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":884, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":885, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":886, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":887, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":888, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":889, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":890, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":891, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"Xor", "id":892, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":893, "subtype":"default", "start":"8.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"LD", "id":894, "subtype":"load/store", "start":"10.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":895, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":896, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":898, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":899, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":901, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":902, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":904, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":905, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"reg", "id":907, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":908, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":909, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":910, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":911, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":912, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":913, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":914, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":915, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":916, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":917, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":918, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":919, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":920, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":921, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":922, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":923, "subtype":"default", "start":"9.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":924, "subtype":"load/store", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":925, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"Xor", "id":926, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":927, "subtype":"default", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"9", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"LD", "id":928, "subtype":"load/store", "start":"12.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":929, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":930, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":932, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":933, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":935, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":936, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":938, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":939, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"reg", "id":941, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":942, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":943, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":944, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":945, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":946, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":947, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":948, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":949, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":950, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":951, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":952, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":953, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":954, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":955, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":956, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957, "subtype":"default", "start":"11.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"11", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":958, "subtype":"load/store", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":959, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"Xor", "id":960, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961, "subtype":"default", "start":"11.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"11", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"LD", "id":962, "subtype":"load/store", "start":"14.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"14", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":963, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":964, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":966, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":967, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":969, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":970, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":972, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":973, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"reg", "id":975, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":976, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":977, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":978, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":979, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":980, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":981, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":982, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":983, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":984, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"5", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":985, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":986, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":987, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":988, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":989, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":990, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":991, "subtype":"default", "start":"13.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"13", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":992, "subtype":"load/store", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":993, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"Xor", "id":994, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":995, "subtype":"default", "start":"13.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"13", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"LD", "id":996, "subtype":"load/store", "start":"16.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"16", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":997, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":998, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":1000, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":1001, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":1003, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":1004, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":1006, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":1007, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"+", "id":1009, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":220}]], "type":"inst"}], "links":[{"from":871, "to":1006, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":1003, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":1000, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":997, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":972, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":969, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":966, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":963, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":938, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":935, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":932, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":929, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":904, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":901, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":898, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":895, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":880, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":872, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":874, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":876, "details":[{"type":"table", "Width":"144"}]}, {"from":871, "to":878, "details":[{"type":"table", "Width":"144"}]}, {"from":872, "to":873, "details":[{"type":"table", "Width":"32"}]}, {"from":873, "to":907, "details":[{"type":"table", "Width":"32"}]}, {"from":873, "to":890, "details":[{"type":"table", "Width":"32"}]}, {"from":874, "to":875, "details":[{"type":"table", "Width":"32"}]}, {"from":875, "to":909, "details":[{"type":"table", "Width":"32"}]}, {"from":875, "to":890, "details":[{"type":"table", "Width":"32"}]}, {"from":876, "to":877, "details":[{"type":"table", "Width":"32"}]}, {"from":877, "to":911, "details":[{"type":"table", "Width":"32"}]}, {"from":877, "to":890, "details":[{"type":"table", "Width":"32"}]}, {"from":878, "to":879, "details":[{"type":"table", "Width":"32"}]}, {"from":879, "to":913, "details":[{"type":"table", "Width":"32"}]}, {"from":879, "to":890, "details":[{"type":"table", "Width":"32"}]}, {"from":880, "to":1009, "details":[{"type":"table", "Width":"32"}]}, {"from":880, "to":881, "details":[{"type":"table", "Width":"32"}]}, {"from":881, "to":882, "details":[{"type":"table", "Width":"32"}]}, {"from":882, "to":915, "details":[{"type":"table", "Width":"32"}]}, {"from":882, "to":891, "details":[{"type":"table", "Width":"32"}]}, {"from":882, "to":888, "details":[{"type":"table", "Width":"32"}]}, {"from":882, "to":887, "details":[{"type":"table", "Width":"32"}]}, {"from":882, "to":885, "details":[{"type":"table", "Width":"32"}]}, {"from":882, "to":883, "details":[{"type":"table", "Width":"32"}]}, {"from":883, "to":884, "details":[{"type":"table", "Width":"32"}]}, {"from":884, "to":890, "details":[{"type":"table", "Width":"1"}]}, {"from":885, "to":886, "details":[{"type":"table", "Width":"32"}]}, {"from":886, "to":892, "details":[{"type":"table", "Width":"32"}]}, {"from":886, "to":889, "details":[{"type":"table", "Width":"32"}]}, {"from":887, "to":889, "details":[{"type":"table", "Width":"32"}]}, {"from":887, "to":893, "details":[{"type":"table", "Width":"32"}]}, {"from":888, "to":889, "details":[{"type":"table", "Width":"32"}]}, {"from":888, "to":893, "details":[{"type":"table", "Width":"32"}]}, {"from":889, "to":890, "details":[{"type":"table", "Width":"64"}]}, {"from":891, "to":894, "details":[{"type":"table", "Width":"1"}]}, {"from":891, "to":905, "details":[{"type":"table", "Width":"1"}]}, {"from":891, "to":902, "details":[{"type":"table", "Width":"1"}]}, {"from":891, "to":899, "details":[{"type":"table", "Width":"1"}]}, {"from":891, "to":896, "details":[{"type":"table", "Width":"1"}]}, {"from":892, "to":893, "details":[{"type":"table", "Width":"32"}]}, {"from":893, "to":894, "details":[{"type":"table", "Width":"64"}]}, {"from":894, "to":896, "details":[{"type":"table", "Width":"128"}]}, {"from":894, "to":899, "details":[{"type":"table", "Width":"128"}]}, {"from":894, "to":902, "details":[{"type":"table", "Width":"128"}]}, {"from":894, "to":905, "details":[{"type":"table", "Width":"128"}]}, {"from":895, "to":896, "details":[{"type":"table", "Width":"32"}]}, {"from":896, "to":895, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":896, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":898, "to":899, "details":[{"type":"table", "Width":"32"}]}, {"from":899, "to":898, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":899, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":901, "to":902, "details":[{"type":"table", "Width":"32"}]}, {"from":902, "to":901, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":902, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":904, "to":905, "details":[{"type":"table", "Width":"32"}]}, {"from":905, "to":904, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":905, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":907, "to":908, "details":[{"type":"table", "Width":"32"}]}, {"from":908, "to":941, "details":[{"type":"table", "Width":"32"}]}, {"from":908, "to":924, "details":[{"type":"table", "Width":"32"}]}, {"from":909, "to":910, "details":[{"type":"table", "Width":"32"}]}, {"from":910, "to":943, "details":[{"type":"table", "Width":"32"}]}, {"from":910, "to":924, "details":[{"type":"table", "Width":"32"}]}, {"from":911, "to":912, "details":[{"type":"table", "Width":"32"}]}, {"from":912, "to":945, "details":[{"type":"table", "Width":"32"}]}, {"from":912, "to":924, "details":[{"type":"table", "Width":"32"}]}, {"from":913, "to":914, "details":[{"type":"table", "Width":"32"}]}, {"from":914, "to":947, "details":[{"type":"table", "Width":"32"}]}, {"from":914, "to":924, "details":[{"type":"table", "Width":"32"}]}, {"from":915, "to":916, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":949, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":925, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":922, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":921, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":919, "details":[{"type":"table", "Width":"32"}]}, {"from":916, "to":917, "details":[{"type":"table", "Width":"32"}]}, {"from":917, "to":918, "details":[{"type":"table", "Width":"32"}]}, {"from":918, "to":924, "details":[{"type":"table", "Width":"1"}]}, {"from":919, "to":920, "details":[{"type":"table", "Width":"32"}]}, {"from":920, "to":926, "details":[{"type":"table", "Width":"32"}]}, {"from":920, "to":923, "details":[{"type":"table", "Width":"32"}]}, {"from":921, "to":923, "details":[{"type":"table", "Width":"32"}]}, {"from":921, "to":927, "details":[{"type":"table", "Width":"32"}]}, {"from":922, "to":923, "details":[{"type":"table", "Width":"32"}]}, {"from":922, "to":927, "details":[{"type":"table", "Width":"32"}]}, {"from":923, "to":924, "details":[{"type":"table", "Width":"64"}]}, {"from":925, "to":928, "details":[{"type":"table", "Width":"1"}]}, {"from":925, "to":939, "details":[{"type":"table", "Width":"1"}]}, {"from":925, "to":936, "details":[{"type":"table", "Width":"1"}]}, {"from":925, "to":933, "details":[{"type":"table", "Width":"1"}]}, {"from":925, "to":930, "details":[{"type":"table", "Width":"1"}]}, {"from":926, "to":927, "details":[{"type":"table", "Width":"32"}]}, {"from":927, "to":928, "details":[{"type":"table", "Width":"64"}]}, {"from":928, "to":930, "details":[{"type":"table", "Width":"128"}]}, {"from":928, "to":933, "details":[{"type":"table", "Width":"128"}]}, {"from":928, "to":936, "details":[{"type":"table", "Width":"128"}]}, {"from":928, "to":939, "details":[{"type":"table", "Width":"128"}]}, {"from":929, "to":930, "details":[{"type":"table", "Width":"32"}]}, {"from":930, "to":929, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":930, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":932, "to":933, "details":[{"type":"table", "Width":"32"}]}, {"from":933, "to":932, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":933, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":935, "to":936, "details":[{"type":"table", "Width":"32"}]}, {"from":936, "to":935, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":936, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":938, "to":939, "details":[{"type":"table", "Width":"32"}]}, {"from":939, "to":938, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":939, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":941, "to":942, "details":[{"type":"table", "Width":"32"}]}, {"from":942, "to":975, "details":[{"type":"table", "Width":"32"}]}, {"from":942, "to":958, "details":[{"type":"table", "Width":"32"}]}, {"from":943, "to":944, "details":[{"type":"table", "Width":"32"}]}, {"from":944, "to":977, "details":[{"type":"table", "Width":"32"}]}, {"from":944, "to":958, "details":[{"type":"table", "Width":"32"}]}, {"from":945, "to":946, "details":[{"type":"table", "Width":"32"}]}, {"from":946, "to":979, "details":[{"type":"table", "Width":"32"}]}, {"from":946, "to":958, "details":[{"type":"table", "Width":"32"}]}, {"from":947, "to":948, "details":[{"type":"table", "Width":"32"}]}, {"from":948, "to":981, "details":[{"type":"table", "Width":"32"}]}, {"from":948, "to":958, "details":[{"type":"table", "Width":"32"}]}, {"from":949, "to":950, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":983, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":959, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":956, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":955, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":953, "details":[{"type":"table", "Width":"32"}]}, {"from":950, "to":951, "details":[{"type":"table", "Width":"32"}]}, {"from":951, "to":952, "details":[{"type":"table", "Width":"32"}]}, {"from":952, "to":958, "details":[{"type":"table", "Width":"1"}]}, {"from":953, "to":954, "details":[{"type":"table", "Width":"32"}]}, {"from":954, "to":960, "details":[{"type":"table", "Width":"32"}]}, {"from":954, "to":957, "details":[{"type":"table", "Width":"32"}]}, {"from":955, "to":957, "details":[{"type":"table", "Width":"32"}]}, {"from":955, "to":961, "details":[{"type":"table", "Width":"32"}]}, {"from":956, "to":957, "details":[{"type":"table", "Width":"32"}]}, {"from":956, "to":961, "details":[{"type":"table", "Width":"32"}]}, {"from":957, "to":958, "details":[{"type":"table", "Width":"64"}]}, {"from":959, "to":962, "details":[{"type":"table", "Width":"1"}]}, {"from":959, "to":973, "details":[{"type":"table", "Width":"1"}]}, {"from":959, "to":970, "details":[{"type":"table", "Width":"1"}]}, {"from":959, "to":967, "details":[{"type":"table", "Width":"1"}]}, {"from":959, "to":964, "details":[{"type":"table", "Width":"1"}]}, {"from":960, "to":961, "details":[{"type":"table", "Width":"32"}]}, {"from":961, "to":962, "details":[{"type":"table", "Width":"64"}]}, {"from":962, "to":964, "details":[{"type":"table", "Width":"128"}]}, {"from":962, "to":967, "details":[{"type":"table", "Width":"128"}]}, {"from":962, "to":970, "details":[{"type":"table", "Width":"128"}]}, {"from":962, "to":973, "details":[{"type":"table", "Width":"128"}]}, {"from":963, "to":964, "details":[{"type":"table", "Width":"32"}]}, {"from":964, "to":963, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":964, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":966, "to":967, "details":[{"type":"table", "Width":"32"}]}, {"from":967, "to":966, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":967, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":969, "to":970, "details":[{"type":"table", "Width":"32"}]}, {"from":970, "to":969, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":970, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":972, "to":973, "details":[{"type":"table", "Width":"32"}]}, {"from":973, "to":972, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":973, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":975, "to":976, "details":[{"type":"table", "Width":"32"}]}, {"from":976, "to":992, "details":[{"type":"table", "Width":"32"}]}, {"from":977, "to":978, "details":[{"type":"table", "Width":"32"}]}, {"from":978, "to":992, "details":[{"type":"table", "Width":"32"}]}, {"from":979, "to":980, "details":[{"type":"table", "Width":"32"}]}, {"from":980, "to":992, "details":[{"type":"table", "Width":"32"}]}, {"from":981, "to":982, "details":[{"type":"table", "Width":"32"}]}, {"from":982, "to":992, "details":[{"type":"table", "Width":"32"}]}, {"from":983, "to":984, "details":[{"type":"table", "Width":"32"}]}, {"from":984, "to":993, "details":[{"type":"table", "Width":"32"}]}, {"from":984, "to":990, "details":[{"type":"table", "Width":"32"}]}, {"from":984, "to":989, "details":[{"type":"table", "Width":"32"}]}, {"from":984, "to":987, "details":[{"type":"table", "Width":"32"}]}, {"from":984, "to":985, "details":[{"type":"table", "Width":"32"}]}, {"from":985, "to":986, "details":[{"type":"table", "Width":"32"}]}, {"from":986, "to":992, "details":[{"type":"table", "Width":"1"}]}, {"from":987, "to":988, "details":[{"type":"table", "Width":"32"}]}, {"from":988, "to":994, "details":[{"type":"table", "Width":"32"}]}, {"from":988, "to":991, "details":[{"type":"table", "Width":"32"}]}, {"from":989, "to":991, "details":[{"type":"table", "Width":"32"}]}, {"from":989, "to":995, "details":[{"type":"table", "Width":"32"}]}, {"from":990, "to":991, "details":[{"type":"table", "Width":"32"}]}, {"from":990, "to":995, "details":[{"type":"table", "Width":"32"}]}, {"from":991, "to":992, "details":[{"type":"table", "Width":"64"}]}, {"from":993, "to":996, "details":[{"type":"table", "Width":"1"}]}, {"from":993, "to":1007, "details":[{"type":"table", "Width":"1"}]}, {"from":993, "to":1004, "details":[{"type":"table", "Width":"1"}]}, {"from":993, "to":1001, "details":[{"type":"table", "Width":"1"}]}, {"from":993, "to":998, "details":[{"type":"table", "Width":"1"}]}, {"from":993, "to":870, "details":[{"type":"table", "Width":"1"}]}, {"from":994, "to":995, "details":[{"type":"table", "Width":"32"}]}, {"from":995, "to":996, "details":[{"type":"table", "Width":"64"}]}, {"from":996, "to":998, "details":[{"type":"table", "Width":"128"}]}, {"from":996, "to":1001, "details":[{"type":"table", "Width":"128"}]}, {"from":996, "to":1004, "details":[{"type":"table", "Width":"128"}]}, {"from":996, "to":1007, "details":[{"type":"table", "Width":"128"}]}, {"from":997, "to":998, "details":[{"type":"table", "Width":"32"}]}, {"from":998, "to":997, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":998, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":1000, "to":1001, "details":[{"type":"table", "Width":"32"}]}, {"from":1001, "to":1000, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1001, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":1003, "to":1004, "details":[{"type":"table", "Width":"32"}]}, {"from":1004, "to":1003, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1004, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":1006, "to":1007, "details":[{"type":"table", "Width":"32"}]}, {"from":1007, "to":1006, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1007, "to":870, "details":[{"type":"table", "Width":"32"}]}, {"from":1009, "to":880, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_time_stamp_shreg,aFeeder_cycle\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}]}, "205":{"nodes":[{"name":"Exit", "id":1013, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1014, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1015, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["203"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'i\'", "id":1016, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":1017, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":1018, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1019, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":">>", "id":1020, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":1021, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Compare", "id":1022, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Loop Orch", "id":1023, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1024, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'i\'", "id":1026, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1027, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}], "links":[{"from":1014, "to":1017, "details":[{"type":"table", "Width":"16"}]}, {"from":1014, "to":1016, "details":[{"type":"table", "Width":"16"}]}, {"from":1014, "to":1021, "details":[{"type":"table", "Width":"16"}]}, {"from":1014, "to":1026, "details":[{"type":"table", "Width":"16"}]}, {"from":1014, "to":1013, "details":[{"type":"table", "Width":"16"}]}, {"from":1015, "to":1017, "details":[{"type":"table", "Width":"65"}]}, {"from":1016, "to":1017, "details":[{"type":"table", "Width":"65"}]}, {"from":1017, "to":1024, "details":[{"type":"table", "Width":"65"}]}, {"from":1017, "to":1026, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1017, "to":1021, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1017, "to":1016, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1017, "to":1023, "details":[{"type":"table", "Width":"65"}]}, {"from":1017, "to":1013, "details":[{"type":"table", "Width":"65"}]}, {"from":1018, "to":1019, "details":[{"type":"table", "Width":"64"}]}, {"from":1019, "to":1020, "details":[{"type":"table", "Width":"64"}]}, {"from":1020, "to":1022, "details":[{"type":"table", "Width":"64"}]}, {"from":1021, "to":1022, "details":[{"type":"table", "Width":"64"}]}, {"from":1022, "to":1013, "details":[{"type":"table", "Width":"1"}]}, {"from":1023, "to":1013, "details":[{"type":"table", "Width":"1"}]}, {"from":1024, "to":1016, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1026, "to":1027, "details":[{"type":"table", "Width":"32"}]}, {"from":1027, "to":1026, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1027, "to":1021, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}]}, "212":{"nodes":[{"name":"Exit", "id":1030, "subtype":"exit", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1031, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1032, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["202"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'j\'", "id":1033, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Select", "id":1034, "subtype":"select", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"FFwd Dest", "id":1035, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["199"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"<<", "id":1036, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"FFwd Dest", "id":1037, "subtype":"ffwdDest", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["199"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Compare", "id":1038, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":1039, "subtype":"ffwdDest", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["201"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Or", "id":1040, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":1041, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["200"], "type":"inst"}, {"name":"+", "id":1042, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":">>", "id":1043, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"*", "id":1044, "subtype":"default", "start":"2.00", "end":"7.00", "details":[{"type":"table", "Instruction":"64-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"2", "Latency":"5", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"Compare", "id":1045, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"<<", "id":1046, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Or", "id":1047, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Select", "id":1048, "subtype":"select", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Compare", "id":1049, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":1050, "subtype":"select", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1051, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1052, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'j\'", "id":1053, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Compare", "id":1054, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"<<", "id":1055, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Compare", "id":1056, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":1057, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["201"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Loop Orch", "id":1058, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Loop Orch", "id":1059, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":1061, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"+", "id":1062, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"+", "id":1064, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":1066, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Loop Orch", "id":1068, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1070, "subtype":"pop", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}], "links":[{"from":1031, "to":1034, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1033, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1061, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1053, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1066, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1068, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1070, "details":[{"type":"table", "Width":"72"}]}, {"from":1031, "to":1030, "details":[{"type":"table", "Width":"72"}]}, {"from":1032, "to":1034, "details":[{"type":"table", "Width":"65"}]}, {"from":1033, "to":1034, "details":[{"type":"table", "Width":"65"}]}, {"from":1034, "to":1056, "details":[{"type":"table", "Width":"65"}]}, {"from":1034, "to":1033, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1035, "to":1036, "details":[{"type":"table", "Width":"64"}]}, {"from":1036, "to":1044, "details":[{"type":"table", "Width":"64"}]}, {"from":1037, "to":1038, "details":[{"type":"table", "Width":"64"}]}, {"from":1038, "to":1040, "details":[{"type":"table", "Width":"1"}]}, {"from":1039, "to":1040, "details":[{"type":"table", "Width":"1"}]}, {"from":1040, "to":1047, "details":[{"type":"table", "Width":"1"}]}, {"from":1040, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1041, "to":1042, "details":[{"type":"table", "Width":"64"}]}, {"from":1042, "to":1043, "details":[{"type":"table", "Width":"64"}]}, {"from":1043, "to":1050, "details":[{"type":"table", "Width":"64"}]}, {"from":1043, "to":1049, "details":[{"type":"table", "Width":"64"}]}, {"from":1043, "to":1045, "details":[{"type":"table", "Width":"64"}]}, {"from":1043, "to":1044, "details":[{"type":"table", "Width":"64"}]}, {"from":1043, "to":1046, "details":[{"type":"table", "Width":"64"}]}, {"from":1044, "to":1030, "details":[{"type":"table", "Width":"64"}]}, {"from":1045, "to":1047, "details":[{"type":"table", "Width":"1"}]}, {"from":1046, "to":1048, "details":[{"type":"table", "Width":"32"}]}, {"from":1047, "to":1048, "details":[{"type":"table", "Width":"1"}]}, {"from":1047, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1048, "to":1062, "details":[{"type":"table", "Width":"32"}]}, {"from":1049, "to":1050, "details":[{"type":"table", "Width":"1"}]}, {"from":1050, "to":1051, "details":[{"type":"table", "Width":"64"}]}, {"from":1051, "to":1052, "details":[{"type":"table", "Width":"64"}]}, {"from":1052, "to":1030, "details":[{"type":"table", "Width":"65"}]}, {"from":1053, "to":1054, "details":[{"type":"table", "Width":"32"}]}, {"from":1053, "to":1064, "details":[{"type":"table", "Width":"32"}]}, {"from":1053, "to":1055, "details":[{"type":"table", "Width":"32"}]}, {"from":1054, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1055, "to":1030, "details":[{"type":"table", "Width":"32"}]}, {"from":1056, "to":1058, "details":[{"type":"table", "Width":"1"}]}, {"from":1057, "to":1058, "details":[{"type":"table", "Width":"1"}]}, {"from":1058, "to":1059, "details":[{"type":"table", "Width":"1"}]}, {"from":1058, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1070, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1068, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1066, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1053, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1061, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1033, "details":[{"type":"table", "Width":"1"}]}, {"from":1059, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1061, "to":1062, "details":[{"type":"table", "Width":"32"}]}, {"from":1061, "to":1030, "details":[{"type":"table", "Width":"32"}]}, {"from":1062, "to":1061, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'addr_temp\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":1062, "to":1030, "details":[{"type":"table", "Width":"32"}]}, {"from":1064, "to":1053, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":1066, "to":1066, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":1066, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1068, "to":1068, "details":[{"type":"table", "Width":"1"}]}, {"from":1068, "to":1030, "details":[{"type":"table", "Width":"1"}]}, {"from":1070, "to":1070, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}]}, {"from":1070, "to":1030, "details":[{"type":"table", "Width":"32"}]}]}, "235":{"nodes":[{"name":"Exit", "id":1072, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"744", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1073, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'k\'", "id":1074, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Compare", "id":1075, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1076, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Select", "id":1077, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"<<", "id":1078, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"\'k\'", "id":1079, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Compare", "id":1080, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Loop Orch", "id":1081, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Loop Orch", "id":1082, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Loop Orch", "id":1083, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Global variable", "id":1087, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"+", "id":1088, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"+", "id":1090, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Feedback", "id":1092, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":1094, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1096, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1098, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Global variable", "id":1100, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"Feedback", "id":1102, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Feedback", "id":1104, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Loop Orch", "id":1106, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":1108, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}], "links":[{"from":1073, "to":1079, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1087, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1074, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1092, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1094, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1096, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1098, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1081, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1100, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1102, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1076, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1104, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1106, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1108, "details":[{"type":"table", "Width":"448"}]}, {"from":1073, "to":1072, "details":[{"type":"table", "Width":"448"}]}, {"from":1074, "to":1078, "details":[{"type":"table", "Width":"32"}]}, {"from":1074, "to":1075, "details":[{"type":"table", "Width":"32"}]}, {"from":1074, "to":1090, "details":[{"type":"table", "Width":"32"}]}, {"from":1075, "to":1077, "details":[{"type":"table", "Width":"1"}]}, {"from":1076, "to":1076, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1076, "to":1077, "details":[{"type":"table", "Width":"1"}]}, {"from":1076, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1077, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1078, "to":1072, "details":[{"type":"table", "Width":"32"}]}, {"from":1079, "to":1080, "details":[{"type":"table", "Width":"65"}]}, {"from":1079, "to":1079, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1080, "to":1082, "details":[{"type":"table", "Width":"1"}]}, {"from":1081, "to":1081, "details":[{"type":"table", "Width":"1"}]}, {"from":1081, "to":1082, "details":[{"type":"table", "Width":"1"}]}, {"from":1081, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1082, "to":1083, "details":[{"type":"table", "Width":"1"}]}, {"from":1082, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1108, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1106, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1104, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1076, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1102, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1100, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1081, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1098, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1096, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1094, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1092, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1074, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1087, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1079, "details":[{"type":"table", "Width":"1"}]}, {"from":1083, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1087, "to":1088, "details":[{"type":"table", "Width":"32"}]}, {"from":1087, "to":1072, "details":[{"type":"table", "Width":"32"}]}, {"from":1088, "to":1087, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1090, "to":1074, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1092, "to":1092, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1092, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1094, "to":1094, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1094, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1096, "to":1096, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1096, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1098, "to":1098, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1098, "to":1072, "details":[{"type":"table", "Width":"32"}]}, {"from":1100, "to":1100, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1100, "to":1072, "details":[{"type":"table", "Width":"64"}]}, {"from":1102, "to":1102, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1102, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1104, "to":1104, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1104, "to":1072, "details":[{"type":"table", "Width":"32"}]}, {"from":1106, "to":1106, "details":[{"type":"table", "Width":"1"}]}, {"from":1106, "to":1072, "details":[{"type":"table", "Width":"1"}]}, {"from":1108, "to":1108, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1108, "to":1072, "details":[{"type":"table", "Width":"32"}]}]}, "278":{"nodes":[{"name":"Exit", "id":1110, "subtype":"exit", "start":"130.00", "end":"133.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"130", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"616", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1111, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Feedback", "id":1112, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":1113, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Select", "id":1114, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Xor", "id":1115, "subtype":"default", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Loop Orch", "id":1116, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Or", "id":1117, "subtype":"default", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Global variable", "id":1118, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Global variable", "id":1119, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"64-bit Unsigned Integer Remainder", "id":1120, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Unsigned Integer Remainder", "Constant Operand":"63 (0x3F)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"<<", "id":1376, "subtype":"default", "start":"129.00", "end":"129.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"129", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"\'kk_jj_jjj\'", "id":1377, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'kk_jj_jjj\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":">>", "id":1378, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Feedback", "id":1379, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"+", "id":1380, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"<<", "id":1381, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":1382, "subtype":"default", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":1383, "subtype":"default", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"And", "id":1384, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Feedback", "id":1385, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Or", "id":1386, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":1387, "subtype":"default", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":1388, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Select", "id":1389, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"arg_serialized_B_device", "id":1390, "subtype":"default", "start":"0.00", "end":"130.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_B_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"130"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":233}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1391, "subtype":"default", "start":"129.00", "end":"130.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"129", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1392, "subtype":"select", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":1393, "subtype":"select", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Xor", "id":1394, "subtype":"default", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Or", "id":1395, "subtype":"default", "start":"130.00", "end":"130.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"+", "id":1396, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":249}]], "type":"inst"}, {"name":"+", "id":1397, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Loop Orch", "id":1398, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Loop Orch", "id":1399, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Feedback", "id":1408, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Feedback", "id":1410, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":1412, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Select", "id":1414, "subtype":"select", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Feedback", "id":1415, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1417, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1419, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":1421, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Loop Orch", "id":1423, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}], "links":[{"from":1111, "to":1112, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1118, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1377, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1415, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1417, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1408, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1410, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1119, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1116, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1419, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1385, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1421, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1412, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1113, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1379, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1423, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1110, "details":[{"type":"table", "Width":"744"}]}, {"from":1111, "to":1398, "details":[{"type":"table", "Width":"744"}]}, {"from":1112, "to":1112, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1112, "to":1389, "details":[{"type":"table", "Width":"1"}]}, {"from":1112, "to":1114, "details":[{"type":"table", "Width":"1"}]}, {"from":1113, "to":1113, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1113, "to":1114, "details":[{"type":"table", "Width":"1"}]}, {"from":1114, "to":1392, "details":[{"type":"table", "Width":"1"}]}, {"from":1114, "to":1115, "details":[{"type":"table", "Width":"1"}]}, {"from":1115, "to":1117, "details":[{"type":"table", "Width":"1"}]}, {"from":1116, "to":1116, "details":[{"type":"table", "Width":"1"}]}, {"from":1116, "to":1398, "details":[{"type":"table", "Width":"1"}]}, {"from":1116, "to":1395, "details":[{"type":"table", "Width":"1"}]}, {"from":1116, "to":1117, "details":[{"type":"table", "Width":"1"}]}, {"from":1117, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1118, "to":1396, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1118, "to":1120, "details":[{"type":"table", "Width":"32"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1120, "details":[{"type":"table", "Width":"64"}]}, {"from":1119, "to":1119, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1120, "to":1376, "details":[{"type":"table", "Width":"64"}]}, {"from":1376, "to":1391, "details":[{"type":"table", "Width":"64"}]}, {"from":1377, "to":1397, "details":[{"type":"table", "Width":"32"}]}, {"from":1377, "to":1378, "details":[{"type":"table", "Width":"32"}]}, {"from":1377, "to":1384, "details":[{"type":"table", "Width":"32"}]}, {"from":1378, "to":1380, "details":[{"type":"table", "Width":"32"}]}, {"from":1379, "to":1379, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1379, "to":1380, "details":[{"type":"table", "Width":"32"}]}, {"from":1380, "to":1381, "details":[{"type":"table", "Width":"32"}]}, {"from":1381, "to":1383, "details":[{"type":"table", "Width":"32"}]}, {"from":1382, "to":1383, "details":[{"type":"table", "Width":"64"}]}, {"from":1383, "to":1392, "details":[{"type":"table", "Width":"1"}]}, {"from":1383, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1384, "to":1386, "details":[{"type":"table", "Width":"32"}]}, {"from":1385, "to":1385, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1385, "to":1386, "details":[{"type":"table", "Width":"32"}]}, {"from":1386, "to":1388, "details":[{"type":"table", "Width":"32"}]}, {"from":1387, "to":1388, "details":[{"type":"table", "Width":"64"}]}, {"from":1388, "to":1389, "details":[{"type":"table", "Width":"1"}]}, {"from":1389, "to":1393, "details":[{"type":"table", "Width":"1"}]}, {"from":1389, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1390, "to":1391, "details":[{"type":"table", "Width":"64"}]}, {"from":1391, "to":1110, "details":[{"type":"table", "Width":"64"}]}, {"from":1392, "to":1393, "details":[{"type":"table", "Width":"1"}]}, {"from":1393, "to":1394, "details":[{"type":"table", "Width":"1"}]}, {"from":1394, "to":1395, "details":[{"type":"table", "Width":"1"}]}, {"from":1395, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1396, "to":1118, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1397, "to":1377, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'kk_jj_jjj\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1398, "to":1399, "details":[{"type":"table", "Width":"1"}]}, {"from":1398, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1423, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1379, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1113, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1412, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1421, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1385, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1419, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1116, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1119, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1410, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1408, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1417, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1415, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1112, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1377, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1118, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1398, "details":[{"type":"table", "Width":"1"}]}, {"from":1399, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1408, "to":1408, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1408, "to":1414, "details":[{"type":"table", "Width":"32"}]}, {"from":1410, "to":1410, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1410, "to":1414, "details":[{"type":"table", "Width":"1"}]}, {"from":1412, "to":1412, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1412, "to":1414, "details":[{"type":"table", "Width":"32"}]}, {"from":1414, "to":1110, "details":[{"type":"table", "Width":"32"}]}, {"from":1415, "to":1415, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1415, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1417, "to":1417, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1417, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1419, "to":1419, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1421, "to":1421, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1421, "to":1110, "details":[{"type":"table", "Width":"1"}]}, {"from":1423, "to":1423, "details":[{"type":"table", "Width":"1"}]}, {"from":1423, "to":1110, "details":[{"type":"table", "Width":"1"}]}]}, "290":{"nodes":[{"name":"Exit", "id":1425, "subtype":"exit", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1426, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":1426, "to":1425, "details":[{"type":"table", "Width":"16"}]}]}, "292":{"nodes":[{"name":"Exit", "id":1427, "subtype":"exit", "start":"20.00", "end":"23.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"20", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"528", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1428, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"reg", "id":1429, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1430, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1431, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1432, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1433, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1434, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1435, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1436, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_time_stamp_shreg,bFeeder_cycle\'", "id":1437, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_time_stamp_shreg,bFeeder_cycle\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":265}]], "type":"inst"}, {"name":"reg", "id":1438, "subtype":"default", "start":"5.00", "end":"6.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1439, "subtype":"default", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1440, "subtype":"default", "start":"7.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1441, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1442, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1443, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1444, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1445, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1446, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1447, "subtype":"load/store", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1448, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"Xor", "id":1449, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1450, "subtype":"default", "start":"8.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"LD", "id":1451, "subtype":"load/store", "start":"10.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1452, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1453, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1455, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1456, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1458, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1459, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1461, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1462, "subtype":"select", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"reg", "id":1464, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1465, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1466, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1467, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1468, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1469, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1470, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1471, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1472, "subtype":"default", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1473, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1474, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1475, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1476, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1477, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1478, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1479, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1480, "subtype":"default", "start":"9.00", "end":"11.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1481, "subtype":"load/store", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1482, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"Xor", "id":1483, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1484, "subtype":"default", "start":"9.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"9", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"LD", "id":1485, "subtype":"load/store", "start":"12.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1486, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1487, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1489, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1490, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1492, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1493, "subtype":"select", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1495, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1496, "subtype":"select", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"reg", "id":1498, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1499, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1500, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1501, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1502, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1503, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1504, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1505, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1506, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1507, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1508, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1509, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1510, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1511, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1512, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1513, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1514, "subtype":"default", "start":"11.00", "end":"13.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"11", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1515, "subtype":"load/store", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1516, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"Xor", "id":1517, "subtype":"default", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1518, "subtype":"default", "start":"11.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"11", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"LD", "id":1519, "subtype":"load/store", "start":"14.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"14", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1520, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1521, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1523, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1524, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1526, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1527, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1529, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1530, "subtype":"select", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"reg", "id":1532, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1533, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1534, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1535, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1536, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1537, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1538, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1539, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1540, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1541, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"5", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1542, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1543, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1544, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1545, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1546, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":">>", "id":1547, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1548, "subtype":"default", "start":"13.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"13", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1549, "subtype":"load/store", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1550, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"Xor", "id":1551, "subtype":"default", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1552, "subtype":"default", "start":"13.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"13", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"LD", "id":1553, "subtype":"load/store", "start":"16.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"16", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1554, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1555, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1557, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1558, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1560, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1561, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1563, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1564, "subtype":"select", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"+", "id":1566, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":301}]], "type":"inst"}], "links":[{"from":1428, "to":1563, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1560, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1557, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1554, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1529, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1526, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1523, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1520, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1495, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1492, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1489, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1486, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1461, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1458, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1455, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1452, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1437, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1429, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1431, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1433, "details":[{"type":"table", "Width":"144"}]}, {"from":1428, "to":1435, "details":[{"type":"table", "Width":"144"}]}, {"from":1429, "to":1430, "details":[{"type":"table", "Width":"32"}]}, {"from":1430, "to":1464, "details":[{"type":"table", "Width":"32"}]}, {"from":1430, "to":1447, "details":[{"type":"table", "Width":"32"}]}, {"from":1431, "to":1432, "details":[{"type":"table", "Width":"32"}]}, {"from":1432, "to":1466, "details":[{"type":"table", "Width":"32"}]}, {"from":1432, "to":1447, "details":[{"type":"table", "Width":"32"}]}, {"from":1433, "to":1434, "details":[{"type":"table", "Width":"32"}]}, {"from":1434, "to":1468, "details":[{"type":"table", "Width":"32"}]}, {"from":1434, "to":1447, "details":[{"type":"table", "Width":"32"}]}, {"from":1435, "to":1436, "details":[{"type":"table", "Width":"32"}]}, {"from":1436, "to":1470, "details":[{"type":"table", "Width":"32"}]}, {"from":1436, "to":1447, "details":[{"type":"table", "Width":"32"}]}, {"from":1437, "to":1566, "details":[{"type":"table", "Width":"32"}]}, {"from":1437, "to":1438, "details":[{"type":"table", "Width":"32"}]}, {"from":1438, "to":1439, "details":[{"type":"table", "Width":"32"}]}, {"from":1439, "to":1472, "details":[{"type":"table", "Width":"32"}]}, {"from":1439, "to":1448, "details":[{"type":"table", "Width":"32"}]}, {"from":1439, "to":1445, "details":[{"type":"table", "Width":"32"}]}, {"from":1439, "to":1444, "details":[{"type":"table", "Width":"32"}]}, {"from":1439, "to":1442, "details":[{"type":"table", "Width":"32"}]}, {"from":1439, "to":1440, "details":[{"type":"table", "Width":"32"}]}, {"from":1440, "to":1441, "details":[{"type":"table", "Width":"32"}]}, {"from":1440, "to":1450, "details":[{"type":"table", "Width":"32"}]}, {"from":1441, "to":1447, "details":[{"type":"table", "Width":"1"}]}, {"from":1442, "to":1443, "details":[{"type":"table", "Width":"32"}]}, {"from":1443, "to":1449, "details":[{"type":"table", "Width":"32"}]}, {"from":1443, "to":1446, "details":[{"type":"table", "Width":"32"}]}, {"from":1444, "to":1446, "details":[{"type":"table", "Width":"32"}]}, {"from":1444, "to":1450, "details":[{"type":"table", "Width":"32"}]}, {"from":1445, "to":1446, "details":[{"type":"table", "Width":"32"}]}, {"from":1446, "to":1447, "details":[{"type":"table", "Width":"64"}]}, {"from":1448, "to":1451, "details":[{"type":"table", "Width":"1"}]}, {"from":1448, "to":1462, "details":[{"type":"table", "Width":"1"}]}, {"from":1448, "to":1459, "details":[{"type":"table", "Width":"1"}]}, {"from":1448, "to":1456, "details":[{"type":"table", "Width":"1"}]}, {"from":1448, "to":1453, "details":[{"type":"table", "Width":"1"}]}, {"from":1449, "to":1450, "details":[{"type":"table", "Width":"32"}]}, {"from":1450, "to":1451, "details":[{"type":"table", "Width":"64"}]}, {"from":1451, "to":1453, "details":[{"type":"table", "Width":"128"}]}, {"from":1451, "to":1456, "details":[{"type":"table", "Width":"128"}]}, {"from":1451, "to":1459, "details":[{"type":"table", "Width":"128"}]}, {"from":1451, "to":1462, "details":[{"type":"table", "Width":"128"}]}, {"from":1452, "to":1453, "details":[{"type":"table", "Width":"32"}]}, {"from":1453, "to":1452, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":1453, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1455, "to":1456, "details":[{"type":"table", "Width":"32"}]}, {"from":1456, "to":1455, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":1456, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1458, "to":1459, "details":[{"type":"table", "Width":"32"}]}, {"from":1459, "to":1458, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":1459, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1461, "to":1462, "details":[{"type":"table", "Width":"32"}]}, {"from":1462, "to":1461, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}]}, {"from":1462, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1464, "to":1465, "details":[{"type":"table", "Width":"32"}]}, {"from":1465, "to":1498, "details":[{"type":"table", "Width":"32"}]}, {"from":1465, "to":1481, "details":[{"type":"table", "Width":"32"}]}, {"from":1466, "to":1467, "details":[{"type":"table", "Width":"32"}]}, {"from":1467, "to":1500, "details":[{"type":"table", "Width":"32"}]}, {"from":1467, "to":1481, "details":[{"type":"table", "Width":"32"}]}, {"from":1468, "to":1469, "details":[{"type":"table", "Width":"32"}]}, {"from":1469, "to":1502, "details":[{"type":"table", "Width":"32"}]}, {"from":1469, "to":1481, "details":[{"type":"table", "Width":"32"}]}, {"from":1470, "to":1471, "details":[{"type":"table", "Width":"32"}]}, {"from":1471, "to":1504, "details":[{"type":"table", "Width":"32"}]}, {"from":1471, "to":1481, "details":[{"type":"table", "Width":"32"}]}, {"from":1472, "to":1473, "details":[{"type":"table", "Width":"32"}]}, {"from":1473, "to":1506, "details":[{"type":"table", "Width":"32"}]}, {"from":1473, "to":1482, "details":[{"type":"table", "Width":"32"}]}, {"from":1473, "to":1479, "details":[{"type":"table", "Width":"32"}]}, {"from":1473, "to":1478, "details":[{"type":"table", "Width":"32"}]}, {"from":1473, "to":1476, "details":[{"type":"table", "Width":"32"}]}, {"from":1473, "to":1474, "details":[{"type":"table", "Width":"32"}]}, {"from":1474, "to":1475, "details":[{"type":"table", "Width":"32"}]}, {"from":1474, "to":1484, "details":[{"type":"table", "Width":"32"}]}, {"from":1475, "to":1481, "details":[{"type":"table", "Width":"1"}]}, {"from":1476, "to":1477, "details":[{"type":"table", "Width":"32"}]}, {"from":1477, "to":1483, "details":[{"type":"table", "Width":"32"}]}, {"from":1477, "to":1480, "details":[{"type":"table", "Width":"32"}]}, {"from":1478, "to":1480, "details":[{"type":"table", "Width":"32"}]}, {"from":1478, "to":1484, "details":[{"type":"table", "Width":"32"}]}, {"from":1479, "to":1480, "details":[{"type":"table", "Width":"32"}]}, {"from":1480, "to":1481, "details":[{"type":"table", "Width":"64"}]}, {"from":1482, "to":1485, "details":[{"type":"table", "Width":"1"}]}, {"from":1482, "to":1496, "details":[{"type":"table", "Width":"1"}]}, {"from":1482, "to":1493, "details":[{"type":"table", "Width":"1"}]}, {"from":1482, "to":1490, "details":[{"type":"table", "Width":"1"}]}, {"from":1482, "to":1487, "details":[{"type":"table", "Width":"1"}]}, {"from":1483, "to":1484, "details":[{"type":"table", "Width":"32"}]}, {"from":1484, "to":1485, "details":[{"type":"table", "Width":"64"}]}, {"from":1485, "to":1487, "details":[{"type":"table", "Width":"128"}]}, {"from":1485, "to":1490, "details":[{"type":"table", "Width":"128"}]}, {"from":1485, "to":1493, "details":[{"type":"table", "Width":"128"}]}, {"from":1485, "to":1496, "details":[{"type":"table", "Width":"128"}]}, {"from":1486, "to":1487, "details":[{"type":"table", "Width":"32"}]}, {"from":1487, "to":1486, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":1487, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1489, "to":1490, "details":[{"type":"table", "Width":"32"}]}, {"from":1490, "to":1489, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":1490, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1492, "to":1493, "details":[{"type":"table", "Width":"32"}]}, {"from":1493, "to":1492, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}]}, {"from":1493, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1495, "to":1496, "details":[{"type":"table", "Width":"32"}]}, {"from":1496, "to":1495, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}]}, {"from":1496, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1498, "to":1499, "details":[{"type":"table", "Width":"32"}]}, {"from":1499, "to":1532, "details":[{"type":"table", "Width":"32"}]}, {"from":1499, "to":1515, "details":[{"type":"table", "Width":"32"}]}, {"from":1500, "to":1501, "details":[{"type":"table", "Width":"32"}]}, {"from":1501, "to":1534, "details":[{"type":"table", "Width":"32"}]}, {"from":1501, "to":1515, "details":[{"type":"table", "Width":"32"}]}, {"from":1502, "to":1503, "details":[{"type":"table", "Width":"32"}]}, {"from":1503, "to":1536, "details":[{"type":"table", "Width":"32"}]}, {"from":1503, "to":1515, "details":[{"type":"table", "Width":"32"}]}, {"from":1504, "to":1505, "details":[{"type":"table", "Width":"32"}]}, {"from":1505, "to":1538, "details":[{"type":"table", "Width":"32"}]}, {"from":1505, "to":1515, "details":[{"type":"table", "Width":"32"}]}, {"from":1506, "to":1507, "details":[{"type":"table", "Width":"32"}]}, {"from":1507, "to":1540, "details":[{"type":"table", "Width":"32"}]}, {"from":1507, "to":1516, "details":[{"type":"table", "Width":"32"}]}, {"from":1507, "to":1513, "details":[{"type":"table", "Width":"32"}]}, {"from":1507, "to":1512, "details":[{"type":"table", "Width":"32"}]}, {"from":1507, "to":1510, "details":[{"type":"table", "Width":"32"}]}, {"from":1507, "to":1508, "details":[{"type":"table", "Width":"32"}]}, {"from":1508, "to":1509, "details":[{"type":"table", "Width":"32"}]}, {"from":1508, "to":1518, "details":[{"type":"table", "Width":"32"}]}, {"from":1509, "to":1515, "details":[{"type":"table", "Width":"1"}]}, {"from":1510, "to":1511, "details":[{"type":"table", "Width":"32"}]}, {"from":1511, "to":1517, "details":[{"type":"table", "Width":"32"}]}, {"from":1511, "to":1514, "details":[{"type":"table", "Width":"32"}]}, {"from":1512, "to":1514, "details":[{"type":"table", "Width":"32"}]}, {"from":1512, "to":1518, "details":[{"type":"table", "Width":"32"}]}, {"from":1513, "to":1514, "details":[{"type":"table", "Width":"32"}]}, {"from":1514, "to":1515, "details":[{"type":"table", "Width":"64"}]}, {"from":1516, "to":1519, "details":[{"type":"table", "Width":"1"}]}, {"from":1516, "to":1530, "details":[{"type":"table", "Width":"1"}]}, {"from":1516, "to":1527, "details":[{"type":"table", "Width":"1"}]}, {"from":1516, "to":1524, "details":[{"type":"table", "Width":"1"}]}, {"from":1516, "to":1521, "details":[{"type":"table", "Width":"1"}]}, {"from":1517, "to":1518, "details":[{"type":"table", "Width":"32"}]}, {"from":1518, "to":1519, "details":[{"type":"table", "Width":"64"}]}, {"from":1519, "to":1521, "details":[{"type":"table", "Width":"128"}]}, {"from":1519, "to":1524, "details":[{"type":"table", "Width":"128"}]}, {"from":1519, "to":1527, "details":[{"type":"table", "Width":"128"}]}, {"from":1519, "to":1530, "details":[{"type":"table", "Width":"128"}]}, {"from":1520, "to":1521, "details":[{"type":"table", "Width":"32"}]}, {"from":1521, "to":1520, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":1521, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1523, "to":1524, "details":[{"type":"table", "Width":"32"}]}, {"from":1524, "to":1523, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":1524, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1526, "to":1527, "details":[{"type":"table", "Width":"32"}]}, {"from":1527, "to":1526, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":1527, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1529, "to":1530, "details":[{"type":"table", "Width":"32"}]}, {"from":1530, "to":1529, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}]}, {"from":1530, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1532, "to":1533, "details":[{"type":"table", "Width":"32"}]}, {"from":1533, "to":1549, "details":[{"type":"table", "Width":"32"}]}, {"from":1534, "to":1535, "details":[{"type":"table", "Width":"32"}]}, {"from":1535, "to":1549, "details":[{"type":"table", "Width":"32"}]}, {"from":1536, "to":1537, "details":[{"type":"table", "Width":"32"}]}, {"from":1537, "to":1549, "details":[{"type":"table", "Width":"32"}]}, {"from":1538, "to":1539, "details":[{"type":"table", "Width":"32"}]}, {"from":1539, "to":1549, "details":[{"type":"table", "Width":"32"}]}, {"from":1540, "to":1541, "details":[{"type":"table", "Width":"32"}]}, {"from":1541, "to":1550, "details":[{"type":"table", "Width":"32"}]}, {"from":1541, "to":1547, "details":[{"type":"table", "Width":"32"}]}, {"from":1541, "to":1546, "details":[{"type":"table", "Width":"32"}]}, {"from":1541, "to":1544, "details":[{"type":"table", "Width":"32"}]}, {"from":1541, "to":1542, "details":[{"type":"table", "Width":"32"}]}, {"from":1542, "to":1543, "details":[{"type":"table", "Width":"32"}]}, {"from":1542, "to":1552, "details":[{"type":"table", "Width":"32"}]}, {"from":1543, "to":1549, "details":[{"type":"table", "Width":"1"}]}, {"from":1544, "to":1545, "details":[{"type":"table", "Width":"32"}]}, {"from":1545, "to":1551, "details":[{"type":"table", "Width":"32"}]}, {"from":1545, "to":1548, "details":[{"type":"table", "Width":"32"}]}, {"from":1546, "to":1548, "details":[{"type":"table", "Width":"32"}]}, {"from":1546, "to":1552, "details":[{"type":"table", "Width":"32"}]}, {"from":1547, "to":1548, "details":[{"type":"table", "Width":"32"}]}, {"from":1548, "to":1549, "details":[{"type":"table", "Width":"64"}]}, {"from":1550, "to":1553, "details":[{"type":"table", "Width":"1"}]}, {"from":1550, "to":1564, "details":[{"type":"table", "Width":"1"}]}, {"from":1550, "to":1561, "details":[{"type":"table", "Width":"1"}]}, {"from":1550, "to":1558, "details":[{"type":"table", "Width":"1"}]}, {"from":1550, "to":1555, "details":[{"type":"table", "Width":"1"}]}, {"from":1550, "to":1427, "details":[{"type":"table", "Width":"1"}]}, {"from":1551, "to":1552, "details":[{"type":"table", "Width":"32"}]}, {"from":1552, "to":1553, "details":[{"type":"table", "Width":"64"}]}, {"from":1553, "to":1555, "details":[{"type":"table", "Width":"128"}]}, {"from":1553, "to":1558, "details":[{"type":"table", "Width":"128"}]}, {"from":1553, "to":1561, "details":[{"type":"table", "Width":"128"}]}, {"from":1553, "to":1564, "details":[{"type":"table", "Width":"128"}]}, {"from":1554, "to":1555, "details":[{"type":"table", "Width":"32"}]}, {"from":1555, "to":1554, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1555, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1557, "to":1558, "details":[{"type":"table", "Width":"32"}]}, {"from":1558, "to":1557, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1558, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1560, "to":1561, "details":[{"type":"table", "Width":"32"}]}, {"from":1561, "to":1560, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1561, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1563, "to":1564, "details":[{"type":"table", "Width":"32"}]}, {"from":1564, "to":1563, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}]}, {"from":1564, "to":1427, "details":[{"type":"table", "Width":"32"}]}, {"from":1566, "to":1437, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_time_stamp_shreg,bFeeder_cycle\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}]}, "328":{"nodes":[{"name":"Exit", "id":1568, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1569, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1570, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["326"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"\'i\'", "id":1571, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":1572, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":1573, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1574, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":">>", "id":1575, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"Feedback", "id":1576, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Compare", "id":1577, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"Loop Orch", "id":1578, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":1579, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"\'i\'", "id":1581, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":1582, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}], "links":[{"from":1569, "to":1572, "details":[{"type":"table", "Width":"16"}]}, {"from":1569, "to":1571, "details":[{"type":"table", "Width":"16"}]}, {"from":1569, "to":1576, "details":[{"type":"table", "Width":"16"}]}, {"from":1569, "to":1581, "details":[{"type":"table", "Width":"16"}]}, {"from":1570, "to":1572, "details":[{"type":"table", "Width":"65"}]}, {"from":1571, "to":1572, "details":[{"type":"table", "Width":"65"}]}, {"from":1572, "to":1579, "details":[{"type":"table", "Width":"65"}]}, {"from":1572, "to":1581, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1572, "to":1576, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1572, "to":1571, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1572, "to":1578, "details":[{"type":"table", "Width":"65"}]}, {"from":1572, "to":1568, "details":[{"type":"table", "Width":"65"}]}, {"from":1573, "to":1574, "details":[{"type":"table", "Width":"64"}]}, {"from":1574, "to":1575, "details":[{"type":"table", "Width":"64"}]}, {"from":1575, "to":1577, "details":[{"type":"table", "Width":"64"}]}, {"from":1576, "to":1577, "details":[{"type":"table", "Width":"64"}]}, {"from":1577, "to":1568, "details":[{"type":"table", "Width":"1"}]}, {"from":1578, "to":1568, "details":[{"type":"table", "Width":"1"}]}, {"from":1579, "to":1571, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1581, "to":1582, "details":[{"type":"table", "Width":"32"}]}, {"from":1582, "to":1581, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1582, "to":1576, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}]}, "332":{"nodes":[{"name":"Exit", "id":1585, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1586, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":1587, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["325"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"\'j\'", "id":1588, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Select", "id":1589, "subtype":"select", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Compare", "id":1590, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"FFwd Dest", "id":1591, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["321"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Loop Orch", "id":1592, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Loop Orch", "id":1593, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Feedback", "id":1595, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"Loop Orch", "id":1597, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}], "links":[{"from":1586, "to":1589, "details":[{"type":"table", "Width":"32"}]}, {"from":1586, "to":1588, "details":[{"type":"table", "Width":"32"}]}, {"from":1586, "to":1595, "details":[{"type":"table", "Width":"32"}]}, {"from":1586, "to":1597, "details":[{"type":"table", "Width":"32"}]}, {"from":1586, "to":1585, "details":[{"type":"table", "Width":"32"}]}, {"from":1587, "to":1589, "details":[{"type":"table", "Width":"65"}]}, {"from":1588, "to":1589, "details":[{"type":"table", "Width":"65"}]}, {"from":1589, "to":1590, "details":[{"type":"table", "Width":"65"}]}, {"from":1589, "to":1588, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1590, "to":1592, "details":[{"type":"table", "Width":"1"}]}, {"from":1591, "to":1592, "details":[{"type":"table", "Width":"1"}]}, {"from":1592, "to":1593, "details":[{"type":"table", "Width":"1"}]}, {"from":1592, "to":1585, "details":[{"type":"table", "Width":"1"}]}, {"from":1593, "to":1597, "details":[{"type":"table", "Width":"1"}]}, {"from":1593, "to":1595, "details":[{"type":"table", "Width":"1"}]}, {"from":1593, "to":1588, "details":[{"type":"table", "Width":"1"}]}, {"from":1593, "to":1585, "details":[{"type":"table", "Width":"1"}]}, {"from":1595, "to":1595, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1595, "to":1585, "details":[{"type":"table", "Width":"1"}]}, {"from":1597, "to":1597, "details":[{"type":"table", "Width":"1"}]}, {"from":1597, "to":1585, "details":[{"type":"table", "Width":"1"}]}]}, "342":{"nodes":[{"name":"Exit", "id":1599, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1600, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1601, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1602, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1603, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1604, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1605, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Dest", "id":1607, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["324"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"\'k\'", "id":1608, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Select", "id":1609, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Feedback", "id":1610, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"\'k\'", "id":1612, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":1613, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":315}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":1614, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1615, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":316}]], "type":"inst"}, {"name":">>", "id":1616, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":316}]], "type":"inst"}, {"name":"Feedback", "id":1617, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":1618, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":316}]], "type":"inst"}, {"name":"FFwd Dest", "id":1619, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "ffwdLinkID":["323"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Or", "id":1620, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"+", "id":1621, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"+", "id":1624, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Dest", "id":1626, "subtype":"ffwdDest", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "ffwdLinkID":["322"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Loop Orch", "id":1627, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1628, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1629, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1630, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Loop Orch", "id":1632, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Feedback", "id":1633, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Loop Orch", "id":1635, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}], "links":[{"from":1600, "to":1609, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1608, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1617, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1612, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1604, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1601, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1610, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1633, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1635, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1599, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1635, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1633, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1610, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1601, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1604, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1612, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1617, "details":[{"type":"table", "Width":"56"}]}, {"from":1600, "to":1608, "details":[{"type":"table", "Width":"56"}]}, {"from":1601, "to":1630, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1603, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1632, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1602, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1635, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1633, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1610, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1601, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1604, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1612, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1617, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1608, "details":[{"type":"table", "Width":"2"}]}, {"from":1601, "to":1599, "details":[{"type":"table", "Width":"2"}]}, {"from":1602, "to":1620, "details":[{"type":"table", "Width":"1"}]}, {"from":1602, "to":1629, "details":[{"type":"table", "Width":"1"}]}, {"from":1603, "to":1630, "details":[{"type":"table", "Width":"2"}]}, {"from":1604, "to":1605, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1604, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1635, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1633, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1610, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1601, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1612, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1617, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1608, "details":[{"type":"table", "Width":"2"}]}, {"from":1605, "to":1599, "details":[{"type":"table", "Width":"2"}]}, {"from":1607, "to":1609, "details":[{"type":"table", "Width":"65"}]}, {"from":1608, "to":1609, "details":[{"type":"table", "Width":"65"}]}, {"from":1609, "to":1624, "details":[{"type":"table", "Width":"65"}]}, {"from":1609, "to":1627, "details":[{"type":"table", "Width":"65"}]}, {"from":1610, "to":1610, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1610, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1612, "to":1613, "details":[{"type":"table", "Width":"32"}]}, {"from":1612, "to":1621, "details":[{"type":"table", "Width":"32"}]}, {"from":1613, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1614, "to":1615, "details":[{"type":"table", "Width":"64"}]}, {"from":1615, "to":1616, "details":[{"type":"table", "Width":"64"}]}, {"from":1616, "to":1618, "details":[{"type":"table", "Width":"64"}]}, {"from":1617, "to":1618, "details":[{"type":"table", "Width":"64"}]}, {"from":1618, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1619, "to":1620, "details":[{"type":"table", "Width":"1"}]}, {"from":1620, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1621, "to":1612, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1621, "to":1617, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"64", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1624, "to":1608, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'k\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1626, "to":1627, "details":[{"type":"table", "Width":"1"}]}, {"from":1627, "to":1628, "details":[{"type":"table", "Width":"1"}]}, {"from":1627, "to":1632, "details":[{"type":"table", "Width":"1"}]}, {"from":1627, "to":1629, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1635, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1633, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1610, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1601, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1604, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1612, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1617, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1608, "details":[{"type":"table", "Width":"1"}]}, {"from":1628, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1629, "to":1630, "details":[{"type":"table", "Width":"1"}]}, {"from":1630, "to":1601, "details":[{"type":"table", "Width":"2"}]}, {"from":1632, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1633, "to":1633, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}]}, {"from":1633, "to":1599, "details":[{"type":"table", "Width":"1"}]}, {"from":1635, "to":1635, "details":[{"type":"table", "Width":"1"}]}, {"from":1635, "to":1599, "details":[{"type":"table", "Width":"1"}]}]}, "348":{"nodes":[{"name":"Exit", "id":1637, "subtype":"exit", "start":"1.00", "end":"4.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1638, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[{"from":1638, "to":1637, "details":[{"type":"table", "Width":"16"}]}]}, "350":{"nodes":[{"name":"Exit", "id":1640, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1641, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"4", "Latency":"0"}], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":1642, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":338}]], "type":"inst"}, {"name":"+", "id":1643, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}], "links":[{"from":1641, "to":1642, "details":[{"type":"table", "Width":"16"}]}, {"from":1642, "to":1643, "details":[{"type":"table", "Width":"32"}]}, {"from":1642, "to":1640, "details":[{"type":"table", "Width":"32"}]}, {"from":1643, "to":1642, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_iter\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}]}, "355":{"nodes":[{"name":"Exit", "id":1645, "subtype":"exit", "start":"3.00", "end":"6.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"120", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1646, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1647, "subtype":"pop", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"Feedback", "id":1648, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"And", "id":1649, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":346}]], "type":"inst"}, {"name":"Compare", "id":1650, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":346}]], "type":"inst"}, {"name":"And", "id":1651, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":345}]], "type":"inst"}, {"name":"Compare", "id":1652, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":345}]], "type":"inst"}, {"name":"And", "id":1653, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":344}]], "type":"inst"}, {"name":"Compare", "id":1654, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":344}]], "type":"inst"}, {"name":"\'kk_ii_jj\'", "id":1655, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'kk_ii_jj\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"And", "id":1656, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"2147483632 (0x7FFFFFF0)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1657, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":1658, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"And", "id":1659, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Compare", "id":1660, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Select", "id":1661, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Compare", "id":1662, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1663, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1664, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":1665, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1666, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":1667, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1668, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":1669, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1670, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":1671, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1672, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"reg", "id":1673, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1674, "subtype":"default", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"0"}], "type":"inst"}, {"name":"Xor", "id":1675, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Select", "id":1676, "subtype":"select", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Xor", "id":1677, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":344}]], "type":"inst"}, {"name":"And", "id":1678, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"+", "id":1679, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"Loop Orch", "id":1683, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}], "links":[{"from":1646, "to":1647, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1655, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1648, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1645, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1648, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1647, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1655, "details":[{"type":"table", "Width":"88"}]}, {"from":1646, "to":1683, "details":[{"type":"table", "Width":"88"}]}, {"from":1647, "to":1647, "details":[{"type":"table", "Width":"1"}]}, {"from":1647, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1648, "to":1648, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1648, "to":1649, "details":[{"type":"table", "Width":"32"}]}, {"from":1648, "to":1651, "details":[{"type":"table", "Width":"32"}]}, {"from":1648, "to":1653, "details":[{"type":"table", "Width":"32"}]}, {"from":1649, "to":1650, "details":[{"type":"table", "Width":"8"}]}, {"from":1650, "to":1661, "details":[{"type":"table", "Width":"1"}]}, {"from":1650, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1651, "to":1652, "details":[{"type":"table", "Width":"8"}]}, {"from":1652, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1653, "to":1654, "details":[{"type":"table", "Width":"8"}]}, {"from":1654, "to":1677, "details":[{"type":"table", "Width":"1"}]}, {"from":1654, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1655, "to":1679, "details":[{"type":"table", "Width":"32"}]}, {"from":1655, "to":1656, "details":[{"type":"table", "Width":"32"}]}, {"from":1655, "to":1659, "details":[{"type":"table", "Width":"32"}]}, {"from":1656, "to":1662, "details":[{"type":"table", "Width":"32"}]}, {"from":1656, "to":1658, "details":[{"type":"table", "Width":"32"}]}, {"from":1656, "to":1657, "details":[{"type":"table", "Width":"32"}]}, {"from":1657, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1658, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1659, "to":1660, "details":[{"type":"table", "Width":"32"}]}, {"from":1660, "to":1661, "details":[{"type":"table", "Width":"1"}]}, {"from":1661, "to":1675, "details":[{"type":"table", "Width":"1"}]}, {"from":1662, "to":1676, "details":[{"type":"table", "Width":"1"}]}, {"from":1663, "to":1664, "details":[{"type":"table", "Width":"32"}]}, {"from":1665, "to":1666, "details":[{"type":"table", "Width":"32"}]}, {"from":1666, "to":1669, "details":[{"type":"table", "Width":"32"}]}, {"from":1667, "to":1668, "details":[{"type":"table", "Width":"32"}]}, {"from":1668, "to":1671, "details":[{"type":"table", "Width":"32"}]}, {"from":1669, "to":1670, "details":[{"type":"table", "Width":"32"}]}, {"from":1671, "to":1672, "details":[{"type":"table", "Width":"32"}]}, {"from":1672, "to":1673, "details":[{"type":"table", "Width":"32"}]}, {"from":1673, "to":1674, "details":[{"type":"table", "Width":"32"}]}, {"from":1675, "to":1676, "details":[{"type":"table", "Width":"1"}]}, {"from":1676, "to":1678, "details":[{"type":"table", "Width":"1"}]}, {"from":1677, "to":1678, "details":[{"type":"table", "Width":"1"}]}, {"from":1678, "to":1645, "details":[{"type":"table", "Width":"1"}]}, {"from":1679, "to":1655, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'kk_ii_jj\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":1683, "to":1645, "details":[{"type":"table", "Width":"1"}]}]}, "358":{"nodes":[{"name":"Exit", "id":1684, "subtype":"exit", "start":"29.00", "end":"32.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"144", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1685, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"7", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":1686, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "type":"inst"}, {"name":"Feedback", "id":1687, "subtype":"pop", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":">>", "id":1688, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"5-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Xor", "id":1689, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1690, "subtype":"pop", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1691, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1692, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1693, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1694, "subtype":"pop", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1695, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1696, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1697, "subtype":"pop", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1698, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1699, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1700, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1701, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1702, "subtype":"pop", "start":"10.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1703, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1704, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1705, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1706, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1707, "subtype":"pop", "start":"12.00", "end":"12.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1708, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1709, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1710, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1711, "subtype":"pop", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1712, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1713, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1714, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1715, "subtype":"pop", "start":"16.00", "end":"16.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1716, "subtype":"pop", "start":"18.00", "end":"18.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1717, "subtype":"pop", "start":"20.00", "end":"20.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Select", "id":1718, "subtype":"select", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"5-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"-", "id":1719, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"5-bit Integer Subtract", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1720, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1721, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1722, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1723, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1724, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1725, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1726, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1727, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1728, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1729, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1730, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1731, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1732, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1733, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1734, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1735, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1736, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1737, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1738, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1739, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1740, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1741, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1742, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1743, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1744, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1745, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1746, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1747, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1748, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1749, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1750, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1751, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1752, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1753, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1754, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1755, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1756, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1757, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1758, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1759, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1760, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1761, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1762, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1763, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1764, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1765, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1766, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1767, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1768, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1769, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1770, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1771, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1772, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1773, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1774, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1775, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1776, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1777, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1778, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1779, "subtype":"select", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1780, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1781, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1782, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1783, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1784, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"6", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":380}]], "type":"inst"}, {"name":"reg", "id":1785, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1786, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1787, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1788, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1789, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1790, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1791, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1792, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1793, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1794, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1795, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1796, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1797, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1798, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1799, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1800, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1801, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1802, "subtype":"select", "start":"11.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1803, "subtype":"default", "start":"10.00", "end":"20.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"10", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1804, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1806, "subtype":"select", "start":"7.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"Select", "id":1807, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1808, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1809, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1810, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1811, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1812, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1813, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1814, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1815, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1816, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1817, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1818, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1819, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1820, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1821, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1822, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1823, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1824, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1825, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1826, "subtype":"default", "start":"12.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"12", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1827, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1829, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1830, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1831, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1832, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1833, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1834, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1835, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1836, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1837, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1838, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1839, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1840, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1841, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1842, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1843, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1844, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1845, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1846, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1847, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1848, "subtype":"default", "start":"14.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1849, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1851, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1852, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1853, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1854, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1855, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1856, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1857, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1858, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1859, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1860, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1861, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1862, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1863, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1864, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1865, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1866, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1867, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1868, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1869, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1870, "subtype":"default", "start":"16.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1871, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1873, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1874, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1875, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1876, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1877, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1878, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1879, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1880, "subtype":"default", "start":"8.00", "end":"9.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1881, "subtype":"default", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1882, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1883, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1884, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1885, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1886, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1887, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1888, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1889, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1890, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1891, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1892, "subtype":"default", "start":"12.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"12", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1893, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1895, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1896, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1897, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1898, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1899, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1900, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1901, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1902, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1903, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1904, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1905, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1906, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1907, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1908, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1909, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1910, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1911, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1912, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1913, "subtype":"select", "start":"13.00", "end":"13.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1914, "subtype":"default", "start":"12.00", "end":"22.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"12", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1915, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1917, "subtype":"select", "start":"23.00", "end":"23.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1918, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1919, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1920, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1921, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1922, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1923, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1924, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1925, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1926, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1927, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1928, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1929, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1930, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1931, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1932, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1933, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1934, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1935, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1936, "subtype":"default", "start":"14.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1937, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1939, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1940, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1941, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1942, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1943, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1944, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1945, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1946, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1947, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1948, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1949, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1950, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1951, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1952, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1953, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1954, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1955, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1956, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1957, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1958, "subtype":"default", "start":"16.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1959, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1961, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1962, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1963, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1964, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1965, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1966, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1967, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1968, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1969, "subtype":"default", "start":"11.00", "end":"12.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1970, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1971, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1972, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1973, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1974, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1975, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1976, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1977, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1978, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1979, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1980, "subtype":"default", "start":"14.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1981, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1983, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":1984, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1985, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1986, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1987, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1988, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1989, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1990, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1991, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1992, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1993, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1994, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1995, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1996, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1997, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1998, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1999, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2000, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2001, "subtype":"select", "start":"15.00", "end":"15.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2002, "subtype":"default", "start":"14.00", "end":"24.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2003, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":2005, "subtype":"select", "start":"25.00", "end":"25.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2006, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2007, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2008, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2009, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2010, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2011, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2012, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2013, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2014, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2015, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2016, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2017, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2018, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2019, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2020, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2021, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2022, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2023, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2024, "subtype":"default", "start":"16.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2025, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":2027, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2028, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2029, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2030, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2031, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2032, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2033, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2034, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2035, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2036, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2037, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2038, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2039, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2040, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2041, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2042, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2043, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2044, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2045, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2046, "subtype":"default", "start":"18.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"18", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2047, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":2049, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2050, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2051, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2052, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2053, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2054, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2055, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2056, "subtype":"default", "start":"12.00", "end":"13.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2057, "subtype":"default", "start":"13.00", "end":"14.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2058, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2059, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2060, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2061, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2062, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2063, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2064, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2065, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2066, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2067, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2068, "subtype":"default", "start":"16.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2069, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Feedback", "id":2071, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Select", "id":2072, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2073, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2074, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2075, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2076, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2077, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2078, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2079, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2080, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2081, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2082, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2083, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2084, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2085, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2086, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2087, "subtype":"default", "start":"14.00", "end":"15.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2088, "subtype":"default", "start":"15.00", "end":"16.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2089, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2090, "subtype":"select", "start":"17.00", "end":"17.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2091, "subtype":"default", "start":"16.00", "end":"26.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2092, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Feedback", "id":2094, "subtype":"pop", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Select", "id":2095, "subtype":"select", "start":"27.00", "end":"27.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2096, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2097, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2098, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2099, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2100, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2101, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2102, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2103, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2104, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2105, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2106, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2107, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2108, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2109, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2110, "subtype":"default", "start":"16.00", "end":"17.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2111, "subtype":"default", "start":"17.00", "end":"18.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2112, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2113, "subtype":"select", "start":"19.00", "end":"19.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2114, "subtype":"default", "start":"18.00", "end":"28.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"18", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2115, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Feedback", "id":2117, "subtype":"pop", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Select", "id":2118, "subtype":"select", "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2119, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2120, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2121, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2122, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2123, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2124, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2125, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2126, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2127, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2128, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2129, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2130, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2131, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2132, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2133, "subtype":"default", "start":"18.00", "end":"19.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2134, "subtype":"default", "start":"19.00", "end":"20.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2135, "subtype":"default", "start":"20.00", "end":"21.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2136, "subtype":"select", "start":"21.00", "end":"21.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2137, "subtype":"default", "start":"20.00", "end":"30.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"20", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2138, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Feedback", "id":2140, "subtype":"pop", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Select", "id":2141, "subtype":"select", "start":"31.00", "end":"31.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2142, "subtype":"default", "start":"21.00", "end":"22.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2143, "subtype":"default", "start":"22.00", "end":"23.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2144, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2145, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2146, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2147, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2148, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2149, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2150, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2151, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2152, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2153, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2154, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2155, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"reg", "id":2156, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2157, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"reg", "id":2158, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2159, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"reg", "id":2160, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2161, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":2162, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":338}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":2163, "subtype":"pop", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":339}]], "type":"inst"}, {"name":"Select", "id":2164, "subtype":"select", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":338}]], "type":"inst"}, {"name":"+", "id":2165, "subtype":"default", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":409}]], "type":"inst"}, {"name":"Compare", "id":2166, "subtype":"default", "start":"10.00", "end":"11.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":409}]], "type":"inst"}, {"name":"reg", "id":2167, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2168, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2170, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2171, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2173, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2174, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2176, "subtype":"default", "start":"23.00", "end":"24.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2177, "subtype":"default", "start":"24.00", "end":"25.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2179, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2180, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2182, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2183, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2185, "subtype":"default", "start":"25.00", "end":"26.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2186, "subtype":"default", "start":"26.00", "end":"27.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2188, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2189, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2191, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2192, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2194, "subtype":"default", "start":"27.00", "end":"28.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2195, "subtype":"default", "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2197, "subtype":"default", "start":"29.00", "end":"30.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2198, "subtype":"default", "start":"30.00", "end":"31.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2200, "subtype":"default", "start":"31.00", "end":"32.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2201, "subtype":"default", "start":"32.00", "end":"33.00", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"+", "id":2203, "subtype":"default", "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":423}]], "type":"inst"}], "links":[{"from":1685, "to":1686, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":2162, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1783, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1781, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1779, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1777, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1775, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1773, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1771, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1769, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1767, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1765, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1763, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1761, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1759, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1757, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1755, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1753, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1751, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1749, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1747, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1745, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1743, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1741, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1739, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1737, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1735, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1733, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1731, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1729, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1727, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1725, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1723, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1721, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1784, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":1806, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":2164, "details":[{"type":"table", "Width":"1136"}]}, {"from":1685, "to":2162, "details":[{"type":"table", "Width":"1136"}]}, {"from":1686, "to":2163, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":2140, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":2117, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":2094, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":2071, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1782, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1780, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1778, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1776, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1774, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1772, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1770, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1768, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1766, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1764, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1762, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1760, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1758, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1756, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1754, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1752, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1750, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1748, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1746, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1744, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1742, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1740, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1738, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1736, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1734, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1732, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1730, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1728, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1726, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1724, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1722, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1720, "details":[{"type":"table", "Width":"1"}]}, {"from":1686, "to":1687, "details":[{"type":"table", "Width":"1"}]}, {"from":1687, "to":1688, "details":[{"type":"table", "Width":"5"}]}, {"from":1687, "to":1719, "details":[{"type":"table", "Width":"5"}]}, {"from":1688, "to":1718, "details":[{"type":"table", "Width":"5"}]}, {"from":1688, "to":1689, "details":[{"type":"table", "Width":"5"}]}, {"from":1689, "to":1717, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1716, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1715, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1714, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1713, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1712, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1711, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1710, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1709, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1708, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1707, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1706, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1705, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1704, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1703, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1702, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1701, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1700, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1699, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1698, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1697, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1696, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1695, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1694, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1693, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1692, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1691, "details":[{"type":"table", "Width":"1"}]}, {"from":1689, "to":1690, "details":[{"type":"table", "Width":"1"}]}, {"from":1690, "to":1807, "details":[{"type":"table", "Width":"32"}]}, {"from":1691, "to":1895, "details":[{"type":"table", "Width":"32"}]}, {"from":1692, "to":1983, "details":[{"type":"table", "Width":"32"}]}, {"from":1693, "to":1829, "details":[{"type":"table", "Width":"32"}]}, {"from":1694, "to":1917, "details":[{"type":"table", "Width":"32"}]}, {"from":1695, "to":2005, "details":[{"type":"table", "Width":"32"}]}, {"from":1696, "to":1851, "details":[{"type":"table", "Width":"32"}]}, {"from":1697, "to":1939, "details":[{"type":"table", "Width":"32"}]}, {"from":1698, "to":2027, "details":[{"type":"table", "Width":"32"}]}, {"from":1699, "to":1873, "details":[{"type":"table", "Width":"32"}]}, {"from":1700, "to":1961, "details":[{"type":"table", "Width":"32"}]}, {"from":1701, "to":2049, "details":[{"type":"table", "Width":"32"}]}, {"from":1702, "to":1801, "details":[{"type":"table", "Width":"32"}]}, {"from":1703, "to":1890, "details":[{"type":"table", "Width":"32"}]}, {"from":1704, "to":1978, "details":[{"type":"table", "Width":"32"}]}, {"from":1705, "to":2066, "details":[{"type":"table", "Width":"32"}]}, {"from":1706, "to":1824, "details":[{"type":"table", "Width":"32"}]}, {"from":1707, "to":1912, "details":[{"type":"table", "Width":"32"}]}, {"from":1708, "to":2000, "details":[{"type":"table", "Width":"32"}]}, {"from":1709, "to":2089, "details":[{"type":"table", "Width":"32"}]}, {"from":1710, "to":1846, "details":[{"type":"table", "Width":"32"}]}, {"from":1711, "to":1934, "details":[{"type":"table", "Width":"32"}]}, {"from":1712, "to":2022, "details":[{"type":"table", "Width":"32"}]}, {"from":1713, "to":2112, "details":[{"type":"table", "Width":"32"}]}, {"from":1714, "to":1868, "details":[{"type":"table", "Width":"32"}]}, {"from":1715, "to":1956, "details":[{"type":"table", "Width":"32"}]}, {"from":1716, "to":2044, "details":[{"type":"table", "Width":"32"}]}, {"from":1717, "to":2135, "details":[{"type":"table", "Width":"32"}]}, {"from":1718, "to":1719, "details":[{"type":"table", "Width":"5"}]}, {"from":1719, "to":1687, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"8", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1720, "to":1721, "details":[{"type":"table", "Width":"32"}]}, {"from":1721, "to":1720, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1721, "to":1866, "details":[{"type":"table", "Width":"32"}]}, {"from":1722, "to":1723, "details":[{"type":"table", "Width":"32"}]}, {"from":1723, "to":1722, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1723, "to":1864, "details":[{"type":"table", "Width":"32"}]}, {"from":1724, "to":1725, "details":[{"type":"table", "Width":"32"}]}, {"from":1725, "to":1724, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1725, "to":1862, "details":[{"type":"table", "Width":"32"}]}, {"from":1726, "to":1727, "details":[{"type":"table", "Width":"32"}]}, {"from":1727, "to":1726, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1727, "to":1860, "details":[{"type":"table", "Width":"32"}]}, {"from":1728, "to":1729, "details":[{"type":"table", "Width":"32"}]}, {"from":1729, "to":1728, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1729, "to":1844, "details":[{"type":"table", "Width":"32"}]}, {"from":1730, "to":1731, "details":[{"type":"table", "Width":"32"}]}, {"from":1731, "to":1730, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1731, "to":1842, "details":[{"type":"table", "Width":"32"}]}, {"from":1732, "to":1733, "details":[{"type":"table", "Width":"32"}]}, {"from":1733, "to":1732, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1733, "to":1840, "details":[{"type":"table", "Width":"32"}]}, {"from":1734, "to":1735, "details":[{"type":"table", "Width":"32"}]}, {"from":1735, "to":1734, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1735, "to":1838, "details":[{"type":"table", "Width":"32"}]}, {"from":1736, "to":1737, "details":[{"type":"table", "Width":"32"}]}, {"from":1737, "to":1736, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1737, "to":1822, "details":[{"type":"table", "Width":"32"}]}, {"from":1738, "to":1739, "details":[{"type":"table", "Width":"32"}]}, {"from":1739, "to":1738, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1739, "to":1820, "details":[{"type":"table", "Width":"32"}]}, {"from":1740, "to":1741, "details":[{"type":"table", "Width":"32"}]}, {"from":1741, "to":1740, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1741, "to":1818, "details":[{"type":"table", "Width":"32"}]}, {"from":1742, "to":1743, "details":[{"type":"table", "Width":"32"}]}, {"from":1743, "to":1742, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1743, "to":1816, "details":[{"type":"table", "Width":"32"}]}, {"from":1744, "to":1745, "details":[{"type":"table", "Width":"32"}]}, {"from":1745, "to":1744, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1745, "to":1799, "details":[{"type":"table", "Width":"32"}]}, {"from":1746, "to":1747, "details":[{"type":"table", "Width":"32"}]}, {"from":1747, "to":1746, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1747, "to":1797, "details":[{"type":"table", "Width":"32"}]}, {"from":1748, "to":1749, "details":[{"type":"table", "Width":"32"}]}, {"from":1749, "to":1748, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1749, "to":1795, "details":[{"type":"table", "Width":"32"}]}, {"from":1750, "to":1751, "details":[{"type":"table", "Width":"32"}]}, {"from":1751, "to":1750, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1751, "to":1793, "details":[{"type":"table", "Width":"32"}]}, {"from":1752, "to":1753, "details":[{"type":"table", "Width":"32"}]}, {"from":1753, "to":1752, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1753, "to":2056, "details":[{"type":"table", "Width":"32"}]}, {"from":1754, "to":1755, "details":[{"type":"table", "Width":"32"}]}, {"from":1755, "to":1754, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1755, "to":2054, "details":[{"type":"table", "Width":"32"}]}, {"from":1756, "to":1757, "details":[{"type":"table", "Width":"32"}]}, {"from":1757, "to":1756, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1757, "to":2052, "details":[{"type":"table", "Width":"32"}]}, {"from":1758, "to":1759, "details":[{"type":"table", "Width":"32"}]}, {"from":1759, "to":1758, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1759, "to":2050, "details":[{"type":"table", "Width":"32"}]}, {"from":1760, "to":1761, "details":[{"type":"table", "Width":"32"}]}, {"from":1761, "to":1760, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1761, "to":1968, "details":[{"type":"table", "Width":"32"}]}, {"from":1762, "to":1763, "details":[{"type":"table", "Width":"32"}]}, {"from":1763, "to":1762, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1763, "to":1966, "details":[{"type":"table", "Width":"32"}]}, {"from":1764, "to":1765, "details":[{"type":"table", "Width":"32"}]}, {"from":1765, "to":1764, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1765, "to":1964, "details":[{"type":"table", "Width":"32"}]}, {"from":1766, "to":1767, "details":[{"type":"table", "Width":"32"}]}, {"from":1767, "to":1766, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1767, "to":1962, "details":[{"type":"table", "Width":"32"}]}, {"from":1768, "to":1769, "details":[{"type":"table", "Width":"32"}]}, {"from":1769, "to":1768, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1769, "to":1880, "details":[{"type":"table", "Width":"32"}]}, {"from":1770, "to":1771, "details":[{"type":"table", "Width":"32"}]}, {"from":1771, "to":1770, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1771, "to":1878, "details":[{"type":"table", "Width":"32"}]}, {"from":1772, "to":1773, "details":[{"type":"table", "Width":"32"}]}, {"from":1773, "to":1772, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1773, "to":1876, "details":[{"type":"table", "Width":"32"}]}, {"from":1774, "to":1775, "details":[{"type":"table", "Width":"32"}]}, {"from":1775, "to":1774, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1775, "to":1874, "details":[{"type":"table", "Width":"32"}]}, {"from":1776, "to":1777, "details":[{"type":"table", "Width":"32"}]}, {"from":1777, "to":1776, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1777, "to":1791, "details":[{"type":"table", "Width":"32"}]}, {"from":1778, "to":1779, "details":[{"type":"table", "Width":"32"}]}, {"from":1779, "to":1778, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}]}, {"from":1779, "to":1789, "details":[{"type":"table", "Width":"32"}]}, {"from":1780, "to":1781, "details":[{"type":"table", "Width":"32"}]}, {"from":1781, "to":1780, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1781, "to":1787, "details":[{"type":"table", "Width":"32"}]}, {"from":1782, "to":1783, "details":[{"type":"table", "Width":"32"}]}, {"from":1783, "to":1782, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":1783, "to":1785, "details":[{"type":"table", "Width":"32"}]}, {"from":1784, "to":1802, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1825, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1847, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1869, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1891, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1913, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1935, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1957, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":1979, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2001, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2023, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2045, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2067, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2090, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2113, "details":[{"type":"table", "Width":"1"}]}, {"from":1784, "to":2136, "details":[{"type":"table", "Width":"1"}]}, {"from":1785, "to":1786, "details":[{"type":"table", "Width":"32"}]}, {"from":1786, "to":1808, "details":[{"type":"table", "Width":"32"}]}, {"from":1786, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1787, "to":1788, "details":[{"type":"table", "Width":"32"}]}, {"from":1788, "to":1810, "details":[{"type":"table", "Width":"32"}]}, {"from":1788, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1789, "to":1790, "details":[{"type":"table", "Width":"32"}]}, {"from":1790, "to":1812, "details":[{"type":"table", "Width":"32"}]}, {"from":1790, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1791, "to":1792, "details":[{"type":"table", "Width":"32"}]}, {"from":1792, "to":1814, "details":[{"type":"table", "Width":"32"}]}, {"from":1792, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1793, "to":1794, "details":[{"type":"table", "Width":"32"}]}, {"from":1794, "to":1882, "details":[{"type":"table", "Width":"32"}]}, {"from":1794, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1795, "to":1796, "details":[{"type":"table", "Width":"32"}]}, {"from":1796, "to":1884, "details":[{"type":"table", "Width":"32"}]}, {"from":1796, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1797, "to":1798, "details":[{"type":"table", "Width":"32"}]}, {"from":1798, "to":1886, "details":[{"type":"table", "Width":"32"}]}, {"from":1798, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1799, "to":1800, "details":[{"type":"table", "Width":"32"}]}, {"from":1800, "to":1888, "details":[{"type":"table", "Width":"32"}]}, {"from":1800, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1801, "to":1802, "details":[{"type":"table", "Width":"32"}]}, {"from":1802, "to":1803, "details":[{"type":"table", "Width":"32"}]}, {"from":1803, "to":1804, "details":[{"type":"table", "Width":"32"}]}, {"from":1804, "to":1702, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}]}, {"from":1804, "to":1807, "details":[{"type":"table", "Width":"32"}]}, {"from":1806, "to":2141, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":2118, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":2095, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":2072, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":2049, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":2027, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":2005, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1983, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1961, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1939, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1917, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1895, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1873, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1851, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1829, "details":[{"type":"table", "Width":"1"}]}, {"from":1806, "to":1807, "details":[{"type":"table", "Width":"1"}]}, {"from":1807, "to":2142, "details":[{"type":"table", "Width":"32"}]}, {"from":1808, "to":1809, "details":[{"type":"table", "Width":"32"}]}, {"from":1809, "to":1830, "details":[{"type":"table", "Width":"32"}]}, {"from":1809, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1810, "to":1811, "details":[{"type":"table", "Width":"32"}]}, {"from":1811, "to":1832, "details":[{"type":"table", "Width":"32"}]}, {"from":1811, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1812, "to":1813, "details":[{"type":"table", "Width":"32"}]}, {"from":1813, "to":1834, "details":[{"type":"table", "Width":"32"}]}, {"from":1813, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1814, "to":1815, "details":[{"type":"table", "Width":"32"}]}, {"from":1815, "to":1836, "details":[{"type":"table", "Width":"32"}]}, {"from":1815, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1816, "to":1817, "details":[{"type":"table", "Width":"32"}]}, {"from":1817, "to":1904, "details":[{"type":"table", "Width":"32"}]}, {"from":1817, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1818, "to":1819, "details":[{"type":"table", "Width":"32"}]}, {"from":1819, "to":1906, "details":[{"type":"table", "Width":"32"}]}, {"from":1819, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1820, "to":1821, "details":[{"type":"table", "Width":"32"}]}, {"from":1821, "to":1908, "details":[{"type":"table", "Width":"32"}]}, {"from":1821, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1822, "to":1823, "details":[{"type":"table", "Width":"32"}]}, {"from":1823, "to":1910, "details":[{"type":"table", "Width":"32"}]}, {"from":1823, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1824, "to":1825, "details":[{"type":"table", "Width":"32"}]}, {"from":1825, "to":1826, "details":[{"type":"table", "Width":"32"}]}, {"from":1826, "to":1827, "details":[{"type":"table", "Width":"32"}]}, {"from":1827, "to":1706, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":1827, "to":1829, "details":[{"type":"table", "Width":"32"}]}, {"from":1829, "to":2146, "details":[{"type":"table", "Width":"32"}]}, {"from":1830, "to":1831, "details":[{"type":"table", "Width":"32"}]}, {"from":1831, "to":1852, "details":[{"type":"table", "Width":"32"}]}, {"from":1831, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1832, "to":1833, "details":[{"type":"table", "Width":"32"}]}, {"from":1833, "to":1854, "details":[{"type":"table", "Width":"32"}]}, {"from":1833, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1834, "to":1835, "details":[{"type":"table", "Width":"32"}]}, {"from":1835, "to":1856, "details":[{"type":"table", "Width":"32"}]}, {"from":1835, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1836, "to":1837, "details":[{"type":"table", "Width":"32"}]}, {"from":1837, "to":1858, "details":[{"type":"table", "Width":"32"}]}, {"from":1837, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1838, "to":1839, "details":[{"type":"table", "Width":"32"}]}, {"from":1839, "to":1926, "details":[{"type":"table", "Width":"32"}]}, {"from":1839, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1840, "to":1841, "details":[{"type":"table", "Width":"32"}]}, {"from":1841, "to":1928, "details":[{"type":"table", "Width":"32"}]}, {"from":1841, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1842, "to":1843, "details":[{"type":"table", "Width":"32"}]}, {"from":1843, "to":1930, "details":[{"type":"table", "Width":"32"}]}, {"from":1843, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1844, "to":1845, "details":[{"type":"table", "Width":"32"}]}, {"from":1845, "to":1932, "details":[{"type":"table", "Width":"32"}]}, {"from":1845, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1846, "to":1847, "details":[{"type":"table", "Width":"32"}]}, {"from":1847, "to":1848, "details":[{"type":"table", "Width":"32"}]}, {"from":1848, "to":1849, "details":[{"type":"table", "Width":"32"}]}, {"from":1849, "to":1710, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":1849, "to":1851, "details":[{"type":"table", "Width":"32"}]}, {"from":1851, "to":2152, "details":[{"type":"table", "Width":"32"}]}, {"from":1852, "to":1853, "details":[{"type":"table", "Width":"32"}]}, {"from":1853, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1854, "to":1855, "details":[{"type":"table", "Width":"32"}]}, {"from":1855, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1856, "to":1857, "details":[{"type":"table", "Width":"32"}]}, {"from":1857, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1858, "to":1859, "details":[{"type":"table", "Width":"32"}]}, {"from":1859, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1860, "to":1861, "details":[{"type":"table", "Width":"32"}]}, {"from":1861, "to":1948, "details":[{"type":"table", "Width":"32"}]}, {"from":1861, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1862, "to":1863, "details":[{"type":"table", "Width":"32"}]}, {"from":1863, "to":1950, "details":[{"type":"table", "Width":"32"}]}, {"from":1863, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1864, "to":1865, "details":[{"type":"table", "Width":"32"}]}, {"from":1865, "to":1952, "details":[{"type":"table", "Width":"32"}]}, {"from":1865, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1866, "to":1867, "details":[{"type":"table", "Width":"32"}]}, {"from":1867, "to":1954, "details":[{"type":"table", "Width":"32"}]}, {"from":1867, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1868, "to":1869, "details":[{"type":"table", "Width":"32"}]}, {"from":1869, "to":1870, "details":[{"type":"table", "Width":"32"}]}, {"from":1870, "to":1871, "details":[{"type":"table", "Width":"32"}]}, {"from":1871, "to":1714, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":1871, "to":1873, "details":[{"type":"table", "Width":"32"}]}, {"from":1873, "to":2160, "details":[{"type":"table", "Width":"32"}]}, {"from":1874, "to":1875, "details":[{"type":"table", "Width":"32"}]}, {"from":1875, "to":1896, "details":[{"type":"table", "Width":"32"}]}, {"from":1875, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1876, "to":1877, "details":[{"type":"table", "Width":"32"}]}, {"from":1877, "to":1898, "details":[{"type":"table", "Width":"32"}]}, {"from":1877, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1878, "to":1879, "details":[{"type":"table", "Width":"32"}]}, {"from":1879, "to":1900, "details":[{"type":"table", "Width":"32"}]}, {"from":1879, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1880, "to":1881, "details":[{"type":"table", "Width":"32"}]}, {"from":1881, "to":1902, "details":[{"type":"table", "Width":"32"}]}, {"from":1881, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1882, "to":1883, "details":[{"type":"table", "Width":"32"}]}, {"from":1883, "to":1970, "details":[{"type":"table", "Width":"32"}]}, {"from":1883, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1884, "to":1885, "details":[{"type":"table", "Width":"32"}]}, {"from":1885, "to":1972, "details":[{"type":"table", "Width":"32"}]}, {"from":1885, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1886, "to":1887, "details":[{"type":"table", "Width":"32"}]}, {"from":1887, "to":1974, "details":[{"type":"table", "Width":"32"}]}, {"from":1887, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1888, "to":1889, "details":[{"type":"table", "Width":"32"}]}, {"from":1889, "to":1976, "details":[{"type":"table", "Width":"32"}]}, {"from":1889, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1890, "to":1891, "details":[{"type":"table", "Width":"32"}]}, {"from":1891, "to":1892, "details":[{"type":"table", "Width":"32"}]}, {"from":1892, "to":1893, "details":[{"type":"table", "Width":"32"}]}, {"from":1893, "to":1703, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":1893, "to":1895, "details":[{"type":"table", "Width":"32"}]}, {"from":1895, "to":2167, "details":[{"type":"table", "Width":"32"}]}, {"from":1896, "to":1897, "details":[{"type":"table", "Width":"32"}]}, {"from":1897, "to":1918, "details":[{"type":"table", "Width":"32"}]}, {"from":1897, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1898, "to":1899, "details":[{"type":"table", "Width":"32"}]}, {"from":1899, "to":1920, "details":[{"type":"table", "Width":"32"}]}, {"from":1899, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1900, "to":1901, "details":[{"type":"table", "Width":"32"}]}, {"from":1901, "to":1922, "details":[{"type":"table", "Width":"32"}]}, {"from":1901, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1902, "to":1903, "details":[{"type":"table", "Width":"32"}]}, {"from":1903, "to":1924, "details":[{"type":"table", "Width":"32"}]}, {"from":1903, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1904, "to":1905, "details":[{"type":"table", "Width":"32"}]}, {"from":1905, "to":1992, "details":[{"type":"table", "Width":"32"}]}, {"from":1905, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1906, "to":1907, "details":[{"type":"table", "Width":"32"}]}, {"from":1907, "to":1994, "details":[{"type":"table", "Width":"32"}]}, {"from":1907, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1908, "to":1909, "details":[{"type":"table", "Width":"32"}]}, {"from":1909, "to":1996, "details":[{"type":"table", "Width":"32"}]}, {"from":1909, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1910, "to":1911, "details":[{"type":"table", "Width":"32"}]}, {"from":1911, "to":1998, "details":[{"type":"table", "Width":"32"}]}, {"from":1911, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1912, "to":1913, "details":[{"type":"table", "Width":"32"}]}, {"from":1913, "to":1914, "details":[{"type":"table", "Width":"32"}]}, {"from":1914, "to":1915, "details":[{"type":"table", "Width":"32"}]}, {"from":1915, "to":1707, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}]}, {"from":1915, "to":1917, "details":[{"type":"table", "Width":"32"}]}, {"from":1917, "to":2176, "details":[{"type":"table", "Width":"32"}]}, {"from":1918, "to":1919, "details":[{"type":"table", "Width":"32"}]}, {"from":1919, "to":1940, "details":[{"type":"table", "Width":"32"}]}, {"from":1919, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1920, "to":1921, "details":[{"type":"table", "Width":"32"}]}, {"from":1921, "to":1942, "details":[{"type":"table", "Width":"32"}]}, {"from":1921, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1922, "to":1923, "details":[{"type":"table", "Width":"32"}]}, {"from":1923, "to":1944, "details":[{"type":"table", "Width":"32"}]}, {"from":1923, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1924, "to":1925, "details":[{"type":"table", "Width":"32"}]}, {"from":1925, "to":1946, "details":[{"type":"table", "Width":"32"}]}, {"from":1925, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1926, "to":1927, "details":[{"type":"table", "Width":"32"}]}, {"from":1927, "to":2014, "details":[{"type":"table", "Width":"32"}]}, {"from":1927, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1928, "to":1929, "details":[{"type":"table", "Width":"32"}]}, {"from":1929, "to":2016, "details":[{"type":"table", "Width":"32"}]}, {"from":1929, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1930, "to":1931, "details":[{"type":"table", "Width":"32"}]}, {"from":1931, "to":2018, "details":[{"type":"table", "Width":"32"}]}, {"from":1931, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1932, "to":1933, "details":[{"type":"table", "Width":"32"}]}, {"from":1933, "to":2020, "details":[{"type":"table", "Width":"32"}]}, {"from":1933, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1934, "to":1935, "details":[{"type":"table", "Width":"32"}]}, {"from":1935, "to":1936, "details":[{"type":"table", "Width":"32"}]}, {"from":1936, "to":1937, "details":[{"type":"table", "Width":"32"}]}, {"from":1937, "to":1711, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":1937, "to":1939, "details":[{"type":"table", "Width":"32"}]}, {"from":1939, "to":2185, "details":[{"type":"table", "Width":"32"}]}, {"from":1940, "to":1941, "details":[{"type":"table", "Width":"32"}]}, {"from":1941, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1942, "to":1943, "details":[{"type":"table", "Width":"32"}]}, {"from":1943, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1944, "to":1945, "details":[{"type":"table", "Width":"32"}]}, {"from":1945, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1946, "to":1947, "details":[{"type":"table", "Width":"32"}]}, {"from":1947, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1948, "to":1949, "details":[{"type":"table", "Width":"32"}]}, {"from":1949, "to":2036, "details":[{"type":"table", "Width":"32"}]}, {"from":1949, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1950, "to":1951, "details":[{"type":"table", "Width":"32"}]}, {"from":1951, "to":2038, "details":[{"type":"table", "Width":"32"}]}, {"from":1951, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1952, "to":1953, "details":[{"type":"table", "Width":"32"}]}, {"from":1953, "to":2040, "details":[{"type":"table", "Width":"32"}]}, {"from":1953, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1954, "to":1955, "details":[{"type":"table", "Width":"32"}]}, {"from":1955, "to":2042, "details":[{"type":"table", "Width":"32"}]}, {"from":1955, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1956, "to":1957, "details":[{"type":"table", "Width":"32"}]}, {"from":1957, "to":1958, "details":[{"type":"table", "Width":"32"}]}, {"from":1958, "to":1959, "details":[{"type":"table", "Width":"32"}]}, {"from":1959, "to":1715, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":1959, "to":1961, "details":[{"type":"table", "Width":"32"}]}, {"from":1961, "to":2194, "details":[{"type":"table", "Width":"32"}]}, {"from":1962, "to":1963, "details":[{"type":"table", "Width":"32"}]}, {"from":1963, "to":1984, "details":[{"type":"table", "Width":"32"}]}, {"from":1963, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1964, "to":1965, "details":[{"type":"table", "Width":"32"}]}, {"from":1965, "to":1986, "details":[{"type":"table", "Width":"32"}]}, {"from":1965, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1966, "to":1967, "details":[{"type":"table", "Width":"32"}]}, {"from":1967, "to":1988, "details":[{"type":"table", "Width":"32"}]}, {"from":1967, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1968, "to":1969, "details":[{"type":"table", "Width":"32"}]}, {"from":1969, "to":1990, "details":[{"type":"table", "Width":"32"}]}, {"from":1969, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1970, "to":1971, "details":[{"type":"table", "Width":"32"}]}, {"from":1971, "to":2058, "details":[{"type":"table", "Width":"32"}]}, {"from":1971, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1972, "to":1973, "details":[{"type":"table", "Width":"32"}]}, {"from":1973, "to":2060, "details":[{"type":"table", "Width":"32"}]}, {"from":1973, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1974, "to":1975, "details":[{"type":"table", "Width":"32"}]}, {"from":1975, "to":2062, "details":[{"type":"table", "Width":"32"}]}, {"from":1975, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1976, "to":1977, "details":[{"type":"table", "Width":"32"}]}, {"from":1977, "to":2064, "details":[{"type":"table", "Width":"32"}]}, {"from":1977, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1978, "to":1979, "details":[{"type":"table", "Width":"32"}]}, {"from":1979, "to":1980, "details":[{"type":"table", "Width":"32"}]}, {"from":1980, "to":1981, "details":[{"type":"table", "Width":"32"}]}, {"from":1981, "to":1704, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":1981, "to":1983, "details":[{"type":"table", "Width":"32"}]}, {"from":1983, "to":2170, "details":[{"type":"table", "Width":"32"}]}, {"from":1984, "to":1985, "details":[{"type":"table", "Width":"32"}]}, {"from":1985, "to":2006, "details":[{"type":"table", "Width":"32"}]}, {"from":1985, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1986, "to":1987, "details":[{"type":"table", "Width":"32"}]}, {"from":1987, "to":2008, "details":[{"type":"table", "Width":"32"}]}, {"from":1987, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1988, "to":1989, "details":[{"type":"table", "Width":"32"}]}, {"from":1989, "to":2010, "details":[{"type":"table", "Width":"32"}]}, {"from":1989, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1990, "to":1991, "details":[{"type":"table", "Width":"32"}]}, {"from":1991, "to":2012, "details":[{"type":"table", "Width":"32"}]}, {"from":1991, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1992, "to":1993, "details":[{"type":"table", "Width":"32"}]}, {"from":1993, "to":2081, "details":[{"type":"table", "Width":"32"}]}, {"from":1993, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1994, "to":1995, "details":[{"type":"table", "Width":"32"}]}, {"from":1995, "to":2083, "details":[{"type":"table", "Width":"32"}]}, {"from":1995, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1996, "to":1997, "details":[{"type":"table", "Width":"32"}]}, {"from":1997, "to":2085, "details":[{"type":"table", "Width":"32"}]}, {"from":1997, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":1998, "to":1999, "details":[{"type":"table", "Width":"32"}]}, {"from":1999, "to":2087, "details":[{"type":"table", "Width":"32"}]}, {"from":1999, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":2000, "to":2001, "details":[{"type":"table", "Width":"32"}]}, {"from":2001, "to":2002, "details":[{"type":"table", "Width":"32"}]}, {"from":2002, "to":2003, "details":[{"type":"table", "Width":"32"}]}, {"from":2003, "to":1708, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2003, "to":2005, "details":[{"type":"table", "Width":"32"}]}, {"from":2005, "to":2179, "details":[{"type":"table", "Width":"32"}]}, {"from":2006, "to":2007, "details":[{"type":"table", "Width":"32"}]}, {"from":2007, "to":2028, "details":[{"type":"table", "Width":"32"}]}, {"from":2007, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2008, "to":2009, "details":[{"type":"table", "Width":"32"}]}, {"from":2009, "to":2030, "details":[{"type":"table", "Width":"32"}]}, {"from":2009, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2010, "to":2011, "details":[{"type":"table", "Width":"32"}]}, {"from":2011, "to":2032, "details":[{"type":"table", "Width":"32"}]}, {"from":2011, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2012, "to":2013, "details":[{"type":"table", "Width":"32"}]}, {"from":2013, "to":2034, "details":[{"type":"table", "Width":"32"}]}, {"from":2013, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2014, "to":2015, "details":[{"type":"table", "Width":"32"}]}, {"from":2015, "to":2104, "details":[{"type":"table", "Width":"32"}]}, {"from":2015, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2016, "to":2017, "details":[{"type":"table", "Width":"32"}]}, {"from":2017, "to":2106, "details":[{"type":"table", "Width":"32"}]}, {"from":2017, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2018, "to":2019, "details":[{"type":"table", "Width":"32"}]}, {"from":2019, "to":2108, "details":[{"type":"table", "Width":"32"}]}, {"from":2019, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2020, "to":2021, "details":[{"type":"table", "Width":"32"}]}, {"from":2021, "to":2110, "details":[{"type":"table", "Width":"32"}]}, {"from":2021, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2022, "to":2023, "details":[{"type":"table", "Width":"32"}]}, {"from":2023, "to":2024, "details":[{"type":"table", "Width":"32"}]}, {"from":2024, "to":2025, "details":[{"type":"table", "Width":"32"}]}, {"from":2025, "to":1712, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2025, "to":2027, "details":[{"type":"table", "Width":"32"}]}, {"from":2027, "to":2188, "details":[{"type":"table", "Width":"32"}]}, {"from":2028, "to":2029, "details":[{"type":"table", "Width":"32"}]}, {"from":2029, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2030, "to":2031, "details":[{"type":"table", "Width":"32"}]}, {"from":2031, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2032, "to":2033, "details":[{"type":"table", "Width":"32"}]}, {"from":2033, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2034, "to":2035, "details":[{"type":"table", "Width":"32"}]}, {"from":2035, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2036, "to":2037, "details":[{"type":"table", "Width":"32"}]}, {"from":2037, "to":2127, "details":[{"type":"table", "Width":"32"}]}, {"from":2037, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2038, "to":2039, "details":[{"type":"table", "Width":"32"}]}, {"from":2039, "to":2129, "details":[{"type":"table", "Width":"32"}]}, {"from":2039, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2040, "to":2041, "details":[{"type":"table", "Width":"32"}]}, {"from":2041, "to":2131, "details":[{"type":"table", "Width":"32"}]}, {"from":2041, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2042, "to":2043, "details":[{"type":"table", "Width":"32"}]}, {"from":2043, "to":2133, "details":[{"type":"table", "Width":"32"}]}, {"from":2043, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2044, "to":2045, "details":[{"type":"table", "Width":"32"}]}, {"from":2045, "to":2046, "details":[{"type":"table", "Width":"32"}]}, {"from":2046, "to":2047, "details":[{"type":"table", "Width":"32"}]}, {"from":2047, "to":1716, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2047, "to":2049, "details":[{"type":"table", "Width":"32"}]}, {"from":2049, "to":2197, "details":[{"type":"table", "Width":"32"}]}, {"from":2050, "to":2051, "details":[{"type":"table", "Width":"32"}]}, {"from":2051, "to":2073, "details":[{"type":"table", "Width":"32"}]}, {"from":2051, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2052, "to":2053, "details":[{"type":"table", "Width":"32"}]}, {"from":2053, "to":2075, "details":[{"type":"table", "Width":"32"}]}, {"from":2053, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2054, "to":2055, "details":[{"type":"table", "Width":"32"}]}, {"from":2055, "to":2077, "details":[{"type":"table", "Width":"32"}]}, {"from":2055, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2056, "to":2057, "details":[{"type":"table", "Width":"32"}]}, {"from":2057, "to":2079, "details":[{"type":"table", "Width":"32"}]}, {"from":2057, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2058, "to":2059, "details":[{"type":"table", "Width":"32"}]}, {"from":2059, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2060, "to":2061, "details":[{"type":"table", "Width":"32"}]}, {"from":2061, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2062, "to":2063, "details":[{"type":"table", "Width":"32"}]}, {"from":2063, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2064, "to":2065, "details":[{"type":"table", "Width":"32"}]}, {"from":2065, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2066, "to":2067, "details":[{"type":"table", "Width":"32"}]}, {"from":2067, "to":2068, "details":[{"type":"table", "Width":"32"}]}, {"from":2068, "to":2069, "details":[{"type":"table", "Width":"32"}]}, {"from":2069, "to":1705, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2069, "to":2072, "details":[{"type":"table", "Width":"32"}]}, {"from":2071, "to":2072, "details":[{"type":"table", "Width":"32"}]}, {"from":2072, "to":2071, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2072, "to":2173, "details":[{"type":"table", "Width":"32"}]}, {"from":2073, "to":2074, "details":[{"type":"table", "Width":"32"}]}, {"from":2074, "to":2096, "details":[{"type":"table", "Width":"32"}]}, {"from":2074, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2075, "to":2076, "details":[{"type":"table", "Width":"32"}]}, {"from":2076, "to":2098, "details":[{"type":"table", "Width":"32"}]}, {"from":2076, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2077, "to":2078, "details":[{"type":"table", "Width":"32"}]}, {"from":2078, "to":2100, "details":[{"type":"table", "Width":"32"}]}, {"from":2078, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2079, "to":2080, "details":[{"type":"table", "Width":"32"}]}, {"from":2080, "to":2102, "details":[{"type":"table", "Width":"32"}]}, {"from":2080, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2081, "to":2082, "details":[{"type":"table", "Width":"32"}]}, {"from":2082, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2083, "to":2084, "details":[{"type":"table", "Width":"32"}]}, {"from":2084, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2085, "to":2086, "details":[{"type":"table", "Width":"32"}]}, {"from":2086, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2087, "to":2088, "details":[{"type":"table", "Width":"32"}]}, {"from":2088, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2089, "to":2090, "details":[{"type":"table", "Width":"32"}]}, {"from":2090, "to":2091, "details":[{"type":"table", "Width":"32"}]}, {"from":2091, "to":2092, "details":[{"type":"table", "Width":"32"}]}, {"from":2092, "to":1709, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2092, "to":2095, "details":[{"type":"table", "Width":"32"}]}, {"from":2094, "to":2095, "details":[{"type":"table", "Width":"32"}]}, {"from":2095, "to":2094, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2095, "to":2182, "details":[{"type":"table", "Width":"32"}]}, {"from":2096, "to":2097, "details":[{"type":"table", "Width":"32"}]}, {"from":2097, "to":2119, "details":[{"type":"table", "Width":"32"}]}, {"from":2097, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2098, "to":2099, "details":[{"type":"table", "Width":"32"}]}, {"from":2099, "to":2121, "details":[{"type":"table", "Width":"32"}]}, {"from":2099, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2100, "to":2101, "details":[{"type":"table", "Width":"32"}]}, {"from":2101, "to":2123, "details":[{"type":"table", "Width":"32"}]}, {"from":2101, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2102, "to":2103, "details":[{"type":"table", "Width":"32"}]}, {"from":2103, "to":2125, "details":[{"type":"table", "Width":"32"}]}, {"from":2103, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2104, "to":2105, "details":[{"type":"table", "Width":"32"}]}, {"from":2105, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2106, "to":2107, "details":[{"type":"table", "Width":"32"}]}, {"from":2107, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2108, "to":2109, "details":[{"type":"table", "Width":"32"}]}, {"from":2109, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2110, "to":2111, "details":[{"type":"table", "Width":"32"}]}, {"from":2111, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2112, "to":2113, "details":[{"type":"table", "Width":"32"}]}, {"from":2113, "to":2114, "details":[{"type":"table", "Width":"32"}]}, {"from":2114, "to":2115, "details":[{"type":"table", "Width":"32"}]}, {"from":2115, "to":1713, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2115, "to":2118, "details":[{"type":"table", "Width":"32"}]}, {"from":2117, "to":2118, "details":[{"type":"table", "Width":"32"}]}, {"from":2118, "to":2117, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2118, "to":2191, "details":[{"type":"table", "Width":"32"}]}, {"from":2119, "to":2120, "details":[{"type":"table", "Width":"32"}]}, {"from":2120, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2121, "to":2122, "details":[{"type":"table", "Width":"32"}]}, {"from":2122, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2123, "to":2124, "details":[{"type":"table", "Width":"32"}]}, {"from":2124, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2125, "to":2126, "details":[{"type":"table", "Width":"32"}]}, {"from":2126, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2127, "to":2128, "details":[{"type":"table", "Width":"32"}]}, {"from":2128, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2129, "to":2130, "details":[{"type":"table", "Width":"32"}]}, {"from":2130, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2131, "to":2132, "details":[{"type":"table", "Width":"32"}]}, {"from":2132, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2133, "to":2134, "details":[{"type":"table", "Width":"32"}]}, {"from":2134, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2135, "to":2136, "details":[{"type":"table", "Width":"32"}]}, {"from":2136, "to":2137, "details":[{"type":"table", "Width":"32"}]}, {"from":2137, "to":2138, "details":[{"type":"table", "Width":"32"}]}, {"from":2138, "to":1717, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2138, "to":2141, "details":[{"type":"table", "Width":"32"}]}, {"from":2140, "to":2141, "details":[{"type":"table", "Width":"32"}]}, {"from":2141, "to":2140, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2141, "to":2200, "details":[{"type":"table", "Width":"32"}]}, {"from":2142, "to":2143, "details":[{"type":"table", "Width":"32"}]}, {"from":2143, "to":2144, "details":[{"type":"table", "Width":"32"}]}, {"from":2144, "to":2145, "details":[{"type":"table", "Width":"32"}]}, {"from":2145, "to":2148, "details":[{"type":"table", "Width":"32"}]}, {"from":2146, "to":2147, "details":[{"type":"table", "Width":"32"}]}, {"from":2147, "to":2150, "details":[{"type":"table", "Width":"32"}]}, {"from":2148, "to":2149, "details":[{"type":"table", "Width":"32"}]}, {"from":2149, "to":2154, "details":[{"type":"table", "Width":"32"}]}, {"from":2150, "to":2151, "details":[{"type":"table", "Width":"32"}]}, {"from":2151, "to":2156, "details":[{"type":"table", "Width":"32"}]}, {"from":2152, "to":2153, "details":[{"type":"table", "Width":"32"}]}, {"from":2153, "to":2158, "details":[{"type":"table", "Width":"32"}]}, {"from":2154, "to":2155, "details":[{"type":"table", "Width":"32"}]}, {"from":2155, "to":1684, "details":[{"type":"table", "Width":"32"}]}, {"from":2156, "to":2157, "details":[{"type":"table", "Width":"32"}]}, {"from":2157, "to":1684, "details":[{"type":"table", "Width":"32"}]}, {"from":2158, "to":2159, "details":[{"type":"table", "Width":"32"}]}, {"from":2159, "to":1684, "details":[{"type":"table", "Width":"32"}]}, {"from":2160, "to":2161, "details":[{"type":"table", "Width":"32"}]}, {"from":2161, "to":1684, "details":[{"type":"table", "Width":"32"}]}, {"from":2162, "to":2164, "details":[{"type":"table", "Width":"32"}]}, {"from":2162, "to":2166, "details":[{"type":"table", "Width":"32"}]}, {"from":2162, "to":2203, "details":[{"type":"table", "Width":"32"}]}, {"from":2163, "to":2164, "details":[{"type":"table", "Width":"32"}]}, {"from":2164, "to":2163, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_base\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}, {"from":2164, "to":2165, "details":[{"type":"table", "Width":"32"}]}, {"from":2165, "to":2166, "details":[{"type":"table", "Width":"32"}]}, {"from":2166, "to":1684, "details":[{"type":"table", "Width":"1"}]}, {"from":2167, "to":2168, "details":[{"type":"table", "Width":"32"}]}, {"from":2168, "to":1690, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2170, "to":2171, "details":[{"type":"table", "Width":"32"}]}, {"from":2171, "to":1691, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2173, "to":2174, "details":[{"type":"table", "Width":"32"}]}, {"from":2174, "to":1692, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2176, "to":2177, "details":[{"type":"table", "Width":"32"}]}, {"from":2177, "to":1693, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}]}, {"from":2179, "to":2180, "details":[{"type":"table", "Width":"32"}]}, {"from":2180, "to":1694, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2182, "to":2183, "details":[{"type":"table", "Width":"32"}]}, {"from":2183, "to":1695, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2185, "to":2186, "details":[{"type":"table", "Width":"32"}]}, {"from":2186, "to":1696, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}]}, {"from":2188, "to":2189, "details":[{"type":"table", "Width":"32"}]}, {"from":2189, "to":1697, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2191, "to":2192, "details":[{"type":"table", "Width":"32"}]}, {"from":2192, "to":1698, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2194, "to":2195, "details":[{"type":"table", "Width":"32"}]}, {"from":2195, "to":1699, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}]}, {"from":2197, "to":2198, "details":[{"type":"table", "Width":"32"}]}, {"from":2198, "to":1700, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}]}, {"from":2200, "to":2201, "details":[{"type":"table", "Width":"32"}]}, {"from":2201, "to":1701, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"16", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"33", "Latency":"0"}]}, {"from":2203, "to":2162, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'Z_pipe_iter\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}]}]}, "361":{"nodes":[{"name":"Exit", "id":2243, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2244, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_TOTAL_I", "id":2245, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2246, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":">>", "id":2247, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":2248, "subtype":"default", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"arg_p3", "id":2249, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"3", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"FP Compare", "id":2250, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Compare", "id":2251, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Compare", "id":2252, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Select", "id":2253, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2254, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2255, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"FFwd Src", "id":2256, "subtype":"ffwdSource", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_cLoader.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2265"], "type":"inst"}, {"name":"FFwd Src", "id":2257, "subtype":"ffwdSource", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_cLoader.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2300"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"FFwd Src", "id":2258, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_cLoader.B1, kernel_cLoader.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["2270", "2287"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"FFwd Src", "id":2259, "subtype":"ffwdSource", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_cLoader.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2262"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}], "links":[{"from":2245, "to":2246, "details":[{"type":"table", "Width":"64"}]}, {"from":2246, "to":2247, "details":[{"type":"table", "Width":"64"}]}, {"from":2247, "to":2253, "details":[{"type":"table", "Width":"64"}]}, {"from":2247, "to":2252, "details":[{"type":"table", "Width":"64"}]}, {"from":2247, "to":2251, "details":[{"type":"table", "Width":"64"}]}, {"from":2248, "to":2256, "details":[{"type":"table", "Width":"64"}]}, {"from":2249, "to":2250, "details":[{"type":"table", "Width":"32"}]}, {"from":2250, "to":2257, "details":[{"type":"table", "Width":"1"}]}, {"from":2251, "to":2258, "details":[{"type":"table", "Width":"1"}]}, {"from":2252, "to":2253, "details":[{"type":"table", "Width":"1"}]}, {"from":2253, "to":2254, "details":[{"type":"table", "Width":"64"}]}, {"from":2254, "to":2255, "details":[{"type":"table", "Width":"64"}]}, {"from":2255, "to":2259, "details":[{"type":"table", "Width":"65"}]}]}, "363":{"nodes":[{"name":"Exit", "id":2260, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2261, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2262, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2259"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"\'i\'", "id":2263, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"Select", "id":2264, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"FFwd Dest", "id":2265, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2256"], "type":"inst"}, {"name":"+", "id":2266, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":">>", "id":2267, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Compare", "id":2268, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"<<", "id":2269, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"FFwd Dest", "id":2270, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["2258"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Or", "id":2271, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Select", "id":2272, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}, {"name":"Compare", "id":2273, "subtype":"default", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Select", "id":2274, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2275, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2276, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Loop Orch", "id":2277, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2278, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":2280, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"+", "id":2281, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}], "links":[{"from":2261, "to":2264, "details":[{"type":"table", "Width":"16"}]}, {"from":2261, "to":2263, "details":[{"type":"table", "Width":"16"}]}, {"from":2261, "to":2280, "details":[{"type":"table", "Width":"16"}]}, {"from":2262, "to":2264, "details":[{"type":"table", "Width":"65"}]}, {"from":2263, "to":2264, "details":[{"type":"table", "Width":"65"}]}, {"from":2264, "to":2278, "details":[{"type":"table", "Width":"65"}]}, {"from":2264, "to":2280, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":2264, "to":2263, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2264, "to":2277, "details":[{"type":"table", "Width":"65"}]}, {"from":2264, "to":2260, "details":[{"type":"table", "Width":"65"}]}, {"from":2265, "to":2266, "details":[{"type":"table", "Width":"64"}]}, {"from":2266, "to":2267, "details":[{"type":"table", "Width":"64"}]}, {"from":2267, "to":2274, "details":[{"type":"table", "Width":"64"}]}, {"from":2267, "to":2273, "details":[{"type":"table", "Width":"64"}]}, {"from":2267, "to":2268, "details":[{"type":"table", "Width":"64"}]}, {"from":2267, "to":2269, "details":[{"type":"table", "Width":"64"}]}, {"from":2268, "to":2271, "details":[{"type":"table", "Width":"1"}]}, {"from":2269, "to":2272, "details":[{"type":"table", "Width":"32"}]}, {"from":2270, "to":2271, "details":[{"type":"table", "Width":"1"}]}, {"from":2271, "to":2272, "details":[{"type":"table", "Width":"1"}]}, {"from":2271, "to":2260, "details":[{"type":"table", "Width":"1"}]}, {"from":2272, "to":2281, "details":[{"type":"table", "Width":"32"}]}, {"from":2273, "to":2274, "details":[{"type":"table", "Width":"1"}]}, {"from":2274, "to":2275, "details":[{"type":"table", "Width":"64"}]}, {"from":2275, "to":2276, "details":[{"type":"table", "Width":"64"}]}, {"from":2276, "to":2260, "details":[{"type":"table", "Width":"65"}]}, {"from":2277, "to":2260, "details":[{"type":"table", "Width":"1"}]}, {"from":2278, "to":2263, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2280, "to":2281, "details":[{"type":"table", "Width":"32"}]}, {"from":2280, "to":2260, "details":[{"type":"table", "Width":"32"}]}, {"from":2281, "to":2280, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'addr_temp\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}]}, "369":{"nodes":[{"name":"Exit", "id":2283, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"248", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2284, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'j\'", "id":2285, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"Compare", "id":2286, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"FFwd Dest", "id":2287, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2258"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Loop Orch", "id":2288, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Loop Orch", "id":2289, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Global variable", "id":2291, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"+", "id":2292, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}, {"name":"Feedback", "id":2294, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Loop Orch", "id":2296, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}], "links":[{"from":2284, "to":2285, "details":[{"type":"table", "Width":"192"}]}, {"from":2284, "to":2291, "details":[{"type":"table", "Width":"192"}]}, {"from":2284, "to":2294, "details":[{"type":"table", "Width":"192"}]}, {"from":2284, "to":2296, "details":[{"type":"table", "Width":"192"}]}, {"from":2284, "to":2283, "details":[{"type":"table", "Width":"192"}]}, {"from":2285, "to":2286, "details":[{"type":"table", "Width":"65"}]}, {"from":2285, "to":2285, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2286, "to":2288, "details":[{"type":"table", "Width":"1"}]}, {"from":2287, "to":2288, "details":[{"type":"table", "Width":"1"}]}, {"from":2288, "to":2289, "details":[{"type":"table", "Width":"1"}]}, {"from":2288, "to":2283, "details":[{"type":"table", "Width":"1"}]}, {"from":2289, "to":2296, "details":[{"type":"table", "Width":"1"}]}, {"from":2289, "to":2294, "details":[{"type":"table", "Width":"1"}]}, {"from":2289, "to":2291, "details":[{"type":"table", "Width":"1"}]}, {"from":2289, "to":2285, "details":[{"type":"table", "Width":"1"}]}, {"from":2289, "to":2283, "details":[{"type":"table", "Width":"1"}]}, {"from":2291, "to":2292, "details":[{"type":"table", "Width":"32"}]}, {"from":2291, "to":2283, "details":[{"type":"table", "Width":"32"}]}, {"from":2292, "to":2291, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2294, "to":2294, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2294, "to":2283, "details":[{"type":"table", "Width":"1"}]}, {"from":2296, "to":2296, "details":[{"type":"table", "Width":"1"}]}, {"from":2296, "to":2283, "details":[{"type":"table", "Width":"1"}]}]}, "382":{"nodes":[{"name":"Exit", "id":2298, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2299, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2300, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2257"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Xor", "id":2301, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Loop Orch", "id":2302, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Or", "id":2303, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Global variable", "id":2304, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"<<", "id":2305, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":444}]], "type":"inst"}, {"name":"arg_serialized_C_device", "id":2306, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_C_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":436}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2307, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2308, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":449}]], "type":"inst"}, {"name":"Loop Orch", "id":2309, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Loop Orch", "id":2310, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Feedback", "id":2313, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Loop Orch", "id":2315, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}], "links":[{"from":2299, "to":2302, "details":[{"type":"table", "Width":"248"}]}, {"from":2299, "to":2304, "details":[{"type":"table", "Width":"248"}]}, {"from":2299, "to":2313, "details":[{"type":"table", "Width":"248"}]}, {"from":2299, "to":2315, "details":[{"type":"table", "Width":"248"}]}, {"from":2299, "to":2298, "details":[{"type":"table", "Width":"248"}]}, {"from":2299, "to":2309, "details":[{"type":"table", "Width":"248"}]}, {"from":2300, "to":2301, "details":[{"type":"table", "Width":"1"}]}, {"from":2301, "to":2303, "details":[{"type":"table", "Width":"1"}]}, {"from":2302, "to":2302, "details":[{"type":"table", "Width":"1"}]}, {"from":2302, "to":2309, "details":[{"type":"table", "Width":"1"}]}, {"from":2302, "to":2303, "details":[{"type":"table", "Width":"1"}]}, {"from":2303, "to":2298, "details":[{"type":"table", "Width":"1"}]}, {"from":2304, "to":2308, "details":[{"type":"table", "Width":"32"}]}, {"from":2304, "to":2305, "details":[{"type":"table", "Width":"32"}]}, {"from":2305, "to":2307, "details":[{"type":"table", "Width":"32"}]}, {"from":2306, "to":2307, "details":[{"type":"table", "Width":"64"}]}, {"from":2307, "to":2298, "details":[{"type":"table", "Width":"64"}]}, {"from":2308, "to":2304, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2309, "to":2310, "details":[{"type":"table", "Width":"1"}]}, {"from":2309, "to":2298, "details":[{"type":"table", "Width":"1"}]}, {"from":2310, "to":2315, "details":[{"type":"table", "Width":"1"}]}, {"from":2310, "to":2313, "details":[{"type":"table", "Width":"1"}]}, {"from":2310, "to":2302, "details":[{"type":"table", "Width":"1"}]}, {"from":2310, "to":2304, "details":[{"type":"table", "Width":"1"}]}, {"from":2310, "to":2309, "details":[{"type":"table", "Width":"1"}]}, {"from":2310, "to":2298, "details":[{"type":"table", "Width":"1"}]}, {"from":2313, "to":2313, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2313, "to":2298, "details":[{"type":"table", "Width":"1"}]}, {"from":2315, "to":2315, "details":[{"type":"table", "Width":"1"}]}, {"from":2315, "to":2298, "details":[{"type":"table", "Width":"1"}]}]}, "387":{"nodes":[{"name":"Exit", "id":2317, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2318, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"arg_TOTAL_I", "id":2319, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2320, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":">>", "id":2321, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":2322, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2323, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":">>", "id":2324, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"arg_p3", "id":2325, "subtype":"default", "start":"0.00", "end":"4.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"3", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"FP Compare", "id":2326, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Compare", "id":2327, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2328, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Or", "id":2329, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2330, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2331, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2332, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2333, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Compare", "id":2334, "subtype":"default", "start":"3.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2335, "subtype":"select", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2336, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2337, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Src", "id":2338, "subtype":"ffwdSource", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2365", "2387", "2389", "2391", "2393"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"FFwd Src", "id":2339, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Out.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["2357"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Src", "id":2340, "subtype":"ffwdSource", "start":"0.00", "end":"3.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["2367", "2369", "2370", "2403"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Src", "id":2341, "subtype":"ffwdSource", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Out.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2353"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Src", "id":2342, "subtype":"ffwdSource", "start":"0.00", "end":"5.00", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Out.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2345"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}], "links":[{"from":2319, "to":2320, "details":[{"type":"table", "Width":"64"}]}, {"from":2320, "to":2321, "details":[{"type":"table", "Width":"64"}]}, {"from":2321, "to":2335, "details":[{"type":"table", "Width":"64"}]}, {"from":2321, "to":2334, "details":[{"type":"table", "Width":"64"}]}, {"from":2321, "to":2328, "details":[{"type":"table", "Width":"64"}]}, {"from":2322, "to":2323, "details":[{"type":"table", "Width":"64"}]}, {"from":2323, "to":2324, "details":[{"type":"table", "Width":"64"}]}, {"from":2324, "to":2331, "details":[{"type":"table", "Width":"64"}]}, {"from":2324, "to":2330, "details":[{"type":"table", "Width":"64"}]}, {"from":2324, "to":2327, "details":[{"type":"table", "Width":"64"}]}, {"from":2325, "to":2326, "details":[{"type":"table", "Width":"32"}]}, {"from":2326, "to":2338, "details":[{"type":"table", "Width":"1"}]}, {"from":2327, "to":2329, "details":[{"type":"table", "Width":"1"}]}, {"from":2328, "to":2339, "details":[{"type":"table", "Width":"1"}]}, {"from":2328, "to":2329, "details":[{"type":"table", "Width":"1"}]}, {"from":2329, "to":2340, "details":[{"type":"table", "Width":"1"}]}, {"from":2330, "to":2331, "details":[{"type":"table", "Width":"1"}]}, {"from":2331, "to":2332, "details":[{"type":"table", "Width":"64"}]}, {"from":2332, "to":2333, "details":[{"type":"table", "Width":"64"}]}, {"from":2333, "to":2341, "details":[{"type":"table", "Width":"65"}]}, {"from":2334, "to":2335, "details":[{"type":"table", "Width":"1"}]}, {"from":2335, "to":2336, "details":[{"type":"table", "Width":"64"}]}, {"from":2336, "to":2337, "details":[{"type":"table", "Width":"64"}]}, {"from":2337, "to":2342, "details":[{"type":"table", "Width":"65"}]}]}, "389":{"nodes":[{"name":"Exit", "id":2343, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2344, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2345, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2342"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"\'i\'", "id":2346, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2347, "subtype":"select", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Loop Orch", "id":2348, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2349, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}], "links":[{"from":2344, "to":2347, "details":[{"type":"table", "Width":"16"}]}, {"from":2344, "to":2346, "details":[{"type":"table", "Width":"16"}]}, {"from":2345, "to":2347, "details":[{"type":"table", "Width":"65"}]}, {"from":2346, "to":2347, "details":[{"type":"table", "Width":"65"}]}, {"from":2347, "to":2349, "details":[{"type":"table", "Width":"65"}]}, {"from":2347, "to":2346, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2347, "to":2348, "details":[{"type":"table", "Width":"65"}]}, {"from":2347, "to":2343, "details":[{"type":"table", "Width":"65"}]}, {"from":2348, "to":2343, "details":[{"type":"table", "Width":"1"}]}, {"from":2349, "to":2346, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'i\'", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}]}, "392":{"nodes":[{"name":"Exit", "id":2351, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2352, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2353, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2341"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"\'j\'", "id":2354, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Select", "id":2355, "subtype":"select", "start":"1.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2356, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2357, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2339"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Loop Orch", "id":2358, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Loop Orch", "id":2359, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Loop Orch", "id":2361, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}], "links":[{"from":2352, "to":2355, "details":[{"type":"table", "Width":"24"}]}, {"from":2352, "to":2354, "details":[{"type":"table", "Width":"24"}]}, {"from":2352, "to":2361, "details":[{"type":"table", "Width":"24"}]}, {"from":2352, "to":2351, "details":[{"type":"table", "Width":"24"}]}, {"from":2353, "to":2355, "details":[{"type":"table", "Width":"65"}]}, {"from":2354, "to":2355, "details":[{"type":"table", "Width":"65"}]}, {"from":2355, "to":2356, "details":[{"type":"table", "Width":"65"}]}, {"from":2355, "to":2354, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2356, "to":2358, "details":[{"type":"table", "Width":"1"}]}, {"from":2357, "to":2358, "details":[{"type":"table", "Width":"1"}]}, {"from":2358, "to":2359, "details":[{"type":"table", "Width":"1"}]}, {"from":2358, "to":2351, "details":[{"type":"table", "Width":"1"}]}, {"from":2359, "to":2361, "details":[{"type":"table", "Width":"1"}]}, {"from":2359, "to":2354, "details":[{"type":"table", "Width":"1"}]}, {"from":2359, "to":2351, "details":[{"type":"table", "Width":"1"}]}, {"from":2361, "to":2361, "details":[{"type":"table", "Width":"1"}]}, {"from":2361, "to":2351, "details":[{"type":"table", "Width":"1"}]}]}, "400":{"nodes":[{"name":"Exit", "id":2363, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2364, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2365, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Xor", "id":2366, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2367, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Or", "id":2368, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2369, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2370, "subtype":"ffwdDest", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Loop Orch", "id":2371, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Loop Orch", "id":2372, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Feedback", "id":2373, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Loop Orch", "id":2375, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}], "links":[{"from":2364, "to":2373, "details":[{"type":"table", "Width":"40"}]}, {"from":2364, "to":2375, "details":[{"type":"table", "Width":"40"}]}, {"from":2364, "to":2363, "details":[{"type":"table", "Width":"40"}]}, {"from":2364, "to":2371, "details":[{"type":"table", "Width":"40"}]}, {"from":2365, "to":2366, "details":[{"type":"table", "Width":"1"}]}, {"from":2366, "to":2368, "details":[{"type":"table", "Width":"1"}]}, {"from":2367, "to":2368, "details":[{"type":"table", "Width":"1"}]}, {"from":2368, "to":2363, "details":[{"type":"table", "Width":"1"}]}, {"from":2369, "to":2363, "details":[{"type":"table", "Width":"1"}]}, {"from":2370, "to":2371, "details":[{"type":"table", "Width":"1"}]}, {"from":2371, "to":2372, "details":[{"type":"table", "Width":"1"}]}, {"from":2371, "to":2363, "details":[{"type":"table", "Width":"1"}]}, {"from":2372, "to":2375, "details":[{"type":"table", "Width":"1"}]}, {"from":2372, "to":2373, "details":[{"type":"table", "Width":"1"}]}, {"from":2372, "to":2371, "details":[{"type":"table", "Width":"1"}]}, {"from":2372, "to":2363, "details":[{"type":"table", "Width":"1"}]}, {"from":2373, "to":2373, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2373, "to":2363, "details":[{"type":"table", "Width":"1"}]}, {"from":2375, "to":2375, "details":[{"type":"table", "Width":"1"}]}, {"from":2375, "to":2363, "details":[{"type":"table", "Width":"1"}]}]}, "403":{"nodes":[{"name":"Exit", "id":2377, "subtype":"exit", "start":"14.00", "end":"17.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"144", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2378, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"arg_p3", "id":2379, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2380, "subtype":"default", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p3", "id":2381, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2382, "subtype":"default", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p3", "id":2383, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2384, "subtype":"default", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p3", "id":2385, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2386, "subtype":"default", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2387, "subtype":"ffwdDest", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2388, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2389, "subtype":"ffwdDest", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2390, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2391, "subtype":"ffwdDest", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2392, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2393, "subtype":"ffwdDest", "start":"9.00", "end":"9.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2394, "subtype":"select", "start":"9.00", "end":"10.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p2", "id":2395, "subtype":"default", "start":"0.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"arg_p2", "id":2396, "subtype":"default", "start":"0.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"arg_p2", "id":2397, "subtype":"default", "start":"0.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"arg_p2", "id":2398, "subtype":"default", "start":"0.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"f32 FP *+", "id":2399, "subtype":"default", "start":"10.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"f32 FP *+", "id":2400, "subtype":"default", "start":"10.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"f32 FP *+", "id":2401, "subtype":"default", "start":"10.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"f32 FP *+", "id":2402, "subtype":"default", "start":"10.00", "end":"14.00", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2403, "subtype":"ffwdDest", "start":"14.00", "end":"14.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}], "links":[{"from":2378, "to":2386, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2384, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2382, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2380, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2402, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2401, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2400, "details":[{"type":"table", "Width":"264"}]}, {"from":2378, "to":2399, "details":[{"type":"table", "Width":"264"}]}, {"from":2379, "to":2380, "details":[{"type":"table", "Width":"32"}]}, {"from":2380, "to":2388, "details":[{"type":"table", "Width":"32"}]}, {"from":2381, "to":2382, "details":[{"type":"table", "Width":"32"}]}, {"from":2382, "to":2390, "details":[{"type":"table", "Width":"32"}]}, {"from":2383, "to":2384, "details":[{"type":"table", "Width":"32"}]}, {"from":2384, "to":2392, "details":[{"type":"table", "Width":"32"}]}, {"from":2385, "to":2386, "details":[{"type":"table", "Width":"32"}]}, {"from":2386, "to":2394, "details":[{"type":"table", "Width":"32"}]}, {"from":2387, "to":2388, "details":[{"type":"table", "Width":"1"}]}, {"from":2388, "to":2399, "details":[{"type":"table", "Width":"32"}]}, {"from":2389, "to":2390, "details":[{"type":"table", "Width":"1"}]}, {"from":2390, "to":2400, "details":[{"type":"table", "Width":"32"}]}, {"from":2391, "to":2392, "details":[{"type":"table", "Width":"1"}]}, {"from":2392, "to":2401, "details":[{"type":"table", "Width":"32"}]}, {"from":2393, "to":2394, "details":[{"type":"table", "Width":"1"}]}, {"from":2394, "to":2402, "details":[{"type":"table", "Width":"32"}]}, {"from":2395, "to":2399, "details":[{"type":"table", "Width":"32"}]}, {"from":2396, "to":2400, "details":[{"type":"table", "Width":"32"}]}, {"from":2397, "to":2401, "details":[{"type":"table", "Width":"32"}]}, {"from":2398, "to":2402, "details":[{"type":"table", "Width":"32"}]}, {"from":2399, "to":2377, "details":[{"type":"table", "Width":"32"}]}, {"from":2400, "to":2377, "details":[{"type":"table", "Width":"32"}]}, {"from":2401, "to":2377, "details":[{"type":"table", "Width":"32"}]}, {"from":2402, "to":2377, "details":[{"type":"table", "Width":"32"}]}, {"from":2403, "to":2377, "details":[{"type":"table", "Width":"1"}]}]}, "420":{"nodes":[{"name":"Exit", "id":2405, "subtype":"exit", "start":"5.00", "end":"8.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2406, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2407, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["418"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Global variable", "id":2408, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"Select", "id":2409, "subtype":"select", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"FFwd Dest", "id":2410, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["416"], "type":"inst"}, {"name":"+", "id":2411, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":">>", "id":2412, "subtype":"default", "start":"2.00", "end":"3.00", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Compare", "id":2413, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"<<", "id":2414, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"FFwd Dest", "id":2415, "subtype":"ffwdDest", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["417"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Or", "id":2416, "subtype":"default", "start":"4.00", "end":"5.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Select", "id":2417, "subtype":"select", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}, {"name":"Compare", "id":2418, "subtype":"default", "start":"3.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Select", "id":2419, "subtype":"select", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":2420, "subtype":"default", "start":"4.00", "end":"4.00", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":2421, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Loop Orch", "id":2422, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":2423, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Global variable", "id":2425, "subtype":"pop", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"+", "id":2426, "subtype":"default", "start":"5.00", "end":"5.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}], "links":[{"from":2406, "to":2409, "details":[{"type":"table", "Width":"16"}]}, {"from":2406, "to":2408, "details":[{"type":"table", "Width":"16"}]}, {"from":2406, "to":2425, "details":[{"type":"table", "Width":"16"}]}, {"from":2407, "to":2409, "details":[{"type":"table", "Width":"65"}]}, {"from":2408, "to":2409, "details":[{"type":"table", "Width":"65"}]}, {"from":2409, "to":2423, "details":[{"type":"table", "Width":"65"}]}, {"from":2409, "to":2425, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}, {"from":2409, "to":2408, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2409, "to":2422, "details":[{"type":"table", "Width":"65"}]}, {"from":2409, "to":2405, "details":[{"type":"table", "Width":"65"}]}, {"from":2410, "to":2411, "details":[{"type":"table", "Width":"64"}]}, {"from":2411, "to":2412, "details":[{"type":"table", "Width":"64"}]}, {"from":2412, "to":2419, "details":[{"type":"table", "Width":"64"}]}, {"from":2412, "to":2418, "details":[{"type":"table", "Width":"64"}]}, {"from":2412, "to":2413, "details":[{"type":"table", "Width":"64"}]}, {"from":2412, "to":2414, "details":[{"type":"table", "Width":"64"}]}, {"from":2413, "to":2416, "details":[{"type":"table", "Width":"1"}]}, {"from":2414, "to":2417, "details":[{"type":"table", "Width":"32"}]}, {"from":2415, "to":2416, "details":[{"type":"table", "Width":"1"}]}, {"from":2416, "to":2417, "details":[{"type":"table", "Width":"1"}]}, {"from":2416, "to":2405, "details":[{"type":"table", "Width":"1"}]}, {"from":2417, "to":2426, "details":[{"type":"table", "Width":"32"}]}, {"from":2418, "to":2419, "details":[{"type":"table", "Width":"1"}]}, {"from":2419, "to":2420, "details":[{"type":"table", "Width":"64"}]}, {"from":2420, "to":2421, "details":[{"type":"table", "Width":"64"}]}, {"from":2421, "to":2405, "details":[{"type":"table", "Width":"65"}]}, {"from":2422, "to":2405, "details":[{"type":"table", "Width":"1"}]}, {"from":2423, "to":2408, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2425, "to":2426, "details":[{"type":"table", "Width":"32"}]}, {"from":2425, "to":2405, "details":[{"type":"table", "Width":"32"}]}, {"from":2426, "to":2425, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}]}]}, "426":{"nodes":[{"name":"Exit", "id":2428, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"248", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2429, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"\'j\'", "id":2430, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"Compare", "id":2431, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"FFwd Dest", "id":2432, "subtype":"ffwdDest", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["417"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Loop Orch", "id":2433, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Loop Orch", "id":2434, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Global variable", "id":2436, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"+", "id":2437, "subtype":"default", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}, {"name":"Feedback", "id":2439, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Loop Orch", "id":2441, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}], "links":[{"from":2429, "to":2430, "details":[{"type":"table", "Width":"192"}]}, {"from":2429, "to":2436, "details":[{"type":"table", "Width":"192"}]}, {"from":2429, "to":2439, "details":[{"type":"table", "Width":"192"}]}, {"from":2429, "to":2441, "details":[{"type":"table", "Width":"192"}]}, {"from":2429, "to":2428, "details":[{"type":"table", "Width":"192"}]}, {"from":2430, "to":2431, "details":[{"type":"table", "Width":"65"}]}, {"from":2430, "to":2430, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'j\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"128", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2431, "to":2433, "details":[{"type":"table", "Width":"1"}]}, {"from":2432, "to":2433, "details":[{"type":"table", "Width":"1"}]}, {"from":2433, "to":2434, "details":[{"type":"table", "Width":"1"}]}, {"from":2433, "to":2428, "details":[{"type":"table", "Width":"1"}]}, {"from":2434, "to":2441, "details":[{"type":"table", "Width":"1"}]}, {"from":2434, "to":2439, "details":[{"type":"table", "Width":"1"}]}, {"from":2434, "to":2436, "details":[{"type":"table", "Width":"1"}]}, {"from":2434, "to":2430, "details":[{"type":"table", "Width":"1"}]}, {"from":2434, "to":2428, "details":[{"type":"table", "Width":"1"}]}, {"from":2436, "to":2437, "details":[{"type":"table", "Width":"32"}]}, {"from":2436, "to":2428, "details":[{"type":"table", "Width":"32"}]}, {"from":2437, "to":2436, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2439, "to":2439, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2439, "to":2428, "details":[{"type":"table", "Width":"1"}]}, {"from":2441, "to":2441, "details":[{"type":"table", "Width":"1"}]}, {"from":2441, "to":2428, "details":[{"type":"table", "Width":"1"}]}]}, "439":{"nodes":[{"name":"Exit", "id":2443, "subtype":"exit", "start":"2.00", "end":"5.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2444, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Loop Orch", "id":2445, "subtype":"pop", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Loop Orch", "id":2446, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Loop Orch", "id":2447, "subtype":"default", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Feedback", "id":2449, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Loop Orch", "id":2451, "subtype":"pop", "start":"2.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}], "links":[{"from":2444, "to":2445, "details":[{"type":"table", "Width":"248"}]}, {"from":2444, "to":2449, "details":[{"type":"table", "Width":"248"}]}, {"from":2444, "to":2451, "details":[{"type":"table", "Width":"248"}]}, {"from":2444, "to":2443, "details":[{"type":"table", "Width":"248"}]}, {"from":2444, "to":2446, "details":[{"type":"table", "Width":"248"}]}, {"from":2445, "to":2445, "details":[{"type":"table", "Width":"1"}]}, {"from":2445, "to":2446, "details":[{"type":"table", "Width":"1"}]}, {"from":2445, "to":2443, "details":[{"type":"table", "Width":"1"}]}, {"from":2446, "to":2447, "details":[{"type":"table", "Width":"1"}]}, {"from":2446, "to":2443, "details":[{"type":"table", "Width":"1"}]}, {"from":2447, "to":2451, "details":[{"type":"table", "Width":"1"}]}, {"from":2447, "to":2449, "details":[{"type":"table", "Width":"1"}]}, {"from":2447, "to":2445, "details":[{"type":"table", "Width":"1"}]}, {"from":2447, "to":2446, "details":[{"type":"table", "Width":"1"}]}, {"from":2447, "to":2443, "details":[{"type":"table", "Width":"1"}]}, {"from":2449, "to":2449, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}]}, {"from":2449, "to":2443, "details":[{"type":"table", "Width":"1"}]}, {"from":2451, "to":2451, "details":[{"type":"table", "Width":"1"}]}, {"from":2451, "to":2443, "details":[{"type":"table", "Width":"1"}]}]}, "441":{"nodes":[{"name":"Exit", "id":2453, "subtype":"exit", "start":"6.00", "end":"9.00", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":2454, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Max Fanout":"0", "Start Cycle":"5", "Latency":"0"}], "type":"inst"}, {"name":"Global variable", "id":2455, "subtype":"pop", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"<<", "id":2456, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":485}]], "type":"inst"}, {"name":"arg_serialized_reuslt_device", "id":2457, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_reuslt_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":478}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2458, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":2459, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":489}]], "type":"inst"}], "links":[{"from":2454, "to":2455, "details":[{"type":"table", "Width":"56"}]}, {"from":2454, "to":2455, "details":[{"type":"table", "Width":"56"}]}, {"from":2455, "to":2459, "details":[{"type":"table", "Width":"32"}]}, {"from":2455, "to":2456, "details":[{"type":"table", "Width":"32"}]}, {"from":2456, "to":2458, "details":[{"type":"table", "Width":"32"}]}, {"from":2457, "to":2458, "details":[{"type":"table", "Width":"64"}]}, {"from":2458, "to":2453, "details":[{"type":"table", "Width":"64"}]}, {"from":2459, "to":2455, "reverse":1, "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Global variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}]}]}};
var treeJSON={"nodes":[{"name":"kernel_aLoader", "id":1, "type":"kernel", "children":[{"name":"kernel_aLoader.B0", "id":10, "type":"bb"}, {"name":"kernel_aLoader.B1", "id":11, "type":"bb", "children":[{"name":"Cluster 0", "id":87, "type":"cluster"}]}, {"name":"kernel_aLoader.B2", "id":12, "type":"bb", "children":[{"name":"Cluster 1", "id":95, "type":"cluster"}]}, {"name":"kernel_aLoader.B3", "id":13, "type":"bb"}, {"name":"kernel_aLoader.B4", "id":14, "type":"bb", "children":[{"name":"Cluster 2", "id":120, "type":"cluster"}]}, {"name":"kernel_aLoader.B5", "id":15, "type":"bb"}, {"name":"kernel_aLoader.B6", "id":16, "type":"bb"}, {"name":"kernel_aLoader.B7", "id":17, "type":"bb", "children":[{"name":"Cluster 3", "id":166, "type":"cluster"}]}, {"name":"kernel_aLoader.B8", "id":18, "type":"bb"}]}, {"name":"kernel_aFeeder", "id":2, "type":"kernel", "children":[{"name":"kernel_aFeeder.B0", "id":19, "type":"bb"}, {"name":"kernel_aFeeder.B1", "id":20, "type":"bb", "children":[{"name":"Cluster 4", "id":178, "type":"cluster"}, {"name":"Cluster 5", "id":180, "type":"cluster"}]}]}, {"name":"kernel_bLoader", "id":3, "type":"kernel", "children":[{"name":"kernel_bLoader.B0", "id":21, "type":"bb"}, {"name":"kernel_bLoader.B1", "id":22, "type":"bb", "children":[{"name":"Cluster 6", "id":205, "type":"cluster"}]}, {"name":"kernel_bLoader.B2", "id":23, "type":"bb", "children":[{"name":"Cluster 7", "id":212, "type":"cluster"}]}, {"name":"kernel_bLoader.B3", "id":24, "type":"bb"}, {"name":"kernel_bLoader.B4", "id":25, "type":"bb", "children":[{"name":"Cluster 8", "id":235, "type":"cluster"}]}, {"name":"kernel_bLoader.B5", "id":26, "type":"bb"}, {"name":"kernel_bLoader.B6", "id":27, "type":"bb"}, {"name":"kernel_bLoader.B7", "id":28, "type":"bb", "children":[{"name":"Cluster 9", "id":278, "type":"cluster"}]}, {"name":"kernel_bLoader.B8", "id":29, "type":"bb"}]}, {"name":"kernel_bFeeder", "id":4, "type":"kernel", "children":[{"name":"kernel_bFeeder.B0", "id":30, "type":"bb"}, {"name":"kernel_bFeeder.B1", "id":31, "type":"bb", "children":[{"name":"Cluster 10", "id":290, "type":"cluster"}, {"name":"Cluster 11", "id":292, "type":"cluster"}]}]}, {"name":"kernel_SignalGenerator", "id":5, "type":"kernel", "children":[{"name":"kernel_SignalGenerator.B0", "id":32, "type":"bb"}, {"name":"kernel_SignalGenerator.B1", "id":33, "type":"bb", "children":[{"name":"Cluster 12", "id":328, "type":"cluster"}]}, {"name":"kernel_SignalGenerator.B2", "id":34, "type":"bb", "children":[{"name":"Cluster 13", "id":332, "type":"cluster"}]}, {"name":"kernel_SignalGenerator.B3", "id":35, "type":"bb"}, {"name":"kernel_SignalGenerator.B4", "id":36, "type":"bb"}, {"name":"kernel_SignalGenerator.B5", "id":37, "type":"bb", "children":[{"name":"Cluster 14", "id":342, "type":"cluster"}]}, {"name":"kernel_SignalGenerator.B6", "id":38, "type":"bb"}]}, {"name":"kernel_Product", "id":6, "type":"kernel", "children":[{"name":"kernel_Product.B0", "id":39, "type":"bb"}, {"name":"kernel_Product.B1", "id":40, "type":"bb"}, {"name":"kernel_Product.B2", "id":41, "type":"bb", "children":[{"name":"Cluster 15", "id":348, "type":"cluster"}, {"name":"Cluster 16", "id":350, "type":"cluster"}]}, {"name":"kernel_Product.B3", "id":42, "type":"bb", "children":[{"name":"Cluster 17", "id":355, "type":"cluster"}, {"name":"Cluster 18", "id":358, "type":"cluster"}]}]}, {"name":"kernel_cLoader", "id":7, "type":"kernel", "children":[{"name":"kernel_cLoader.B0", "id":43, "type":"bb", "children":[{"name":"Cluster 19", "id":361, "type":"cluster"}]}, {"name":"kernel_cLoader.B1", "id":44, "type":"bb", "children":[{"name":"Cluster 20", "id":363, "type":"cluster"}]}, {"name":"kernel_cLoader.B2", "id":45, "type":"bb", "children":[{"name":"Cluster 21", "id":369, "type":"cluster"}]}, {"name":"kernel_cLoader.B3", "id":46, "type":"bb"}, {"name":"kernel_cLoader.B4", "id":47, "type":"bb"}, {"name":"kernel_cLoader.B5", "id":48, "type":"bb", "children":[{"name":"Cluster 22", "id":382, "type":"cluster"}]}, {"name":"kernel_cLoader.B6", "id":49, "type":"bb"}]}, {"name":"kernel_Out", "id":8, "type":"kernel", "children":[{"name":"kernel_Out.B0", "id":50, "type":"bb", "children":[{"name":"Cluster 23", "id":387, "type":"cluster"}]}, {"name":"kernel_Out.B1", "id":51, "type":"bb", "children":[{"name":"Cluster 24", "id":389, "type":"cluster"}]}, {"name":"kernel_Out.B2", "id":52, "type":"bb", "children":[{"name":"Cluster 25", "id":392, "type":"cluster"}]}, {"name":"kernel_Out.B3", "id":53, "type":"bb"}, {"name":"kernel_Out.B4", "id":54, "type":"bb"}, {"name":"kernel_Out.B5", "id":55, "type":"bb", "children":[{"name":"Cluster 26", "id":400, "type":"cluster"}, {"name":"Cluster 27", "id":403, "type":"cluster"}]}, {"name":"kernel_Out.B6", "id":56, "type":"bb"}]}, {"name":"kernel_unloader", "id":9, "type":"kernel", "children":[{"name":"kernel_unloader.B0", "id":57, "type":"bb"}, {"name":"kernel_unloader.B1", "id":58, "type":"bb", "children":[{"name":"Cluster 28", "id":420, "type":"cluster"}]}, {"name":"kernel_unloader.B2", "id":59, "type":"bb", "children":[{"name":"Cluster 29", "id":426, "type":"cluster"}]}, {"name":"kernel_unloader.B3", "id":60, "type":"bb"}, {"name":"kernel_unloader.B4", "id":61, "type":"bb"}, {"name":"kernel_unloader.B5", "id":62, "type":"bb", "children":[{"name":"Cluster 30", "id":439, "type":"cluster"}, {"name":"Cluster 31", "id":441, "type":"cluster"}]}, {"name":"kernel_unloader.B6", "id":63, "type":"bb"}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"kernel_aFeeder", "id":2549, "type":"kernel", "children":[{"name":"On-chip Memory", "id":2550, "type":"memtype", "children":[{"name":"DB", "id":2551, "brief":"Implemented size:2048 bytes = (4 banks) x (32 words per bank) x (16 bytes per word) | Memory Usage:28 MLABs | Number of banks:4 | Bank width (word size):16 bytes | Bank depth:32 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory, singlepump, numbanks(4), simple_dual_port", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"186"}]}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes = (4 banks) x (32 words per bank) x (16 bytes per word)", "Memory Usage":"28 MLABs", "Number of banks":"4", "Bank width (word size)":"16 bytes", "Bank depth":"32 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump, numbanks(4), simple_dual_port", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"memsys", "children":[{"name":"Bank 0", "id":2560, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2561, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"replicate", "children":[{"name":"R", "id":2562, "type":"port"}, {"name":"W", "id":2563, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":2564, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2565, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"replicate", "children":[{"name":"R", "id":2566, "type":"port"}, {"name":"W", "id":2567, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":2568, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2569, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"replicate", "children":[{"name":"R", "id":2570, "type":"port"}, {"name":"W", "id":2571, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":2572, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2573, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"replicate", "children":[{"name":"R", "id":2574, "type":"port"}, {"name":"W", "id":2575, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"aFeeder_channel_array", "id":2576, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"180"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"reg"}]}, {"name":"Load", "id":2552, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:10 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"10", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"214"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Load", "id":2553, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:12 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"12", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"214"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Load", "id":2554, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:14 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"14", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"214"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Load", "id":2555, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:16 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"16", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"214"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Store", "id":2556, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"211"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Store", "id":2557, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:11 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"211"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Store", "id":2558, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:13 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"13", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"211"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Store", "id":2559, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:15 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"15", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"211"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}]}, {"name":"kernel_bFeeder", "id":2577, "type":"kernel", "children":[{"name":"On-chip Memory", "id":2578, "type":"memtype", "children":[{"name":"DB", "id":2579, "brief":"Implemented size:2048 bytes = (4 banks) x (32 words per bank) x (16 bytes per word) | Memory Usage:28 MLABs | Number of banks:4 | Bank width (word size):16 bytes | Bank depth:32 words | Number of replicates:1 | Number of private copies:1 | RAM Mode:Simple dual-port | Pump configuration:Single-pumped | User defined attributes:memory, singlepump, numbanks(4), simple_dual_port", "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"267"}]}], "Requested size":"2048 bytes", "Implemented size":"2048 bytes = (4 banks) x (32 words per bank) x (16 bytes per word)", "Memory Usage":"28 MLABs", "Number of banks":"4", "Bank width (word size)":"16 bytes", "Bank depth":"32 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td></td><td></td><td></td><td></td></tr></table>", "User defined attributes":"memory, singlepump, numbanks(4), simple_dual_port", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"memsys", "children":[{"name":"Bank 0", "id":2588, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2589, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"replicate", "children":[{"name":"R", "id":2590, "type":"port"}, {"name":"W", "id":2591, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 1", "id":2592, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2593, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"replicate", "children":[{"name":"R", "id":2594, "type":"port"}, {"name":"W", "id":2595, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 2", "id":2596, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2597, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"replicate", "children":[{"name":"R", "id":2598, "type":"port"}, {"name":"W", "id":2599, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}, {"name":"Bank 3", "id":2600, "brief":"Memory Usage:7 MLABs | Bank width:16 bytes | Bank depth:32 words | Implemented bank size:512 bytes = (32 words) x (16 bytes per word)", "details":[{"type":"table", "Memory Usage":"7 MLABs", "Bank width":"16 bytes", "Bank depth":"32 words", "Implemented bank size":"512 bytes = (32 words) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"bank", "children":[{"name":"Replicate 0", "id":2601, "padding":"0", "depth":"32", "brief":"Implemented size:512 bytes = (32 words) x (16 bytes per word) | Memory Usage:7 MLABs", "details":[{"type":"table", "Implemented size":"512 bytes = (32 words) x (16 bytes per word)", "Memory Usage":"7 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"replicate", "children":[{"name":"R", "id":2602, "type":"port"}, {"name":"W", "id":2603, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"32 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'DB\' occupies memory words [0-127] and has 1 array element per memory word.", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"bFeeder_channel_array", "id":2604, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"261"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"reg"}]}, {"name":"Load", "id":2580, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:10 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"10", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"295"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Load", "id":2581, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:12 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"12", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"295"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Load", "id":2582, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:14 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"14", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"295"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Load", "id":2583, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Loads from:DB | Start cycle:16 | Latency:3", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"DB", "Start cycle":"16", "Latency":"3", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"295"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Store", "id":2584, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:9 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"9", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"292"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Store", "id":2585, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:11 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"11", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"292"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Store", "id":2586, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:13 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"13", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"292"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Store", "id":2587, "brief":"Width:128 bits | Stall-free:Yes | Type:Pipelined never-stall | Stores to:DB | Start cycle:15 | Latency:1", "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"DB", "Start cycle":"15", "Latency":"1", "Inlined Debug Locations":[{"type":"text", "text":"%L > %L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"292"}, {"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":"1166"}]}], "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}]}, {"name":"kernel_SignalGenerator", "id":2605, "type":"kernel", "children":[{"name":"On-chip Memory", "id":2606, "type":"memtype", "children":[{"name":"signals", "id":2607, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"317"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":317}]], "type":"reg"}]}]}, {"name":"kernel_Product", "id":2608, "type":"kernel", "children":[{"name":"On-chip Memory", "id":2609, "type":"memtype", "children":[{"name":"bFeeder_channel_array", "id":2610, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"330"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"reg"}, {"name":"aFeeder_channel_array", "id":2611, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"331"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"reg"}, {"name":"Z_shreg", "id":2612, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"332"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":332}]], "type":"reg"}, {"name":"Z_pipe_shreg", "id":2613, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"333"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"reg"}, {"name":"Y_shreg", "id":2614, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"334"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":334}]], "type":"reg"}, {"name":"Z", "id":2615, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"335"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":335}]], "type":"unsynth"}, {"name":"X_shreg", "id":2616, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"336"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":336}]], "type":"reg"}, {"name":"signals", "id":2617, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"343"}]}], "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":343}]], "type":"reg"}]}]}, {"name":"kernel_cLoader", "id":2618, "type":"kernel", "children":[{"name":"On-chip Memory", "id":2619, "type":"memtype", "children":[{"name":"__SYCLKernel", "id":2620, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"435"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":435}]], "type":"unsynth"}]}]}, {"name":"kernel_Out", "id":2621, "type":"kernel", "children":[{"name":"On-chip Memory", "id":2622, "type":"memtype", "children":[{"name":"Z", "id":2623, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"460"}]}]}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":460}]], "type":"unsynth"}]}]}], "links":[{"from":2562, "to":2552}, {"from":2556, "to":2563}, {"from":2566, "to":2553}, {"from":2557, "to":2567}, {"from":2570, "to":2554}, {"from":2558, "to":2571}, {"from":2574, "to":2555}, {"from":2559, "to":2575}, {"from":2590, "to":2580}, {"from":2584, "to":2591}, {"from":2594, "to":2581}, {"from":2585, "to":2595}, {"from":2598, "to":2582}, {"from":2586, "to":2599}, {"from":2602, "to":2583}, {"from":2587, "to":2603}]};
var systemJSON={};
var blockJSON={"10":{"nodes":[{"name":"Feedback", "id":64, "start":"3.00", "end":"4.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}, {"name":"arg_TOTAL_I", "id":65, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":66, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"31 (0x1F)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":">>", "id":67, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":68, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":69, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":">>", "id":70, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":71, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":72, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Compare", "id":73, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":74, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":75, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":76, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Compare", "id":77, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":78, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":79, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":80, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":81, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Capacity FIFO", "id":2462, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"0"}]}, {"name":"FFwd Src", "id":82, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Capacity FIFO", "id":2463, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"3", "FIFO Width":"0"}]}, {"name":"FFwd Src", "id":83, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":84, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":85, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_aLoader.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}], "links":[{"from":65, "to":66, "details":[{"type":"table", "Width":"64"}]}, {"from":66, "to":67, "details":[{"type":"table", "Width":"64"}]}, {"from":67, "to":78, "details":[{"type":"table", "Width":"64"}]}, {"from":67, "to":77, "details":[{"type":"table", "Width":"64"}]}, {"from":67, "to":72, "details":[{"type":"table", "Width":"64"}]}, {"from":68, "to":69, "details":[{"type":"table", "Width":"64"}]}, {"from":69, "to":70, "details":[{"type":"table", "Width":"64"}]}, {"from":70, "to":81, "details":[{"type":"table", "Width":"64"}]}, {"from":70, "to":74, "details":[{"type":"table", "Width":"64"}]}, {"from":70, "to":73, "details":[{"type":"table", "Width":"64"}]}, {"from":71, "to":82, "details":[{"type":"table", "Width":"64"}]}, {"from":72, "to":83, "details":[{"type":"table", "Width":"1"}]}, {"from":73, "to":74, "details":[{"type":"table", "Width":"1"}]}, {"from":74, "to":75, "details":[{"type":"table", "Width":"64"}]}, {"from":75, "to":76, "details":[{"type":"table", "Width":"64"}]}, {"from":76, "to":84, "details":[{"type":"table", "Width":"65"}]}, {"from":77, "to":78, "details":[{"type":"table", "Width":"1"}]}, {"from":78, "to":79, "details":[{"type":"table", "Width":"64"}]}, {"from":79, "to":80, "details":[{"type":"table", "Width":"64"}]}, {"from":80, "to":85, "details":[{"type":"table", "Width":"65"}]}, {"from":81, "to":2463}, {"from":82, "to":2463}]}, "11":{"nodes":[{"name":"Cluster 0", "id":87, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter13_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_153_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":2464, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":2465, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":86, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":88, "start":"6.00", "end":"7.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}], "links":[{"from":2464, "to":2465}, {"from":86, "to":2464, "details":[{"type":"table", "Width":"1"}]}, {"from":2465, "to":88, "details":[{"type":"table", "Width":"72"}]}]}, "12":{"nodes":[{"name":"Cluster 1", "id":95, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter20214_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_330_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":2466, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":2467, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"544", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":89, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}], "links":[{"from":2466, "to":2467}, {"from":89, "to":2466, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":2466, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":2466, "details":[{"type":"table", "Width":"32"}]}, {"from":89, "to":2466, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":2466, "details":[{"type":"table", "Width":"1"}]}, {"from":89, "to":2466, "details":[{"type":"table", "Width":"32"}]}]}, "13":{"nodes":[{"name":"Input", "id":96, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_aLoader.B5", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":99, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'addr_temp\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}], "links":[{"from":96, "to":99, "details":[{"type":"table", "Width":"32"}]}, {"from":96, "to":99, "details":[{"type":"table", "Width":"1"}]}]}, "14":{"nodes":[{"name":"Cluster 2", "id":120, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter22415_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_696_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2468, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2469, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"904", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":100, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_aLoader.B2, kernel_aLoader.B6", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}], "links":[{"from":2468, "to":2469}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"64"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"64"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"65"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"32"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"1"}]}, {"from":100, "to":2468, "details":[{"type":"table", "Width":"32"}]}]}, "15":{"nodes":[{"name":"Input", "id":121, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_aLoader.B6", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "16":{"nodes":[{"name":"Input", "id":125, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_aLoader.B7", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "17":{"nodes":[{"name":"Cluster 3", "id":166, "start":"1.00", "end":"134.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter29516_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_1180_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"133"}], "type":"cluster", "children":[{"name":"Logic", "id":2470, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"130"}], "type":"inst"}, {"name":"Exit", "id":2471, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"131", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"712", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":130, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_aLoader.B4, kernel_aLoader.B7", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Select", "id":167, "start":"134.00", "end":"135.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"4", "Start Cycle":"134", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":168, "start":"134.00", "end":"291.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"134", "Latency":"157"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Select", "id":169, "start":"291.00", "end":"291.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Select", "id":170, "start":"291.00", "end":"291.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":163}]], "type":"inst"}, {"name":"Select", "id":171, "start":"291.00", "end":"291.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":164}]], "type":"inst"}, {"name":"Select", "id":172, "start":"291.00", "end":"291.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":165}]], "type":"inst"}, {"name":"WR", "id":173, "start":"291.00", "end":"291.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2470, "to":2471}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"64"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"64"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"65"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"64"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"64"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"1"}]}, {"from":130, "to":2470, "details":[{"type":"table", "Width":"32"}]}, {"from":167, "to":172, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":171, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":170, "details":[{"type":"table", "Width":"1"}]}, {"from":167, "to":169, "details":[{"type":"table", "Width":"1"}]}, {"from":2471, "to":167, "details":[{"type":"table", "Width":"712"}]}, {"from":168, "to":169, "details":[{"type":"table", "Width":"128"}]}, {"from":168, "to":170, "details":[{"type":"table", "Width":"128"}]}, {"from":168, "to":171, "details":[{"type":"table", "Width":"128"}]}, {"from":168, "to":172, "details":[{"type":"table", "Width":"128"}]}, {"from":2471, "to":168, "details":[{"type":"table", "Width":"712"}]}, {"from":169, "to":173, "details":[{"type":"table", "Width":"32"}]}, {"from":170, "to":173, "details":[{"type":"table", "Width":"32"}]}, {"from":171, "to":173, "details":[{"type":"table", "Width":"32"}]}, {"from":172, "to":173, "details":[{"type":"table", "Width":"32"}]}, {"from":2471, "to":173, "details":[{"type":"table", "Width":"712"}]}]}, "18":{"nodes":[{"name":"Feedback", "id":174, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}, "19":{"nodes":[{"name":"Feedback", "id":175, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"inst"}, {"name":"Feedback", "id":176, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":196}]], "type":"inst"}], "links":[{"from":176, "to":175, "details":[{"type":"table", "Width":"1"}]}]}, "20":{"nodes":[{"name":"Cluster 4", "id":178, "start":"1.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c0_enter1_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Logic", "id":2472, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2473, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 5", "id":180, "start":"4.00", "end":"23.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c1_enter_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"Logic", "id":2474, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"4", "Cluster Logic Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":2475, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"20", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"528", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":177, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_aFeeder.B1, kernel_aFeeder.B0", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":193}]], "type":"inst"}, {"name":"RD", "id":179, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"WR", "id":181, "start":"23.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2472, "to":2473}, {"from":2474, "to":2475}, {"from":177, "to":2472, "details":[{"type":"table", "Width":"1"}]}, {"from":179, "to":2474, "details":[{"type":"table", "Width":"128"}]}, {"from":2475, "to":181, "details":[{"type":"table", "Width":"528"}]}]}, "21":{"nodes":[{"name":"Feedback", "id":182, "start":"3.00", "end":"4.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}, {"name":"arg_TOTAL_I", "id":183, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":184, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"31 (0x1F)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":">>", "id":185, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":186, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":187, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":">>", "id":188, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":189, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":190, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Compare", "id":191, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":192, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":193, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":194, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Compare", "id":195, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":196, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":197, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":198, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":199, "start":"2.00", "end":"2.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Capacity FIFO", "id":2476, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"2", "FIFO Width":"0"}]}, {"name":"FFwd Src", "id":200, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Capacity FIFO", "id":2477, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"3", "FIFO Width":"0"}]}, {"name":"FFwd Src", "id":201, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":202, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":203, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_bLoader.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}], "links":[{"from":183, "to":184, "details":[{"type":"table", "Width":"64"}]}, {"from":184, "to":185, "details":[{"type":"table", "Width":"64"}]}, {"from":185, "to":196, "details":[{"type":"table", "Width":"64"}]}, {"from":185, "to":195, "details":[{"type":"table", "Width":"64"}]}, {"from":185, "to":190, "details":[{"type":"table", "Width":"64"}]}, {"from":186, "to":187, "details":[{"type":"table", "Width":"64"}]}, {"from":187, "to":188, "details":[{"type":"table", "Width":"64"}]}, {"from":188, "to":199, "details":[{"type":"table", "Width":"64"}]}, {"from":188, "to":192, "details":[{"type":"table", "Width":"64"}]}, {"from":188, "to":191, "details":[{"type":"table", "Width":"64"}]}, {"from":189, "to":200, "details":[{"type":"table", "Width":"64"}]}, {"from":190, "to":201, "details":[{"type":"table", "Width":"1"}]}, {"from":191, "to":192, "details":[{"type":"table", "Width":"1"}]}, {"from":192, "to":193, "details":[{"type":"table", "Width":"64"}]}, {"from":193, "to":194, "details":[{"type":"table", "Width":"64"}]}, {"from":194, "to":202, "details":[{"type":"table", "Width":"65"}]}, {"from":195, "to":196, "details":[{"type":"table", "Width":"1"}]}, {"from":196, "to":197, "details":[{"type":"table", "Width":"64"}]}, {"from":197, "to":198, "details":[{"type":"table", "Width":"64"}]}, {"from":198, "to":203, "details":[{"type":"table", "Width":"65"}]}, {"from":199, "to":2477}, {"from":200, "to":2477}]}, "22":{"nodes":[{"name":"Cluster 6", "id":205, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter13_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8565_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":2478, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":2479, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":204, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":206, "start":"6.00", "end":"7.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}], "links":[{"from":2478, "to":2479}, {"from":204, "to":2478, "details":[{"type":"table", "Width":"1"}]}, {"from":2479, "to":206, "details":[{"type":"table", "Width":"40"}]}]}, "23":{"nodes":[{"name":"Cluster 7", "id":212, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter19014_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8736_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":2480, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":2481, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":207, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}], "links":[{"from":2480, "to":2481}, {"from":207, "to":2480, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":2480, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":2480, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":2480, "details":[{"type":"table", "Width":"1"}]}, {"from":207, "to":2480, "details":[{"type":"table", "Width":"32"}]}]}, "24":{"nodes":[{"name":"Input", "id":213, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_bLoader.B5", "Max Fanout":"0"}], "type":"inst"}, {"name":"Feedback", "id":216, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"\'addr_temp\'", "Feedback FIFO Depth":"2", "Feedback FIFO Width":"32", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}], "links":[{"from":213, "to":216, "details":[{"type":"table", "Width":"1"}]}, {"from":213, "to":216, "details":[{"type":"table", "Width":"32"}]}]}, "25":{"nodes":[{"name":"Cluster 8", "id":235, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter20915_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9089_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2482, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2483, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"744", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":217, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_bLoader.B2, kernel_bLoader.B6", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}], "links":[{"from":2482, "to":2483}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"32"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"64"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"65"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"32"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"32"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"32"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"1"}]}, {"from":217, "to":2482, "details":[{"type":"table", "Width":"32"}]}]}, "26":{"nodes":[{"name":"Input", "id":236, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_bLoader.B6", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "27":{"nodes":[{"name":"Input", "id":240, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_bLoader.B7", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "28":{"nodes":[{"name":"Cluster 9", "id":278, "start":"1.00", "end":"133.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter27316_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9552_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"132"}], "type":"cluster", "children":[{"name":"Logic", "id":2484, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"129"}], "type":"inst"}, {"name":"Exit", "id":2485, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"130", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"616", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":245, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_bLoader.B4, kernel_bLoader.B7", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Select", "id":279, "start":"133.00", "end":"134.00", "subtype":"select", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"4", "Start Cycle":"133", "Latency":"1"}], "type":"inst"}, {"name":"LD", "id":280, "start":"133.00", "end":"290.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"133", "Latency":"157"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Select", "id":281, "start":"290.00", "end":"290.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Select", "id":282, "start":"290.00", "end":"290.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":244}]], "type":"inst"}, {"name":"Select", "id":283, "start":"290.00", "end":"290.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":245}]], "type":"inst"}, {"name":"Select", "id":284, "start":"290.00", "end":"290.00", "subtype":"select", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":246}]], "type":"inst"}, {"name":"WR", "id":285, "start":"290.00", "end":"290.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2484, "to":2485}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"64"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"65"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"64"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"1"}]}, {"from":245, "to":2484, "details":[{"type":"table", "Width":"32"}]}, {"from":279, "to":284, "details":[{"type":"table", "Width":"1"}]}, {"from":279, "to":283, "details":[{"type":"table", "Width":"1"}]}, {"from":279, "to":282, "details":[{"type":"table", "Width":"1"}]}, {"from":279, "to":281, "details":[{"type":"table", "Width":"1"}]}, {"from":2485, "to":279, "details":[{"type":"table", "Width":"616"}]}, {"from":280, "to":281, "details":[{"type":"table", "Width":"128"}]}, {"from":280, "to":282, "details":[{"type":"table", "Width":"128"}]}, {"from":280, "to":283, "details":[{"type":"table", "Width":"128"}]}, {"from":280, "to":284, "details":[{"type":"table", "Width":"128"}]}, {"from":2485, "to":280, "details":[{"type":"table", "Width":"616"}]}, {"from":281, "to":285, "details":[{"type":"table", "Width":"32"}]}, {"from":282, "to":285, "details":[{"type":"table", "Width":"32"}]}, {"from":283, "to":285, "details":[{"type":"table", "Width":"32"}]}, {"from":284, "to":285, "details":[{"type":"table", "Width":"32"}]}, {"from":2485, "to":285, "details":[{"type":"table", "Width":"616"}]}]}, "29":{"nodes":[{"name":"Feedback", "id":286, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}, "30":{"nodes":[{"name":"Feedback", "id":287, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"inst"}, {"name":"Feedback", "id":288, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":277}]], "type":"inst"}], "links":[{"from":288, "to":287, "details":[{"type":"table", "Width":"1"}]}]}, "31":{"nodes":[{"name":"Cluster 10", "id":290, "start":"1.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c0_enter1_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Logic", "id":2486, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2487, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 11", "id":292, "start":"4.00", "end":"23.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c1_enter_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"Logic", "id":2488, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"4", "Cluster Logic Latency":"16"}], "type":"inst"}, {"name":"Exit", "id":2489, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"20", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"528", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":289, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_bFeeder.B1, kernel_bFeeder.B0", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":274}]], "type":"inst"}, {"name":"RD", "id":291, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"WR", "id":293, "start":"23.00", "end":"23.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2486, "to":2487}, {"from":2488, "to":2489}, {"from":289, "to":2486, "details":[{"type":"table", "Width":"1"}]}, {"from":291, "to":2488, "details":[{"type":"table", "Width":"128"}]}, {"from":2489, "to":293, "details":[{"type":"table", "Width":"528"}]}]}, "32":{"nodes":[{"name":"Feedback", "id":294, "start":"3.00", "end":"4.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"7", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}, {"name":"arg_TOTAL_I", "id":295, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":296, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"31 (0x1F)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":">>", "id":297, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":298, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":299, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":">>", "id":300, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":301, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":302, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":">>", "id":303, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":304, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":305, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Compare", "id":306, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Or", "id":307, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Or", "id":308, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":309, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":310, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":311, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":312, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Compare", "id":313, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":314, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":315, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":316, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Compare", "id":317, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":318, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":319, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":320, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":321, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":322, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B5", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"FFwd Src", "id":323, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B5", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Src", "id":324, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B5", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":325, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":326, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}], "links":[{"from":295, "to":296, "details":[{"type":"table", "Width":"64"}]}, {"from":296, "to":297, "details":[{"type":"table", "Width":"64"}]}, {"from":297, "to":318, "details":[{"type":"table", "Width":"64"}]}, {"from":297, "to":317, "details":[{"type":"table", "Width":"64"}]}, {"from":297, "to":306, "details":[{"type":"table", "Width":"64"}]}, {"from":298, "to":299, "details":[{"type":"table", "Width":"64"}]}, {"from":299, "to":300, "details":[{"type":"table", "Width":"64"}]}, {"from":300, "to":314, "details":[{"type":"table", "Width":"64"}]}, {"from":300, "to":313, "details":[{"type":"table", "Width":"64"}]}, {"from":300, "to":305, "details":[{"type":"table", "Width":"64"}]}, {"from":301, "to":302, "details":[{"type":"table", "Width":"64"}]}, {"from":302, "to":303, "details":[{"type":"table", "Width":"64"}]}, {"from":303, "to":310, "details":[{"type":"table", "Width":"64"}]}, {"from":303, "to":309, "details":[{"type":"table", "Width":"64"}]}, {"from":303, "to":304, "details":[{"type":"table", "Width":"64"}]}, {"from":304, "to":308, "details":[{"type":"table", "Width":"1"}]}, {"from":305, "to":307, "details":[{"type":"table", "Width":"1"}]}, {"from":306, "to":321, "details":[{"type":"table", "Width":"1"}]}, {"from":306, "to":307, "details":[{"type":"table", "Width":"1"}]}, {"from":307, "to":322, "details":[{"type":"table", "Width":"1"}]}, {"from":307, "to":308, "details":[{"type":"table", "Width":"1"}]}, {"from":308, "to":323, "details":[{"type":"table", "Width":"1"}]}, {"from":309, "to":310, "details":[{"type":"table", "Width":"1"}]}, {"from":310, "to":311, "details":[{"type":"table", "Width":"64"}]}, {"from":311, "to":312, "details":[{"type":"table", "Width":"64"}]}, {"from":312, "to":324, "details":[{"type":"table", "Width":"65"}]}, {"from":313, "to":314, "details":[{"type":"table", "Width":"1"}]}, {"from":314, "to":315, "details":[{"type":"table", "Width":"64"}]}, {"from":315, "to":316, "details":[{"type":"table", "Width":"64"}]}, {"from":316, "to":325, "details":[{"type":"table", "Width":"65"}]}, {"from":317, "to":318, "details":[{"type":"table", "Width":"1"}]}, {"from":318, "to":319, "details":[{"type":"table", "Width":"64"}]}, {"from":319, "to":320, "details":[{"type":"table", "Width":"64"}]}, {"from":320, "to":326, "details":[{"type":"table", "Width":"65"}]}]}, "33":{"nodes":[{"name":"Cluster 12", "id":328, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter4_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16685_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":2490, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":2491, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":327, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}], "links":[{"from":2490, "to":2491}, {"from":327, "to":2490, "details":[{"type":"table", "Width":"1"}]}]}, "34":{"nodes":[{"name":"Cluster 13", "id":332, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter575_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16838_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2492, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2493, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":329, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}], "links":[{"from":2492, "to":2493}, {"from":329, "to":2492, "details":[{"type":"table", "Width":"1"}]}, {"from":329, "to":2492, "details":[{"type":"table", "Width":"1"}]}, {"from":329, "to":2492, "details":[{"type":"table", "Width":"1"}]}]}, "35":{"nodes":[{"name":"Input", "id":333, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_SignalGenerator.B4", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "36":{"nodes":[{"name":"Input", "id":334, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_SignalGenerator.B5", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "37":{"nodes":[{"name":"Cluster 14", "id":342, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body15_i_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter696_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_17075_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":2494, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":2495, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":336, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"WR", "id":343, "start":"6.00", "end":"6.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2494, "to":2495}, {"from":336, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":336, "to":2494, "details":[{"type":"table", "Width":"1"}]}, {"from":2495, "to":343, "details":[{"type":"table", "Width":"96"}]}]}, "38":{"nodes":[{"name":"Feedback", "id":344, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}, "39":{"nodes":[{"name":"Feedback", "id":345, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":342}]], "type":"inst"}, {"name":"Feedback", "id":346, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":342}]], "type":"inst"}], "links":[{"from":346, "to":345, "details":[{"type":"table", "Width":"1"}]}]}, "40":{"nodes":[], "links":[]}, "41":{"nodes":[{"name":"Capacity FIFO", "id":2498, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"4", "FIFO Width":"0"}]}, {"name":"Cluster 15", "id":348, "start":"1.00", "end":"4.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter1_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Logic", "id":2496, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2497, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 16", "id":350, "start":"4.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2499, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"4", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2500, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":347, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"RD", "id":349, "start":"8.00", "end":"8.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}], "links":[{"from":2496, "to":2497}, {"from":2496, "to":2498}, {"from":2499, "to":2500}, {"from":347, "to":2496, "details":[{"type":"table", "Width":"1"}]}, {"from":2498, "to":349}]}, "42":{"nodes":[{"name":"Cluster 17", "id":355, "start":"1.00", "end":"6.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter2922_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Logic", "id":2501, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"2"}], "type":"inst"}, {"name":"Exit", "id":2502, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"120", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 18", "id":358, "start":"7.00", "end":"32.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter300_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_8gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"7", "Cluster Latency":"25"}], "type":"cluster", "children":[{"name":"Logic", "id":2503, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"7", "Cluster Logic Latency":"22"}], "type":"inst"}, {"name":"Exit", "id":2504, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"144", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":351, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"RD", "id":356, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":357, "start":"7.00", "end":"7.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"WR", "id":359, "start":"32.00", "end":"32.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2501, "to":2502}, {"from":2503, "to":2504}, {"from":351, "to":2501, "details":[{"type":"table", "Width":"1"}]}, {"from":351, "to":2501, "details":[{"type":"table", "Width":"1"}]}, {"from":351, "to":2501, "details":[{"type":"table", "Width":"32"}]}, {"from":351, "to":2501, "details":[{"type":"table", "Width":"32"}]}, {"from":356, "to":2503, "details":[{"type":"table", "Width":"512"}]}, {"from":2502, "to":356, "details":[{"type":"table", "Width":"120"}]}, {"from":357, "to":2503, "details":[{"type":"table", "Width":"512"}]}, {"from":2502, "to":357, "details":[{"type":"table", "Width":"120"}]}, {"from":2504, "to":359, "details":[{"type":"table", "Width":"144"}]}]}, "43":{"nodes":[{"name":"Cluster 19", "id":361, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_23976_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":2505, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2506, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":360, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}], "links":[{"from":2505, "to":2506}]}, "44":{"nodes":[{"name":"Cluster 20", "id":363, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter714_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24107_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":2507, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2508, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":362, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}], "links":[{"from":2507, "to":2508}, {"from":362, "to":2507, "details":[{"type":"table", "Width":"1"}]}]}, "45":{"nodes":[{"name":"Cluster 21", "id":369, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter755_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24268_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2509, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2510, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"248", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":364, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_cLoader.B1, kernel_cLoader.B4", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}], "links":[{"from":2509, "to":2510}, {"from":364, "to":2509, "details":[{"type":"table", "Width":"1"}]}, {"from":364, "to":2509, "details":[{"type":"table", "Width":"1"}]}, {"from":364, "to":2509, "details":[{"type":"table", "Width":"65"}]}, {"from":364, "to":2509, "details":[{"type":"table", "Width":"1"}]}, {"from":364, "to":2509, "details":[{"type":"table", "Width":"32"}]}]}, "46":{"nodes":[{"name":"Input", "id":370, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_cLoader.B4", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "47":{"nodes":[{"name":"Input", "id":371, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_cLoader.B5", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "48":{"nodes":[{"name":"Cluster 22", "id":382, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter946_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24516_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2511, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2512, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":373, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_cLoader.B2, kernel_cLoader.B5", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}, {"name":"LD", "id":383, "start":"5.00", "end":"162.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"5", "Latency":"157"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":444}]], "type":"inst"}, {"name":"WR", "id":384, "start":"162.00", "end":"162.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"162", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2511, "to":2512}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"65"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"32"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"32"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"1"}]}, {"from":373, "to":2511, "details":[{"type":"table", "Width":"1"}]}, {"from":383, "to":384, "details":[{"type":"table", "Width":"128"}]}, {"from":2512, "to":383, "details":[{"type":"table", "Width":"288"}]}, {"from":2512, "to":384, "details":[{"type":"table", "Width":"288"}]}]}, "49":{"nodes":[{"name":"Feedback", "id":385, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}, "50":{"nodes":[{"name":"Cluster 23", "id":387, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26492_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":2513, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2514, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":386, "start":"7.00", "end":"8.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}], "links":[{"from":2513, "to":2514}]}, "51":{"nodes":[{"name":"Cluster 24", "id":389, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter594_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26649_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2515, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2516, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":388, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}], "links":[{"from":2515, "to":2516}, {"from":388, "to":2515, "details":[{"type":"table", "Width":"1"}]}]}, "52":{"nodes":[{"name":"Cluster 25", "id":392, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter625_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26754_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2517, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2518, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":390, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}], "links":[{"from":2517, "to":2518}, {"from":390, "to":2517, "details":[{"type":"table", "Width":"1"}]}, {"from":390, "to":2517, "details":[{"type":"table", "Width":"1"}]}]}, "53":{"nodes":[{"name":"Input", "id":393, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Out.B4", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "54":{"nodes":[{"name":"Input", "id":394, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_Out.B5", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "55":{"nodes":[{"name":"Cluster 26", "id":400, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter716_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2519, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2520, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 27", "id":403, "start":"5.00", "end":"17.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c1_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_6gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"5", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"Logic", "id":2521, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"5", "Cluster Logic Latency":"9"}], "type":"inst"}, {"name":"Exit", "id":2522, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"144", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":396, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_Out.B2, kernel_Out.B5", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":464}]], "type":"inst"}, {"name":"RD", "id":401, "start":"5.00", "end":"5.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":402, "start":"5.00", "end":"5.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"WR", "id":404, "start":"17.00", "end":"17.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}], "links":[{"from":2519, "to":2520}, {"from":2521, "to":2522}, {"from":396, "to":2519, "details":[{"type":"table", "Width":"1"}]}, {"from":396, "to":2519, "details":[{"type":"table", "Width":"1"}]}, {"from":396, "to":2519, "details":[{"type":"table", "Width":"1"}]}, {"from":396, "to":2519, "details":[{"type":"table", "Width":"1"}]}, {"from":401, "to":2521, "details":[{"type":"table", "Width":"128"}]}, {"from":2520, "to":401, "details":[{"type":"table", "Width":"64"}]}, {"from":402, "to":2521, "details":[{"type":"table", "Width":"128"}]}, {"from":2520, "to":402, "details":[{"type":"table", "Width":"64"}]}, {"from":2522, "to":404, "details":[{"type":"table", "Width":"144"}]}]}, "56":{"nodes":[{"name":"Feedback", "id":405, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}, "57":{"nodes":[{"name":"Feedback", "id":406, "start":"3.00", "end":"4.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}, {"name":"arg_TOTAL_I", "id":407, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":408, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":">>", "id":409, "start":"1.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":410, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":411, "start":"2.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Compare", "id":412, "start":"2.00", "end":"2.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Select", "id":413, "start":"2.00", "end":"3.00", "subtype":"select", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":414, "start":"3.00", "end":"3.00", "subtype":"default", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":415, "start":"4.00", "end":"4.00", "subtype":"default", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"FFwd Src", "id":416, "start":"1.00", "end":"1.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_unloader.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Capacity FIFO", "id":2523, "subtype":"capacity fifo", "details":[{"type":"table", "FIFO Depth":"3", "FIFO Width":"0"}]}, {"name":"FFwd Src", "id":417, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_unloader.B1, kernel_unloader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"FFwd Src", "id":418, "start":"4.00", "end":"4.00", "subtype":"ffwdSource", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_unloader.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}], "links":[{"from":407, "to":408, "details":[{"type":"table", "Width":"64"}]}, {"from":408, "to":409, "details":[{"type":"table", "Width":"64"}]}, {"from":409, "to":413, "details":[{"type":"table", "Width":"64"}]}, {"from":409, "to":412, "details":[{"type":"table", "Width":"64"}]}, {"from":409, "to":411, "details":[{"type":"table", "Width":"64"}]}, {"from":410, "to":416, "details":[{"type":"table", "Width":"64"}]}, {"from":411, "to":417, "details":[{"type":"table", "Width":"1"}]}, {"from":412, "to":413, "details":[{"type":"table", "Width":"1"}]}, {"from":413, "to":414, "details":[{"type":"table", "Width":"64"}]}, {"from":414, "to":415, "details":[{"type":"table", "Width":"64"}]}, {"from":415, "to":418, "details":[{"type":"table", "Width":"65"}]}, {"from":416, "to":2523}]}, "58":{"nodes":[{"name":"Cluster 28", "id":420, "start":"1.00", "end":"8.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter4_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29162_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Logic", "id":2524, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":2525, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Orch", "id":419, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Orchestration Logic"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}], "links":[{"from":2524, "to":2525}, {"from":419, "to":2524, "details":[{"type":"table", "Width":"1"}]}]}, "59":{"nodes":[{"name":"Cluster 29", "id":426, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter595_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29323_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2526, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2527, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"248", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":421, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_unloader.B1, kernel_unloader.B4", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}], "links":[{"from":2526, "to":2527}, {"from":421, "to":2526, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":2526, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":2526, "details":[{"type":"table", "Width":"65"}]}, {"from":421, "to":2526, "details":[{"type":"table", "Width":"1"}]}, {"from":421, "to":2526, "details":[{"type":"table", "Width":"32"}]}]}, "60":{"nodes":[{"name":"Input", "id":427, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_unloader.B4", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "61":{"nodes":[{"name":"Input", "id":428, "subtype":"default", "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"kernel_unloader.B5", "Max Fanout":"0"}], "type":"inst"}], "links":[]}, "62":{"nodes":[{"name":"Cluster 30", "id":439, "start":"1.00", "end":"5.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter786_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2528, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2529, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 31", "id":441, "start":"5.00", "end":"9.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c1_enter_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"5", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Logic", "id":2530, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"5", "Cluster Logic Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":2531, "subtype":"exit", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":430, "subtype":"default", "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"kernel_unloader.B2, kernel_unloader.B5", "Max Fanout":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}, {"name":"RD", "id":440, "start":"9.00", "end":"9.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"ST", "id":442, "start":"9.00", "end":"11.00", "subtype":"load/store", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":485}]], "type":"inst"}], "links":[{"from":2528, "to":2529}, {"from":2530, "to":2531}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"65"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"32"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"32"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":430, "to":2528, "details":[{"type":"table", "Width":"1"}]}, {"from":440, "to":442, "details":[{"type":"table", "Width":"128"}]}, {"from":2529, "to":440, "details":[{"type":"table", "Width":"264"}]}, {"from":2529, "to":442, "details":[{"type":"table", "Width":"264"}]}, {"from":2531, "to":442, "details":[{"type":"table", "Width":"72"}]}]}, "63":{"nodes":[{"name":"Feedback", "id":443, "start":"0.00", "end":"1.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/handler.hpp", "line":1170}]], "type":"inst"}], "links":[]}};
var scheduleJSON={"1":{"nodes":[{"name":"kernel_aLoader.B0", "id":10, "start":"0", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_TOTAL_K", "id":71, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":82, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["475"], "type":"inst"}, {"name":"arg_TOTAL_J", "id":68, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":69, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":">>", "id":70, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Compare", "id":73, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":74, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":75, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":76, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":84, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["466"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":81, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["469", "471"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":65, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":66, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"31 (0x1F)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":">>", "id":67, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Compare", "id":72, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":83, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_aLoader.B2, kernel_aLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["473", "490"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Compare", "id":77, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":78, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":79, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":80, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Src", "id":85, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_aLoader.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["448"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":64, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_aLoader.B1", "id":11, "start":"4", "end":"11", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":87, "start":"5", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter13_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_153_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"\'i\'", "id":456, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"<<", "id":457, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"+", "id":461, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":454, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"\'i\'", "id":449, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Dest", "id":448, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["85"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":450, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":459, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":451, "start":"4", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":452, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":">>", "id":453, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Compare", "id":455, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Exit", "id":446, "start":"7", "end":"10", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"\'addr_temp\'", "id":88, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}]}, {"name":"kernel_aLoader.B2", "id":12, "start":"11", "end":"21", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":95, "start":"12", "end":"21", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter20214_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_330_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Feedback", "id":505, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Feedback", "id":501, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":499, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"\'j\'", "id":487, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"+", "id":497, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Compare", "id":488, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":494, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"\'j\'", "id":467, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"FFwd Dest", "id":466, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["84"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":468, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Compare", "id":489, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"FFwd Dest", "id":469, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["81"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"<<", "id":470, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"FFwd Dest", "id":471, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["81"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Compare", "id":472, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"FFwd Dest", "id":473, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["83"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Or", "id":474, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"FFwd Dest", "id":475, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["82"], "type":"inst"}, {"name":"+", "id":476, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":">>", "id":477, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"<<", "id":480, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"*", "id":478, "start":"13", "end":"18", "details":[{"type":"table", "Instruction":"64-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"2", "Latency":"5", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Compare", "id":479, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Or", "id":481, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Select", "id":482, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"+", "id":495, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Compare", "id":483, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":484, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":485, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":486, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"FFwd Dest", "id":490, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_aLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["83"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Exit", "id":464, "start":"18", "end":"21", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"544", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_aLoader.B4", "id":14, "start":"21", "end":"26", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 2", "id":120, "start":"22", "end":"26", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter22415_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_696_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'k\'", "id":509, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"+", "id":525, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Compare", "id":510, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"<<", "id":513, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":545, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Feedback", "id":541, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Global variable", "id":539, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Global variable", "id":537, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Feedback", "id":535, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Feedback", "id":533, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":531, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":529, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":527, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Global variable", "id":522, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"+", "id":523, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Feedback", "id":511, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Select", "id":512, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"\'k\'", "id":514, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Compare", "id":515, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Exit", "id":507, "start":"23", "end":"26", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"904", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_aLoader.B7", "id":17, "start":"26", "end":"317", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 3", "id":166, "start":"27", "end":"160", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloaders_c0_enter29516_k0_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree_cles5_e14kernel_aloader_1180_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"133"}], "type":"cluster", "children":[{"name":"\'kk_ii_iii\'", "id":819, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'kk_ii_iii\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":">>", "id":825, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"And", "id":820, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"+", "id":839, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Feedback", "id":864, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Feedback", "id":862, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":860, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":858, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":855, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"inst"}, {"name":"Feedback", "id":853, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Feedback", "id":851, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Select", "id":857, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Feedback", "id":826, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"+", "id":827, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"<<", "id":828, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Feedback", "id":821, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Or", "id":822, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Global variable", "id":558, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Global variable", "id":557, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"/", "id":559, "start":"29", "end":"124", "details":[{"type":"table", "Instruction":"64-bit Unsigned Integer Divide", "Max Fanout":"141", "Start Cycle":"3", "Latency":"95"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"64-bit Unsigned Integer Remainder", "id":561, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"64-bit Unsigned Integer Remainder", "Constant Operand":"63 (0x3F)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"+", "id":838, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":168}]], "type":"inst"}, {"name":"Global variable", "id":555, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"<<", "id":556, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"*", "id":560, "start":"124", "end":"156", "details":[{"type":"table", "Instruction":"64-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"98", "Latency":"32", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"+", "id":817, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"<<", "id":818, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":160}]], "type":"inst"}, {"name":"Feedback", "id":550, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Feedback", "id":549, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Select", "id":551, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Xor", "id":552, "start":"157", "end":"157", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"Or", "id":554, "start":"157", "end":"157", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":159}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":823, "start":"26", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":824, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Select", "id":834, "start":"157", "end":"157", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "type":"inst"}, {"name":"arg_TOTAL_K", "id":829, "start":"26", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":830, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Select", "id":831, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":161}]], "type":"inst"}, {"name":"Select", "id":835, "start":"157", "end":"157", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Xor", "id":836, "start":"157", "end":"157", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Or", "id":837, "start":"157", "end":"157", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"131", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"arg_serialized_A_device", "id":832, "start":"26", "end":"157", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_A_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"131"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":152}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":833, "start":"156", "end":"157", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"5", "Start Cycle":"130", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":547, "start":"157", "end":"160", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"131", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"712", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":168, "start":"160", "end":"317", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"134", "Latency":"157"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Select", "id":167, "start":"160", "end":"161", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"4", "Start Cycle":"134", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":169, "start":"317", "end":"317", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"Select", "id":170, "start":"317", "end":"317", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":163}]], "type":"inst"}, {"name":"Select", "id":171, "start":"317", "end":"317", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":164}]], "type":"inst"}, {"name":"Select", "id":172, "start":"317", "end":"317", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":165}]], "type":"inst"}, {"name":"WR", "id":173, "start":"317", "end":"317", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"291", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_aLoader.B6", "id":16, "start":"317", "end":"317", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_aLoader.B5", "id":15, "start":"317", "end":"317", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_aLoader.B3", "id":13, "start":"317", "end":"318", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_aLoader.B8", "id":18, "start":"318", "end":"319", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":10, "to":11}, {"from":71, "to":82}, {"from":68, "to":69}, {"from":69, "to":70}, {"from":70, "to":81}, {"from":70, "to":74}, {"from":70, "to":73}, {"from":73, "to":74}, {"from":74, "to":75}, {"from":75, "to":76}, {"from":76, "to":84}, {"from":65, "to":66}, {"from":66, "to":67}, {"from":67, "to":78}, {"from":67, "to":77}, {"from":67, "to":72}, {"from":72, "to":83}, {"from":77, "to":78}, {"from":78, "to":79}, {"from":79, "to":80}, {"from":80, "to":85}, {"from":11, "to":12}, {"from":87, "to":88}, {"from":456, "to":461}, {"from":456, "to":457}, {"from":457, "to":446}, {"from":454, "to":455}, {"from":449, "to":450}, {"from":448, "to":450}, {"from":450, "to":459}, {"from":450, "to":446}, {"from":451, "to":452}, {"from":452, "to":453}, {"from":453, "to":455}, {"from":455, "to":446}, {"from":12, "to":14}, {"from":505, "to":464}, {"from":501, "to":464}, {"from":499, "to":464}, {"from":487, "to":488}, {"from":487, "to":497}, {"from":488, "to":464}, {"from":494, "to":495}, {"from":494, "to":464}, {"from":467, "to":468}, {"from":466, "to":468}, {"from":468, "to":489}, {"from":469, "to":470}, {"from":470, "to":478}, {"from":471, "to":472}, {"from":472, "to":474}, {"from":473, "to":474}, {"from":474, "to":481}, {"from":474, "to":464}, {"from":475, "to":476}, {"from":476, "to":477}, {"from":477, "to":484}, {"from":477, "to":483}, {"from":477, "to":479}, {"from":477, "to":478}, {"from":477, "to":480}, {"from":477, "to":464}, {"from":480, "to":482}, {"from":478, "to":464}, {"from":479, "to":481}, {"from":481, "to":482}, {"from":481, "to":464}, {"from":482, "to":495}, {"from":495, "to":464}, {"from":483, "to":484}, {"from":484, "to":485}, {"from":485, "to":486}, {"from":486, "to":464}, {"from":14, "to":17}, {"from":509, "to":513}, {"from":509, "to":510}, {"from":509, "to":525}, {"from":510, "to":512}, {"from":513, "to":507}, {"from":545, "to":507}, {"from":541, "to":507}, {"from":539, "to":507}, {"from":537, "to":507}, {"from":535, "to":507}, {"from":533, "to":507}, {"from":531, "to":507}, {"from":529, "to":507}, {"from":527, "to":507}, {"from":522, "to":523}, {"from":522, "to":507}, {"from":511, "to":512}, {"from":511, "to":507}, {"from":512, "to":507}, {"from":514, "to":515}, {"from":17, "to":16}, {"from":166, "to":173}, {"from":166, "to":167}, {"from":166, "to":168}, {"from":819, "to":839}, {"from":819, "to":820}, {"from":819, "to":825}, {"from":825, "to":827}, {"from":820, "to":822}, {"from":864, "to":547}, {"from":860, "to":547}, {"from":858, "to":547}, {"from":855, "to":857}, {"from":853, "to":857}, {"from":851, "to":857}, {"from":857, "to":547}, {"from":826, "to":827}, {"from":827, "to":828}, {"from":828, "to":830}, {"from":821, "to":822}, {"from":822, "to":824}, {"from":558, "to":559}, {"from":557, "to":838}, {"from":557, "to":561}, {"from":557, "to":559}, {"from":559, "to":560}, {"from":555, "to":556}, {"from":556, "to":560}, {"from":560, "to":817}, {"from":817, "to":818}, {"from":818, "to":833}, {"from":550, "to":551}, {"from":549, "to":831}, {"from":549, "to":551}, {"from":551, "to":834}, {"from":551, "to":552}, {"from":552, "to":554}, {"from":554, "to":547}, {"from":823, "to":824}, {"from":824, "to":834}, {"from":824, "to":547}, {"from":834, "to":835}, {"from":829, "to":830}, {"from":830, "to":831}, {"from":831, "to":835}, {"from":831, "to":547}, {"from":835, "to":836}, {"from":836, "to":837}, {"from":837, "to":547}, {"from":832, "to":833}, {"from":833, "to":547}, {"from":168, "to":169}, {"from":168, "to":170}, {"from":168, "to":171}, {"from":168, "to":172}, {"from":167, "to":172}, {"from":167, "to":171}, {"from":167, "to":170}, {"from":167, "to":169}, {"from":169, "to":173}, {"from":170, "to":173}, {"from":171, "to":173}, {"from":172, "to":173}, {"from":16, "to":14}, {"from":16, "to":15}, {"from":15, "to":12}, {"from":15, "to":13}, {"from":13, "to":11}, {"from":13, "to":18}]}, "2":{"nodes":[{"name":"kernel_aFeeder.B0", "id":19, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":175, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":186}]], "type":"inst"}]}, {"name":"kernel_aFeeder.B1", "id":20, "start":"2", "end":"25", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":179, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Cluster 4", "id":178, "start":"3", "end":"6", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c0_enter1_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Exit", "id":868, "start":"3", "end":"6", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 5", "id":180, "start":"6", "end":"25", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeders_c1_enter_k1_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree0_cles5_e14kernel_afeeder_5551_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"reg", "id":878, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":879, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":913, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":914, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":947, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":948, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":981, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":982, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":876, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":877, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":911, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":912, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":945, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":946, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":979, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":980, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":874, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":875, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":909, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":910, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":943, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":944, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":977, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":978, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":872, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":873, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":907, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":908, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":941, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":942, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":975, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":976, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_time_stamp_shreg,aFeeder_cycle\'", "id":880, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_time_stamp_shreg,aFeeder_cycle\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":184}]], "type":"inst"}, {"name":"reg", "id":881, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":882, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":883, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":884, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":885, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":886, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Xor", "id":892, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":">>", "id":887, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":888, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":893, "start":"10", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":889, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":890, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":891, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"LD", "id":894, "start":"12", "end":"16", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"reg", "id":915, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":916, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":917, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":918, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":919, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":920, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Xor", "id":926, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":">>", "id":921, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":922, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":927, "start":"11", "end":"14", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"9", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":923, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":924, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":925, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"LD", "id":928, "start":"14", "end":"18", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"reg", "id":949, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":950, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":951, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":952, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":953, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":954, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Xor", "id":960, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":">>", "id":955, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":956, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":961, "start":"13", "end":"16", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"11", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":957, "start":"13", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"11", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":958, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":959, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"LD", "id":962, "start":"16", "end":"20", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"14", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"reg", "id":983, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":984, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"5", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":182}]], "type":"inst"}, {"name":"And", "id":985, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":"Compare", "id":986, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":210}]], "type":"inst"}, {"name":">>", "id":987, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"And", "id":988, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Xor", "id":994, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":">>", "id":989, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":">>", "id":990, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":995, "start":"15", "end":"18", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"13", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":991, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"12", "Start Cycle":"13", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"ST", "id":992, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":211}]], "type":"inst"}, {"name":"Compare", "id":993, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":213}]], "type":"inst"}, {"name":"LD", "id":996, "start":"18", "end":"22", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"16", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"+", "id":1009, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":220}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":895, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":896, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":898, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":899, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":901, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":902, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":904, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":905, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":929, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":930, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":932, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":933, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":935, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":936, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":938, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":939, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":963, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":964, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":966, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":967, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":969, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":970, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":972, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":180}]], "type":"inst"}, {"name":"Select", "id":973, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":997, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":998, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":1000, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":1001, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":1003, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":1004, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"\'aFeeder_channel_array\'", "id":1006, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Select", "id":1007, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":214}]], "type":"inst"}, {"name":"Exit", "id":870, "start":"22", "end":"25", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"20", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"528", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":181, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}], "links":[{"from":19, "to":20}, {"from":179, "to":180}, {"from":178, "to":180}, {"from":180, "to":181}, {"from":878, "to":879}, {"from":879, "to":913}, {"from":879, "to":890}, {"from":913, "to":914}, {"from":914, "to":947}, {"from":914, "to":924}, {"from":947, "to":948}, {"from":948, "to":981}, {"from":948, "to":958}, {"from":981, "to":982}, {"from":982, "to":992}, {"from":876, "to":877}, {"from":877, "to":911}, {"from":877, "to":890}, {"from":911, "to":912}, {"from":912, "to":945}, {"from":912, "to":924}, {"from":945, "to":946}, {"from":946, "to":979}, {"from":946, "to":958}, {"from":979, "to":980}, {"from":980, "to":992}, {"from":874, "to":875}, {"from":875, "to":909}, {"from":875, "to":890}, {"from":909, "to":910}, {"from":910, "to":943}, {"from":910, "to":924}, {"from":943, "to":944}, {"from":944, "to":977}, {"from":944, "to":958}, {"from":977, "to":978}, {"from":978, "to":992}, {"from":872, "to":873}, {"from":873, "to":907}, {"from":873, "to":890}, {"from":907, "to":908}, {"from":908, "to":941}, {"from":908, "to":924}, {"from":941, "to":942}, {"from":942, "to":975}, {"from":942, "to":958}, {"from":975, "to":976}, {"from":976, "to":992}, {"from":880, "to":1009}, {"from":880, "to":881}, {"from":881, "to":882}, {"from":882, "to":915}, {"from":882, "to":891}, {"from":882, "to":888}, {"from":882, "to":887}, {"from":882, "to":885}, {"from":882, "to":883}, {"from":883, "to":884}, {"from":884, "to":890}, {"from":885, "to":886}, {"from":886, "to":892}, {"from":886, "to":889}, {"from":892, "to":893}, {"from":887, "to":889}, {"from":887, "to":893}, {"from":888, "to":889}, {"from":888, "to":893}, {"from":893, "to":894}, {"from":889, "to":890}, {"from":891, "to":894}, {"from":891, "to":905}, {"from":891, "to":902}, {"from":891, "to":899}, {"from":891, "to":896}, {"from":894, "to":896}, {"from":894, "to":899}, {"from":894, "to":902}, {"from":894, "to":905}, {"from":915, "to":916}, {"from":916, "to":949}, {"from":916, "to":925}, {"from":916, "to":922}, {"from":916, "to":921}, {"from":916, "to":919}, {"from":916, "to":917}, {"from":917, "to":918}, {"from":918, "to":924}, {"from":919, "to":920}, {"from":920, "to":926}, {"from":920, "to":923}, {"from":926, "to":927}, {"from":921, "to":923}, {"from":921, "to":927}, {"from":922, "to":923}, {"from":922, "to":927}, {"from":927, "to":928}, {"from":923, "to":924}, {"from":925, "to":928}, {"from":925, "to":939}, {"from":925, "to":936}, {"from":925, "to":933}, {"from":925, "to":930}, {"from":928, "to":930}, {"from":928, "to":933}, {"from":928, "to":936}, {"from":928, "to":939}, {"from":949, "to":950}, {"from":950, "to":983}, {"from":950, "to":959}, {"from":950, "to":956}, {"from":950, "to":955}, {"from":950, "to":953}, {"from":950, "to":951}, {"from":951, "to":952}, {"from":952, "to":958}, {"from":953, "to":954}, {"from":954, "to":960}, {"from":954, "to":957}, {"from":960, "to":961}, {"from":955, "to":957}, {"from":955, "to":961}, {"from":956, "to":957}, {"from":956, "to":961}, {"from":961, "to":962}, {"from":957, "to":958}, {"from":959, "to":962}, {"from":959, "to":973}, {"from":959, "to":970}, {"from":959, "to":967}, {"from":959, "to":964}, {"from":962, "to":964}, {"from":962, "to":967}, {"from":962, "to":970}, {"from":962, "to":973}, {"from":983, "to":984}, {"from":984, "to":993}, {"from":984, "to":990}, {"from":984, "to":989}, {"from":984, "to":987}, {"from":984, "to":985}, {"from":985, "to":986}, {"from":986, "to":992}, {"from":987, "to":988}, {"from":988, "to":994}, {"from":988, "to":991}, {"from":994, "to":995}, {"from":989, "to":991}, {"from":989, "to":995}, {"from":990, "to":991}, {"from":990, "to":995}, {"from":995, "to":996}, {"from":991, "to":992}, {"from":993, "to":996}, {"from":993, "to":1007}, {"from":993, "to":1004}, {"from":993, "to":1001}, {"from":993, "to":998}, {"from":993, "to":870}, {"from":996, "to":998}, {"from":996, "to":1001}, {"from":996, "to":1004}, {"from":996, "to":1007}, {"from":895, "to":896}, {"from":896, "to":870}, {"from":898, "to":899}, {"from":899, "to":870}, {"from":901, "to":902}, {"from":902, "to":870}, {"from":904, "to":905}, {"from":905, "to":870}, {"from":929, "to":930}, {"from":930, "to":870}, {"from":932, "to":933}, {"from":933, "to":870}, {"from":935, "to":936}, {"from":936, "to":870}, {"from":938, "to":939}, {"from":939, "to":870}, {"from":963, "to":964}, {"from":964, "to":870}, {"from":966, "to":967}, {"from":967, "to":870}, {"from":969, "to":970}, {"from":970, "to":870}, {"from":972, "to":973}, {"from":973, "to":870}, {"from":997, "to":998}, {"from":998, "to":870}, {"from":1000, "to":1001}, {"from":1001, "to":870}, {"from":1003, "to":1004}, {"from":1004, "to":870}, {"from":1006, "to":1007}, {"from":1007, "to":870}]}, "3":{"nodes":[{"name":"kernel_bLoader.B0", "id":21, "start":"0", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_TOTAL_K", "id":189, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":200, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["1041"], "type":"inst"}, {"name":"arg_TOTAL_J", "id":186, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":187, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":">>", "id":188, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Compare", "id":191, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":192, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":193, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":194, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":202, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1032"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":199, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["1035", "1037"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":183, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":184, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"31 (0x1F)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":">>", "id":185, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Compare", "id":190, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":201, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_bLoader.B2, kernel_bLoader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1039", "1057"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Compare", "id":195, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":196, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":197, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":198, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Src", "id":203, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_bLoader.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1015"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":182, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_bLoader.B1", "id":22, "start":"4", "end":"11", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 6", "id":205, "start":"5", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter13_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8565_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1026, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1027, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1021, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'i\'", "id":1016, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Dest", "id":1015, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["203"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":1017, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1024, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":1018, "start":"4", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1019, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":">>", "id":1020, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Compare", "id":1022, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Exit", "id":1013, "start":"7", "end":"10", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"\'addr_temp\'", "id":206, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}]}, {"name":"kernel_bLoader.B2", "id":23, "start":"11", "end":"21", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 7", "id":212, "start":"12", "end":"21", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter19014_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_8736_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Feedback", "id":1070, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Feedback", "id":1066, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"\'j\'", "id":1053, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"3", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"<<", "id":1055, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"+", "id":1064, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Compare", "id":1054, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"\'addr_temp\'", "id":1061, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"\'j\'", "id":1033, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"FFwd Dest", "id":1032, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["202"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":1034, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Compare", "id":1056, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":1035, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["199"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"<<", "id":1036, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"FFwd Dest", "id":1037, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "ffwdLinkID":["199"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Compare", "id":1038, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":1039, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "ffwdLinkID":["201"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Or", "id":1040, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"FFwd Dest", "id":1041, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["200"], "type":"inst"}, {"name":"+", "id":1042, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":">>", "id":1043, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"<<", "id":1046, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"*", "id":1044, "start":"13", "end":"18", "details":[{"type":"table", "Instruction":"64-bit Integer Multiply", "Max Fanout":"4", "Start Cycle":"2", "Latency":"5", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"Compare", "id":1045, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Or", "id":1047, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Select", "id":1048, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"+", "id":1062, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Compare", "id":1049, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":1050, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1051, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1052, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"FFwd Dest", "id":1057, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_bLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["201"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Exit", "id":1030, "start":"18", "end":"21", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"448", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_bLoader.B4", "id":25, "start":"21", "end":"26", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 8", "id":235, "start":"22", "end":"26", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond16_i_preheader_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter20915_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9089_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":1108, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Feedback", "id":1104, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Feedback", "id":1076, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":1102, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Global variable", "id":1100, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"Feedback", "id":1098, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Feedback", "id":1096, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1094, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1092, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"\'k\'", "id":1074, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"+", "id":1090, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Compare", "id":1075, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Select", "id":1077, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"<<", "id":1078, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Global variable", "id":1087, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"+", "id":1088, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"\'k\'", "id":1079, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Compare", "id":1080, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Exit", "id":1072, "start":"23", "end":"26", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"744", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_bLoader.B7", "id":28, "start":"26", "end":"316", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 9", "id":278, "start":"27", "end":"159", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body19_i_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloaders_c0_enter27316_k2_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree1_cles5_e14kernel_bloader_9552_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"132"}], "type":"cluster", "children":[{"name":"Feedback", "id":1379, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Feedback", "id":1113, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Feedback", "id":1412, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Feedback", "id":1421, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":1385, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Feedback", "id":1419, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Global variable", "id":1119, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"Feedback", "id":1410, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":1408, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Select", "id":1414, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Feedback", "id":1417, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1415, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"5", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"\'kk_jj_jjj\'", "id":1377, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'kk_jj_jjj\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"And", "id":1384, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Or", "id":1386, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":">>", "id":1378, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"+", "id":1380, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"<<", "id":1381, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"+", "id":1397, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"inst"}, {"name":"Global variable", "id":1118, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"64-bit Unsigned Integer Remainder", "id":1120, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"64-bit Unsigned Integer Remainder", "Constant Operand":"63 (0x3F)", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"<<", "id":1376, "start":"155", "end":"155", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"129", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":241}]], "type":"inst"}, {"name":"+", "id":1396, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":249}]], "type":"inst"}, {"name":"Feedback", "id":1112, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Select", "id":1114, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Xor", "id":1115, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"Or", "id":1117, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":240}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":1382, "start":"26", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":1383, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Select", "id":1392, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "type":"inst"}, {"name":"arg_TOTAL_J", "id":1387, "start":"26", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "type":"inst"}, {"name":"Compare", "id":1388, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Select", "id":1389, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"5", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":242}]], "type":"inst"}, {"name":"Select", "id":1393, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Xor", "id":1394, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Or", "id":1395, "start":"156", "end":"156", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"130", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"arg_serialized_B_device", "id":1390, "start":"26", "end":"156", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_B_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"130"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":233}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1391, "start":"155", "end":"156", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"4", "Start Cycle":"129", "Latency":"1"}], "type":"inst"}, {"name":"Exit", "id":1110, "start":"156", "end":"159", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"130", "Latency":"3", "Exit FIFO Depth":"512", "Exit FIFO Width":"616", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":280, "start":"159", "end":"316", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"133", "Latency":"157"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Select", "id":279, "start":"159", "end":"160", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"4", "Start Cycle":"133", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":281, "start":"316", "end":"316", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"Select", "id":282, "start":"316", "end":"316", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":244}]], "type":"inst"}, {"name":"Select", "id":283, "start":"316", "end":"316", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":245}]], "type":"inst"}, {"name":"Select", "id":284, "start":"316", "end":"316", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":246}]], "type":"inst"}, {"name":"WR", "id":285, "start":"316", "end":"316", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"290", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_bLoader.B6", "id":27, "start":"316", "end":"316", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_bLoader.B5", "id":26, "start":"316", "end":"316", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_bLoader.B3", "id":24, "start":"316", "end":"317", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_bLoader.B8", "id":29, "start":"317", "end":"318", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":21, "to":22}, {"from":189, "to":200}, {"from":186, "to":187}, {"from":187, "to":188}, {"from":188, "to":199}, {"from":188, "to":192}, {"from":188, "to":191}, {"from":191, "to":192}, {"from":192, "to":193}, {"from":193, "to":194}, {"from":194, "to":202}, {"from":183, "to":184}, {"from":184, "to":185}, {"from":185, "to":196}, {"from":185, "to":195}, {"from":185, "to":190}, {"from":190, "to":201}, {"from":195, "to":196}, {"from":196, "to":197}, {"from":197, "to":198}, {"from":198, "to":203}, {"from":22, "to":23}, {"from":205, "to":206}, {"from":1026, "to":1027}, {"from":1021, "to":1022}, {"from":1016, "to":1017}, {"from":1015, "to":1017}, {"from":1017, "to":1024}, {"from":1017, "to":1013}, {"from":1018, "to":1019}, {"from":1019, "to":1020}, {"from":1020, "to":1022}, {"from":1022, "to":1013}, {"from":23, "to":25}, {"from":1070, "to":1030}, {"from":1066, "to":1030}, {"from":1053, "to":1054}, {"from":1053, "to":1064}, {"from":1053, "to":1055}, {"from":1055, "to":1030}, {"from":1054, "to":1030}, {"from":1061, "to":1062}, {"from":1061, "to":1030}, {"from":1033, "to":1034}, {"from":1032, "to":1034}, {"from":1034, "to":1056}, {"from":1035, "to":1036}, {"from":1036, "to":1044}, {"from":1037, "to":1038}, {"from":1038, "to":1040}, {"from":1039, "to":1040}, {"from":1040, "to":1047}, {"from":1040, "to":1030}, {"from":1041, "to":1042}, {"from":1042, "to":1043}, {"from":1043, "to":1050}, {"from":1043, "to":1049}, {"from":1043, "to":1045}, {"from":1043, "to":1044}, {"from":1043, "to":1046}, {"from":1046, "to":1048}, {"from":1044, "to":1030}, {"from":1045, "to":1047}, {"from":1047, "to":1048}, {"from":1047, "to":1030}, {"from":1048, "to":1062}, {"from":1062, "to":1030}, {"from":1049, "to":1050}, {"from":1050, "to":1051}, {"from":1051, "to":1052}, {"from":1052, "to":1030}, {"from":25, "to":28}, {"from":1108, "to":1072}, {"from":1104, "to":1072}, {"from":1076, "to":1077}, {"from":1076, "to":1072}, {"from":1102, "to":1072}, {"from":1100, "to":1072}, {"from":1098, "to":1072}, {"from":1096, "to":1072}, {"from":1094, "to":1072}, {"from":1092, "to":1072}, {"from":1074, "to":1078}, {"from":1074, "to":1075}, {"from":1074, "to":1090}, {"from":1075, "to":1077}, {"from":1077, "to":1072}, {"from":1078, "to":1072}, {"from":1087, "to":1088}, {"from":1087, "to":1072}, {"from":1079, "to":1080}, {"from":28, "to":27}, {"from":278, "to":285}, {"from":278, "to":279}, {"from":278, "to":280}, {"from":1379, "to":1380}, {"from":1113, "to":1114}, {"from":1412, "to":1414}, {"from":1421, "to":1110}, {"from":1385, "to":1386}, {"from":1410, "to":1414}, {"from":1408, "to":1414}, {"from":1414, "to":1110}, {"from":1417, "to":1110}, {"from":1415, "to":1110}, {"from":1377, "to":1397}, {"from":1377, "to":1378}, {"from":1377, "to":1384}, {"from":1384, "to":1386}, {"from":1386, "to":1388}, {"from":1378, "to":1380}, {"from":1380, "to":1381}, {"from":1381, "to":1383}, {"from":1118, "to":1396}, {"from":1118, "to":1120}, {"from":1376, "to":1391}, {"from":1112, "to":1389}, {"from":1112, "to":1114}, {"from":1114, "to":1392}, {"from":1114, "to":1115}, {"from":1115, "to":1117}, {"from":1117, "to":1110}, {"from":1382, "to":1383}, {"from":1383, "to":1392}, {"from":1383, "to":1110}, {"from":1392, "to":1393}, {"from":1387, "to":1388}, {"from":1388, "to":1389}, {"from":1389, "to":1393}, {"from":1389, "to":1110}, {"from":1393, "to":1394}, {"from":1394, "to":1395}, {"from":1395, "to":1110}, {"from":1390, "to":1391}, {"from":1391, "to":1110}, {"from":280, "to":281}, {"from":280, "to":282}, {"from":280, "to":283}, {"from":280, "to":284}, {"from":279, "to":284}, {"from":279, "to":283}, {"from":279, "to":282}, {"from":279, "to":281}, {"from":281, "to":285}, {"from":282, "to":285}, {"from":283, "to":285}, {"from":284, "to":285}, {"from":27, "to":25}, {"from":27, "to":26}, {"from":26, "to":23}, {"from":26, "to":24}, {"from":24, "to":22}, {"from":24, "to":29}]}, "4":{"nodes":[{"name":"kernel_bFeeder.B0", "id":30, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":287, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":267}]], "type":"inst"}]}, {"name":"kernel_bFeeder.B1", "id":31, "start":"2", "end":"25", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":291, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Cluster 10", "id":290, "start":"3", "end":"6", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c0_enter1_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Exit", "id":1425, "start":"3", "end":"6", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 11", "id":292, "start":"6", "end":"25", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeders_c1_enter_k3_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree2_cles5_e14kernel_bfeeder_13625_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"19"}], "type":"cluster", "children":[{"name":"reg", "id":1435, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1436, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1470, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1471, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1504, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1505, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1538, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1539, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1433, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1434, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1468, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1469, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1502, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1503, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1536, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1537, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1431, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1432, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1466, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1467, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1500, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1501, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1534, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1535, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1429, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1430, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1464, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1465, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1498, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1499, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1532, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1533, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_time_stamp_shreg,bFeeder_cycle\'", "id":1437, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_time_stamp_shreg,bFeeder_cycle\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":265}]], "type":"inst"}, {"name":"reg", "id":1438, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"5", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1439, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1440, "start":"9", "end":"11", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1441, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1442, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1443, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Xor", "id":1449, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1444, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1450, "start":"10", "end":"12", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1445, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1446, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1447, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1448, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"LD", "id":1451, "start":"12", "end":"16", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"reg", "id":1472, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1473, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1474, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1475, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1476, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1477, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Xor", "id":1483, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1478, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1484, "start":"11", "end":"14", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"9", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1479, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1480, "start":"11", "end":"13", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1481, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1482, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"LD", "id":1485, "start":"14", "end":"18", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"12", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"reg", "id":1506, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1507, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"6", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1508, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1509, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1510, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1511, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Xor", "id":1517, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1512, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1518, "start":"13", "end":"16", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"11", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1513, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1514, "start":"13", "end":"15", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"11", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1515, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1516, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"4", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"LD", "id":1519, "start":"16", "end":"20", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"14", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"reg", "id":1540, "start":"13", "end":"14", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":1541, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"5", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":263}]], "type":"inst"}, {"name":"And", "id":1542, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"3 (0x3)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":"Compare", "id":1543, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":291}]], "type":"inst"}, {"name":">>", "id":1544, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"And", "id":1545, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Xor", "id":1551, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1546, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1552, "start":"15", "end":"18", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"13", "Latency":"3"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":">>", "id":1547, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":1548, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"16", "Start Cycle":"13", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"ST", "id":1549, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":292}]], "type":"inst"}, {"name":"Compare", "id":1550, "start":"15", "end":"16", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"5", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":294}]], "type":"inst"}, {"name":"LD", "id":1553, "start":"18", "end":"22", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Max Fanout":"1", "Start Cycle":"16", "Latency":"4"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"+", "id":1566, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":301}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1452, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1453, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1455, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1456, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1458, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1459, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1461, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1462, "start":"16", "end":"17", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1486, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1487, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1489, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1490, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1492, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1493, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1495, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1496, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1520, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1521, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1523, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1524, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1526, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1527, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1529, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":261}]], "type":"inst"}, {"name":"Select", "id":1530, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1554, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1555, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1557, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1558, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1560, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1561, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"\'bFeeder_channel_array\'", "id":1563, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array\'", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Select", "id":1564, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":295}]], "type":"inst"}, {"name":"Exit", "id":1427, "start":"22", "end":"25", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"20", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"528", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":293, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}], "links":[{"from":30, "to":31}, {"from":291, "to":292}, {"from":290, "to":292}, {"from":292, "to":293}, {"from":1435, "to":1436}, {"from":1436, "to":1470}, {"from":1436, "to":1447}, {"from":1470, "to":1471}, {"from":1471, "to":1504}, {"from":1471, "to":1481}, {"from":1504, "to":1505}, {"from":1505, "to":1538}, {"from":1505, "to":1515}, {"from":1538, "to":1539}, {"from":1539, "to":1549}, {"from":1433, "to":1434}, {"from":1434, "to":1468}, {"from":1434, "to":1447}, {"from":1468, "to":1469}, {"from":1469, "to":1502}, {"from":1469, "to":1481}, {"from":1502, "to":1503}, {"from":1503, "to":1536}, {"from":1503, "to":1515}, {"from":1536, "to":1537}, {"from":1537, "to":1549}, {"from":1431, "to":1432}, {"from":1432, "to":1466}, {"from":1432, "to":1447}, {"from":1466, "to":1467}, {"from":1467, "to":1500}, {"from":1467, "to":1481}, {"from":1500, "to":1501}, {"from":1501, "to":1534}, {"from":1501, "to":1515}, {"from":1534, "to":1535}, {"from":1535, "to":1549}, {"from":1429, "to":1430}, {"from":1430, "to":1464}, {"from":1430, "to":1447}, {"from":1464, "to":1465}, {"from":1465, "to":1498}, {"from":1465, "to":1481}, {"from":1498, "to":1499}, {"from":1499, "to":1532}, {"from":1499, "to":1515}, {"from":1532, "to":1533}, {"from":1533, "to":1549}, {"from":1437, "to":1566}, {"from":1437, "to":1438}, {"from":1438, "to":1439}, {"from":1439, "to":1472}, {"from":1439, "to":1448}, {"from":1439, "to":1445}, {"from":1439, "to":1444}, {"from":1439, "to":1442}, {"from":1439, "to":1440}, {"from":1440, "to":1441}, {"from":1440, "to":1450}, {"from":1441, "to":1447}, {"from":1442, "to":1443}, {"from":1443, "to":1449}, {"from":1443, "to":1446}, {"from":1449, "to":1450}, {"from":1444, "to":1446}, {"from":1444, "to":1450}, {"from":1450, "to":1451}, {"from":1445, "to":1446}, {"from":1446, "to":1447}, {"from":1448, "to":1451}, {"from":1448, "to":1462}, {"from":1448, "to":1459}, {"from":1448, "to":1456}, {"from":1448, "to":1453}, {"from":1451, "to":1453}, {"from":1451, "to":1456}, {"from":1451, "to":1459}, {"from":1451, "to":1462}, {"from":1472, "to":1473}, {"from":1473, "to":1506}, {"from":1473, "to":1482}, {"from":1473, "to":1479}, {"from":1473, "to":1478}, {"from":1473, "to":1476}, {"from":1473, "to":1474}, {"from":1474, "to":1475}, {"from":1474, "to":1484}, {"from":1475, "to":1481}, {"from":1476, "to":1477}, {"from":1477, "to":1483}, {"from":1477, "to":1480}, {"from":1483, "to":1484}, {"from":1478, "to":1480}, {"from":1478, "to":1484}, {"from":1484, "to":1485}, {"from":1479, "to":1480}, {"from":1480, "to":1481}, {"from":1482, "to":1485}, {"from":1482, "to":1496}, {"from":1482, "to":1493}, {"from":1482, "to":1490}, {"from":1482, "to":1487}, {"from":1485, "to":1487}, {"from":1485, "to":1490}, {"from":1485, "to":1493}, {"from":1485, "to":1496}, {"from":1506, "to":1507}, {"from":1507, "to":1540}, {"from":1507, "to":1516}, {"from":1507, "to":1513}, {"from":1507, "to":1512}, {"from":1507, "to":1510}, {"from":1507, "to":1508}, {"from":1508, "to":1509}, {"from":1508, "to":1518}, {"from":1509, "to":1515}, {"from":1510, "to":1511}, {"from":1511, "to":1517}, {"from":1511, "to":1514}, {"from":1517, "to":1518}, {"from":1512, "to":1514}, {"from":1512, "to":1518}, {"from":1518, "to":1519}, {"from":1513, "to":1514}, {"from":1514, "to":1515}, {"from":1516, "to":1519}, {"from":1516, "to":1530}, {"from":1516, "to":1527}, {"from":1516, "to":1524}, {"from":1516, "to":1521}, {"from":1519, "to":1521}, {"from":1519, "to":1524}, {"from":1519, "to":1527}, {"from":1519, "to":1530}, {"from":1540, "to":1541}, {"from":1541, "to":1550}, {"from":1541, "to":1547}, {"from":1541, "to":1546}, {"from":1541, "to":1544}, {"from":1541, "to":1542}, {"from":1542, "to":1543}, {"from":1542, "to":1552}, {"from":1543, "to":1549}, {"from":1544, "to":1545}, {"from":1545, "to":1551}, {"from":1545, "to":1548}, {"from":1551, "to":1552}, {"from":1546, "to":1548}, {"from":1546, "to":1552}, {"from":1552, "to":1553}, {"from":1547, "to":1548}, {"from":1548, "to":1549}, {"from":1550, "to":1553}, {"from":1550, "to":1564}, {"from":1550, "to":1561}, {"from":1550, "to":1558}, {"from":1550, "to":1555}, {"from":1550, "to":1427}, {"from":1553, "to":1555}, {"from":1553, "to":1558}, {"from":1553, "to":1561}, {"from":1553, "to":1564}, {"from":1452, "to":1453}, {"from":1453, "to":1427}, {"from":1455, "to":1456}, {"from":1456, "to":1427}, {"from":1458, "to":1459}, {"from":1459, "to":1427}, {"from":1461, "to":1462}, {"from":1462, "to":1427}, {"from":1486, "to":1487}, {"from":1487, "to":1427}, {"from":1489, "to":1490}, {"from":1490, "to":1427}, {"from":1492, "to":1493}, {"from":1493, "to":1427}, {"from":1495, "to":1496}, {"from":1496, "to":1427}, {"from":1520, "to":1521}, {"from":1521, "to":1427}, {"from":1523, "to":1524}, {"from":1524, "to":1427}, {"from":1526, "to":1527}, {"from":1527, "to":1427}, {"from":1529, "to":1530}, {"from":1530, "to":1427}, {"from":1554, "to":1555}, {"from":1555, "to":1427}, {"from":1557, "to":1558}, {"from":1558, "to":1427}, {"from":1560, "to":1561}, {"from":1561, "to":1427}, {"from":1563, "to":1564}, {"from":1564, "to":1427}]}, "5":{"nodes":[{"name":"kernel_SignalGenerator.B0", "id":32, "start":"0", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_TOTAL_K", "id":301, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":302, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":">>", "id":303, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":304, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":309, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":310, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":311, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":312, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":324, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B5", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1607"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":298, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":299, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":">>", "id":300, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Compare", "id":305, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Compare", "id":313, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":314, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":315, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":316, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":325, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1587"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":295, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":296, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"31 (0x1F)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":">>", "id":297, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Compare", "id":306, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Or", "id":307, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Or", "id":308, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Src", "id":323, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B5", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1619"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Src", "id":322, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B5", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1626"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"FFwd Src", "id":321, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1591"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Compare", "id":317, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":318, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":319, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":320, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Src", "id":326, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_SignalGenerator.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["1570"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Feedback", "id":294, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"7", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_SignalGenerator.B1", "id":33, "start":"4", "end":"10", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 12", "id":328, "start":"5", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter4_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16685_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"\'i\'", "id":1581, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":1582, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Feedback", "id":1576, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"\'i\'", "id":1571, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"FFwd Dest", "id":1570, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["326"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":1572, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":1579, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"arg_TOTAL_I", "id":1573, "start":"4", "end":"6", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1574, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":">>", "id":1575, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"Compare", "id":1577, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"Exit", "id":1568, "start":"7", "end":"10", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"32", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_SignalGenerator.B2", "id":34, "start":"10", "end":"15", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 13", "id":332, "start":"11", "end":"15", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter575_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_16838_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":1595, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"\'j\'", "id":1588, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"FFwd Dest", "id":1587, "start":"11", "end":"11", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["325"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":1589, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Compare", "id":1590, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"FFwd Dest", "id":1591, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["321"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Exit", "id":1585, "start":"12", "end":"15", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"56", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_SignalGenerator.B5", "id":37, "start":"15", "end":"21", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 14", "id":342, "start":"16", "end":"21", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body15_i_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerators_c0_enter696_k4_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree3_cles5_e22kernel_signalgenerator_17075_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Feedback", "id":1633, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Feedback", "id":1610, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":314}]], "type":"inst"}, {"name":"\'k\'", "id":1612, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"+", "id":1621, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Compare", "id":1613, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":315}]], "type":"inst"}, {"name":"Feedback", "id":1617, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"\'k\'", "id":1608, "start":"16", "end":"16", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'k\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Dest", "id":1607, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["324"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":1609, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"+", "id":1624, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"arg_TOTAL_K", "id":1614, "start":"15", "end":"17", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_K\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":1615, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":316}]], "type":"inst"}, {"name":">>", "id":1616, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":316}]], "type":"inst"}, {"name":"Compare", "id":1618, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":316}]], "type":"inst"}, {"name":"FFwd Dest", "id":1619, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "ffwdLinkID":["323"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Or", "id":1620, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"FFwd Dest", "id":1626, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_SignalGenerator.B0", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "ffwdLinkID":["322"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Exit", "id":1599, "start":"18", "end":"21", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"96", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":343, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"32 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_SignalGenerator.B4", "id":36, "start":"21", "end":"21", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_SignalGenerator.B3", "id":35, "start":"21", "end":"21", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_SignalGenerator.B6", "id":38, "start":"21", "end":"22", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":32, "to":33}, {"from":301, "to":302}, {"from":302, "to":303}, {"from":303, "to":310}, {"from":303, "to":309}, {"from":303, "to":304}, {"from":304, "to":308}, {"from":309, "to":310}, {"from":310, "to":311}, {"from":311, "to":312}, {"from":312, "to":324}, {"from":298, "to":299}, {"from":299, "to":300}, {"from":300, "to":314}, {"from":300, "to":313}, {"from":300, "to":305}, {"from":305, "to":307}, {"from":313, "to":314}, {"from":314, "to":315}, {"from":315, "to":316}, {"from":316, "to":325}, {"from":295, "to":296}, {"from":296, "to":297}, {"from":297, "to":318}, {"from":297, "to":317}, {"from":297, "to":306}, {"from":306, "to":321}, {"from":306, "to":307}, {"from":307, "to":322}, {"from":307, "to":308}, {"from":308, "to":323}, {"from":317, "to":318}, {"from":318, "to":319}, {"from":319, "to":320}, {"from":320, "to":326}, {"from":33, "to":34}, {"from":1581, "to":1582}, {"from":1576, "to":1577}, {"from":1571, "to":1572}, {"from":1570, "to":1572}, {"from":1572, "to":1579}, {"from":1572, "to":1568}, {"from":1573, "to":1574}, {"from":1574, "to":1575}, {"from":1575, "to":1577}, {"from":1577, "to":1568}, {"from":34, "to":37}, {"from":1595, "to":1585}, {"from":1588, "to":1589}, {"from":1587, "to":1589}, {"from":1589, "to":1590}, {"from":37, "to":36}, {"from":342, "to":343}, {"from":1633, "to":1599}, {"from":1610, "to":1599}, {"from":1612, "to":1613}, {"from":1612, "to":1621}, {"from":1613, "to":1599}, {"from":1617, "to":1618}, {"from":1608, "to":1609}, {"from":1607, "to":1609}, {"from":1609, "to":1624}, {"from":1614, "to":1615}, {"from":1615, "to":1616}, {"from":1616, "to":1618}, {"from":1618, "to":1599}, {"from":1619, "to":1620}, {"from":1620, "to":1599}, {"from":36, "to":34}, {"from":36, "to":35}, {"from":35, "to":33}, {"from":35, "to":38}]}, "6":{"nodes":[{"name":"kernel_Product.B0", "id":39, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Feedback", "id":345, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":342}]], "type":"inst"}]}, {"name":"kernel_Product.B2", "id":41, "start":"2", "end":"10", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"RD", "id":349, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"32 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_SignalGenerator_channel_pipe, signals_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Cluster 15", "id":348, "start":"3", "end":"6", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter1_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"3"}], "type":"cluster", "children":[{"name":"Exit", "id":1637, "start":"3", "end":"6", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"1", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 16", "id":350, "start":"6", "end":"10", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_while_cond_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19123_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"4", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'Z_pipe_iter\'", "id":1642, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":338}]], "type":"inst"}, {"name":"+", "id":1643, "start":"7", "end":"7", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"Exit", "id":1640, "start":"7", "end":"10", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_Product.B3", "id":42, "start":"10", "end":"43", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 17", "id":355, "start":"11", "end":"16", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c0_enter2922_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"5"}], "type":"cluster", "children":[{"name":"Feedback", "id":1648, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"And", "id":1653, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":344}]], "type":"inst"}, {"name":"Compare", "id":1654, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":344}]], "type":"inst"}, {"name":"Xor", "id":1677, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":344}]], "type":"inst"}, {"name":"And", "id":1651, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":345}]], "type":"inst"}, {"name":"Compare", "id":1652, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":345}]], "type":"inst"}, {"name":"And", "id":1649, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"8-bit And", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":346}]], "type":"inst"}, {"name":"Compare", "id":1650, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"8-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":346}]], "type":"inst"}, {"name":"\'kk_ii_jj\'", "id":1655, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'kk_ii_jj\'", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"And", "id":1659, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Compare", "id":1660, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Select", "id":1661, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"Xor", "id":1675, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"And", "id":1656, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"2147483632 (0x7FFFFFF0)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":1657, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":1658, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Compare", "id":1662, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1676, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"And", "id":1678, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"1-bit And", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":397}]], "type":"inst"}, {"name":"+", "id":1679, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":347}]], "type":"inst"}, {"name":"Exit", "id":1645, "start":"13", "end":"16", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"3", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"120", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":356, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_bFeeder_channel_pipe, bFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":357, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"512 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<_aFeeder_channel_pipe, aFeeder_channel_array_t, 256>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Cluster 18", "id":358, "start":"17", "end":"42", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body_i_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_products_c1_enter300_k5_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree4_cles5_e14kernel_product_19263_8gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"7", "Cluster Latency":"25"}], "type":"cluster", "children":[{"name":"Select", "id":1806, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"3", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"Select", "id":1784, "start":"17", "end":"18", "details":[{"type":"table", "Instruction":"1-bit Select", "Max Fanout":"6", "Start Cycle":"7", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":380}]], "type":"inst"}, {"name":"\'Z_pipe_iter\'", "id":2162, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_iter\'", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":338}]], "type":"inst"}, {"name":"+", "id":2203, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":423}]], "type":"inst"}, {"name":"Feedback", "id":1687, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":">>", "id":1688, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"5-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Xor", "id":1689, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"2", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1690, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1691, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1692, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1693, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1694, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1695, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1696, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1697, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1698, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1699, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1700, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1701, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":420}]], "type":"inst"}, {"name":"Feedback", "id":1702, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"10", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1801, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1802, "start":"21", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"11", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1703, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1890, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1891, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1704, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1978, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1979, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1705, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2066, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2067, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1706, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1824, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1825, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1707, "start":"22", "end":"22", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"12", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1912, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1913, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"13", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1708, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2000, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2001, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1709, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2089, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2090, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1710, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1846, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1847, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1711, "start":"24", "end":"24", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1934, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1935, "start":"25", "end":"25", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"15", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1712, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2022, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2023, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1713, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2112, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2113, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1714, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1868, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1869, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1715, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"16", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":1956, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":1957, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1716, "start":"28", "end":"28", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"18", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2044, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2045, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"19", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Feedback", "id":1717, "start":"30", "end":"30", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"20", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"reg", "id":2135, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "type":"inst"}, {"name":"Select", "id":2136, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Select", "id":1718, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"5-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"-", "id":1719, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"5-bit Integer Subtract", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1720, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1721, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1866, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1867, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1954, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1955, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2042, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2043, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2133, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2134, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1722, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1723, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1864, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1865, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1952, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1953, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2040, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2041, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2131, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2132, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1724, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1725, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1862, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1863, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1950, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1951, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2038, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2039, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2129, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2130, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1726, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1727, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1860, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1861, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1948, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1949, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2036, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2037, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2127, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2128, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1728, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1729, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1844, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1845, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1932, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1933, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2020, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2021, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2110, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2111, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1730, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1731, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1842, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1843, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1930, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1931, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2018, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2019, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2108, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2109, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1732, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1733, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1840, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1841, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1928, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1929, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2016, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2017, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2106, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2107, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1734, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1735, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1838, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1839, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1926, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1927, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2014, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2015, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2104, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2105, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1736, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1737, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1822, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1823, "start":"19", "end":"20", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1910, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1911, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1998, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1999, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2087, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2088, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1738, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1739, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1820, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1821, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1908, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1909, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1996, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1997, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2085, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2086, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1740, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1741, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1818, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1819, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1906, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1907, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1994, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1995, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2083, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2084, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1742, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1743, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1816, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1817, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1904, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1905, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1992, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1993, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2081, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2082, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1744, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1745, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1799, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1800, "start":"19", "end":"20", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1888, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1889, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1976, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1977, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2064, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2065, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1746, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1747, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1797, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1798, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1886, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1887, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1974, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1975, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2062, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2063, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1748, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1749, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1795, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1796, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1884, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1885, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1972, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1973, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2060, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2061, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'bFeeder_channel_array,Y_shreg\'", "id":1750, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'bFeeder_channel_array,Y_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"Select", "id":1751, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":330}]], "type":"inst"}, {"name":"reg", "id":1793, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1794, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1882, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1883, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1970, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1971, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2058, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2059, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1752, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1753, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":2056, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2057, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2079, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2080, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2102, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2103, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2125, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2126, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1754, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1755, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":2054, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2055, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2077, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2078, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2100, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2101, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2123, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2124, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1756, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1757, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":2052, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2053, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2075, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2076, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2098, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2099, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2121, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2122, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1758, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1759, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":2050, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2051, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2068, "start":"26", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2069, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"reg", "id":2073, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2074, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2091, "start":"26", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2092, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"reg", "id":2096, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2097, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2114, "start":"28", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"18", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2115, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"reg", "id":2119, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2120, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2137, "start":"30", "end":"40", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"20", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2138, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1760, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1761, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1968, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1969, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1990, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1991, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2012, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2013, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2034, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2035, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1762, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1763, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1966, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1967, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1988, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1989, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2010, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2011, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2032, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2033, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1764, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1765, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1964, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1965, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1986, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1987, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2008, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2009, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":2030, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2031, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1766, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1767, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"3", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1962, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1963, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1980, "start":"24", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1981, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1983, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2170, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2171, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":1984, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1985, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2002, "start":"24", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2003, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":2005, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2179, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2180, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2006, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2007, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2024, "start":"26", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2025, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":2027, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2188, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2189, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":2028, "start":"29", "end":"30", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"19", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2029, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":2046, "start":"28", "end":"38", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"18", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":2047, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":2049, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2197, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2198, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1768, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1769, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1880, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1881, "start":"19", "end":"20", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1902, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1903, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1924, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1925, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1946, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1947, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1770, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1771, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1878, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1879, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1900, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1901, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1922, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1923, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1944, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1945, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1772, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1773, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1876, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1877, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1898, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1899, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1920, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1921, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1942, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1943, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1774, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1775, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1874, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1875, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1892, "start":"22", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"12", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1893, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1895, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2167, "start":"33", "end":"34", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2168, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":1896, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1897, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1914, "start":"22", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"12", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1915, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1917, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2176, "start":"33", "end":"34", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2177, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":1918, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1919, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1936, "start":"24", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1937, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1939, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2185, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2186, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"reg", "id":1940, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1941, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1958, "start":"26", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1959, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1961, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2194, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2195, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1776, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1777, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1791, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1792, "start":"19", "end":"20", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1814, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1815, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1836, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1837, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1858, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1859, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1778, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1779, "start":"18", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1789, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1790, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1812, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1813, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1834, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1835, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1856, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1857, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1780, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"Select", "id":1781, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":331}]], "type":"inst"}, {"name":"reg", "id":1787, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1788, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1810, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1811, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1832, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1833, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"reg", "id":1854, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1855, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"\'aFeeder_channel_array,X_shreg\'", "id":1782, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'aFeeder_channel_array,X_shreg\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"Select", "id":1783, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":74}]], "type":"inst"}, {"name":"reg", "id":1785, "start":"21", "end":"22", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"11", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1786, "start":"22", "end":"23", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"12", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1803, "start":"20", "end":"30", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"10", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1804, "start":"30", "end":"31", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"20", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1807, "start":"31", "end":"31", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"21", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2142, "start":"31", "end":"32", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"21", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2143, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"22", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2144, "start":"33", "end":"34", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2145, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2148, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2149, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2154, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2155, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"reg", "id":1808, "start":"23", "end":"24", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"13", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1809, "start":"24", "end":"25", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"14", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1826, "start":"22", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"12", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1827, "start":"32", "end":"33", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"22", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1829, "start":"33", "end":"33", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"23", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2146, "start":"33", "end":"34", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"23", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2147, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"24", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2150, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2151, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2156, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2157, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"reg", "id":1830, "start":"25", "end":"26", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"15", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1831, "start":"26", "end":"27", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"16", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1848, "start":"24", "end":"34", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"14", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1849, "start":"34", "end":"35", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"24", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1851, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"25", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2152, "start":"35", "end":"36", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"25", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2153, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"26", "Latency":"1"}], "type":"inst"}, {"name":"reg", "id":2158, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2159, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"reg", "id":1852, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"17", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":1853, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"18", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":789}]], "type":"inst"}, {"name":"f32 Dot-4", "id":1870, "start":"26", "end":"36", "details":[{"type":"table", "Instruction":"32-bit Floating-point Dot Product of Size 4", "Max Fanout":"1", "Start Cycle":"16", "Latency":"10"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":383}]], "type":"inst"}, {"name":"reg", "id":1871, "start":"36", "end":"37", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"2", "Start Cycle":"26", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":337}]], "type":"inst"}, {"name":"Select", "id":1873, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2160, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2161, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":406}]], "type":"inst"}, {"name":"Feedback", "id":2071, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Select", "id":2072, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2173, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2174, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Feedback", "id":2094, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Select", "id":2095, "start":"37", "end":"37", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"27", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2182, "start":"37", "end":"38", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"27", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2183, "start":"38", "end":"39", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Feedback", "id":2117, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":25}]], "type":"inst"}, {"name":"Select", "id":2118, "start":"39", "end":"39", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2191, "start":"39", "end":"40", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"29", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2192, "start":"40", "end":"41", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"30", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Feedback", "id":2140, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"Select", "id":2141, "start":"41", "end":"41", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"31", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":391}]], "type":"inst"}, {"name":"reg", "id":2200, "start":"41", "end":"42", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"31", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/fpga_reg.hpp", "line":23}]], "type":"inst"}, {"name":"reg", "id":2201, "start":"42", "end":"43", "details":[{"type":"table", "Instruction":"reg", "Max Fanout":"1", "Start Cycle":"32", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":333}]], "type":"inst"}, {"name":"\'Z_pipe_base\'", "id":2163, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'Z_pipe_base\'", "Max Fanout":"1", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":339}]], "type":"inst"}, {"name":"Select", "id":2164, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"2", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":338}]], "type":"inst"}, {"name":"+", "id":2165, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":409}]], "type":"inst"}, {"name":"Compare", "id":2166, "start":"20", "end":"21", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"10", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":409}]], "type":"inst"}, {"name":"Exit", "id":1684, "start":"39", "end":"42", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"144", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":359, "start":"42", "end":"42", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"32", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_Product.B1", "id":40, "start":"43", "end":"43", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":39, "to":41}, {"from":41, "to":42}, {"from":348, "to":350}, {"from":1642, "to":1643}, {"from":1642, "to":1640}, {"from":42, "to":40}, {"from":355, "to":357}, {"from":355, "to":356}, {"from":355, "to":358}, {"from":1648, "to":1649}, {"from":1648, "to":1651}, {"from":1648, "to":1653}, {"from":1653, "to":1654}, {"from":1654, "to":1677}, {"from":1654, "to":1645}, {"from":1677, "to":1678}, {"from":1651, "to":1652}, {"from":1652, "to":1645}, {"from":1649, "to":1650}, {"from":1650, "to":1661}, {"from":1650, "to":1645}, {"from":1655, "to":1679}, {"from":1655, "to":1656}, {"from":1655, "to":1659}, {"from":1659, "to":1660}, {"from":1660, "to":1661}, {"from":1661, "to":1675}, {"from":1675, "to":1676}, {"from":1656, "to":1662}, {"from":1656, "to":1658}, {"from":1656, "to":1657}, {"from":1657, "to":1645}, {"from":1658, "to":1645}, {"from":1662, "to":1676}, {"from":1676, "to":1678}, {"from":1678, "to":1645}, {"from":356, "to":358}, {"from":357, "to":358}, {"from":358, "to":359}, {"from":1806, "to":2141}, {"from":1806, "to":2118}, {"from":1806, "to":2095}, {"from":1806, "to":2072}, {"from":1806, "to":2049}, {"from":1806, "to":2027}, {"from":1806, "to":2005}, {"from":1806, "to":1983}, {"from":1806, "to":1961}, {"from":1806, "to":1939}, {"from":1806, "to":1917}, {"from":1806, "to":1895}, {"from":1806, "to":1873}, {"from":1806, "to":1851}, {"from":1806, "to":1829}, {"from":1806, "to":1807}, {"from":1784, "to":1802}, {"from":1784, "to":1825}, {"from":1784, "to":1847}, {"from":1784, "to":1869}, {"from":1784, "to":1891}, {"from":1784, "to":1913}, {"from":1784, "to":1935}, {"from":1784, "to":1957}, {"from":1784, "to":1979}, {"from":1784, "to":2001}, {"from":1784, "to":2023}, {"from":1784, "to":2045}, {"from":1784, "to":2067}, {"from":1784, "to":2090}, {"from":1784, "to":2113}, {"from":1784, "to":2136}, {"from":2162, "to":2164}, {"from":2162, "to":2166}, {"from":2162, "to":2203}, {"from":1687, "to":1688}, {"from":1687, "to":1719}, {"from":1688, "to":1718}, {"from":1688, "to":1689}, {"from":1689, "to":1717}, {"from":1689, "to":1716}, {"from":1689, "to":1715}, {"from":1689, "to":1714}, {"from":1689, "to":1713}, {"from":1689, "to":1712}, {"from":1689, "to":1711}, {"from":1689, "to":1710}, {"from":1689, "to":1709}, {"from":1689, "to":1708}, {"from":1689, "to":1707}, {"from":1689, "to":1706}, {"from":1689, "to":1705}, {"from":1689, "to":1704}, {"from":1689, "to":1703}, {"from":1689, "to":1702}, {"from":1689, "to":1701}, {"from":1689, "to":1700}, {"from":1689, "to":1699}, {"from":1689, "to":1698}, {"from":1689, "to":1697}, {"from":1689, "to":1696}, {"from":1689, "to":1695}, {"from":1689, "to":1694}, {"from":1689, "to":1693}, {"from":1689, "to":1692}, {"from":1689, "to":1691}, {"from":1689, "to":1690}, {"from":1690, "to":1807}, {"from":1691, "to":1895}, {"from":1692, "to":1983}, {"from":1693, "to":1829}, {"from":1694, "to":1917}, {"from":1695, "to":2005}, {"from":1696, "to":1851}, {"from":1697, "to":1939}, {"from":1698, "to":2027}, {"from":1699, "to":1873}, {"from":1700, "to":1961}, {"from":1701, "to":2049}, {"from":1702, "to":1801}, {"from":1801, "to":1802}, {"from":1802, "to":1803}, {"from":1703, "to":1890}, {"from":1890, "to":1891}, {"from":1891, "to":1892}, {"from":1704, "to":1978}, {"from":1978, "to":1979}, {"from":1979, "to":1980}, {"from":1705, "to":2066}, {"from":2066, "to":2067}, {"from":2067, "to":2068}, {"from":1706, "to":1824}, {"from":1824, "to":1825}, {"from":1825, "to":1826}, {"from":1707, "to":1912}, {"from":1912, "to":1913}, {"from":1913, "to":1914}, {"from":1708, "to":2000}, {"from":2000, "to":2001}, {"from":2001, "to":2002}, {"from":1709, "to":2089}, {"from":2089, "to":2090}, {"from":2090, "to":2091}, {"from":1710, "to":1846}, {"from":1846, "to":1847}, {"from":1847, "to":1848}, {"from":1711, "to":1934}, {"from":1934, "to":1935}, {"from":1935, "to":1936}, {"from":1712, "to":2022}, {"from":2022, "to":2023}, {"from":2023, "to":2024}, {"from":1713, "to":2112}, {"from":2112, "to":2113}, {"from":2113, "to":2114}, {"from":1714, "to":1868}, {"from":1868, "to":1869}, {"from":1869, "to":1870}, {"from":1715, "to":1956}, {"from":1956, "to":1957}, {"from":1957, "to":1958}, {"from":1716, "to":2044}, {"from":2044, "to":2045}, {"from":2045, "to":2046}, {"from":1717, "to":2135}, {"from":2135, "to":2136}, {"from":2136, "to":2137}, {"from":1718, "to":1719}, {"from":1720, "to":1721}, {"from":1721, "to":1866}, {"from":1866, "to":1867}, {"from":1867, "to":1954}, {"from":1867, "to":1870}, {"from":1954, "to":1955}, {"from":1955, "to":2042}, {"from":1955, "to":1958}, {"from":2042, "to":2043}, {"from":2043, "to":2133}, {"from":2043, "to":2046}, {"from":2133, "to":2134}, {"from":2134, "to":2137}, {"from":1722, "to":1723}, {"from":1723, "to":1864}, {"from":1864, "to":1865}, {"from":1865, "to":1952}, {"from":1865, "to":1870}, {"from":1952, "to":1953}, {"from":1953, "to":2040}, {"from":1953, "to":1958}, {"from":2040, "to":2041}, {"from":2041, "to":2131}, {"from":2041, "to":2046}, {"from":2131, "to":2132}, {"from":2132, "to":2137}, {"from":1724, "to":1725}, {"from":1725, "to":1862}, {"from":1862, "to":1863}, {"from":1863, "to":1950}, {"from":1863, "to":1870}, {"from":1950, "to":1951}, {"from":1951, "to":2038}, {"from":1951, "to":1958}, {"from":2038, "to":2039}, {"from":2039, "to":2129}, {"from":2039, "to":2046}, {"from":2129, "to":2130}, {"from":2130, "to":2137}, {"from":1726, "to":1727}, {"from":1727, "to":1860}, {"from":1860, "to":1861}, {"from":1861, "to":1948}, {"from":1861, "to":1870}, {"from":1948, "to":1949}, {"from":1949, "to":2036}, {"from":1949, "to":1958}, {"from":2036, "to":2037}, {"from":2037, "to":2127}, {"from":2037, "to":2046}, {"from":2127, "to":2128}, {"from":2128, "to":2137}, {"from":1728, "to":1729}, {"from":1729, "to":1844}, {"from":1844, "to":1845}, {"from":1845, "to":1932}, {"from":1845, "to":1848}, {"from":1932, "to":1933}, {"from":1933, "to":2020}, {"from":1933, "to":1936}, {"from":2020, "to":2021}, {"from":2021, "to":2110}, {"from":2021, "to":2024}, {"from":2110, "to":2111}, {"from":2111, "to":2114}, {"from":1730, "to":1731}, {"from":1731, "to":1842}, {"from":1842, "to":1843}, {"from":1843, "to":1930}, {"from":1843, "to":1848}, {"from":1930, "to":1931}, {"from":1931, "to":2018}, {"from":1931, "to":1936}, {"from":2018, "to":2019}, {"from":2019, "to":2108}, {"from":2019, "to":2024}, {"from":2108, "to":2109}, {"from":2109, "to":2114}, {"from":1732, "to":1733}, {"from":1733, "to":1840}, {"from":1840, "to":1841}, {"from":1841, "to":1928}, {"from":1841, "to":1848}, {"from":1928, "to":1929}, {"from":1929, "to":2016}, {"from":1929, "to":1936}, {"from":2016, "to":2017}, {"from":2017, "to":2106}, {"from":2017, "to":2024}, {"from":2106, "to":2107}, {"from":2107, "to":2114}, {"from":1734, "to":1735}, {"from":1735, "to":1838}, {"from":1838, "to":1839}, {"from":1839, "to":1926}, {"from":1839, "to":1848}, {"from":1926, "to":1927}, {"from":1927, "to":2014}, {"from":1927, "to":1936}, {"from":2014, "to":2015}, {"from":2015, "to":2104}, {"from":2015, "to":2024}, {"from":2104, "to":2105}, {"from":2105, "to":2114}, {"from":1736, "to":1737}, {"from":1737, "to":1822}, {"from":1822, "to":1823}, {"from":1823, "to":1910}, {"from":1823, "to":1826}, {"from":1910, "to":1911}, {"from":1911, "to":1998}, {"from":1911, "to":1914}, {"from":1998, "to":1999}, {"from":1999, "to":2087}, {"from":1999, "to":2002}, {"from":2087, "to":2088}, {"from":2088, "to":2091}, {"from":1738, "to":1739}, {"from":1739, "to":1820}, {"from":1820, "to":1821}, {"from":1821, "to":1908}, {"from":1821, "to":1826}, {"from":1908, "to":1909}, {"from":1909, "to":1996}, {"from":1909, "to":1914}, {"from":1996, "to":1997}, {"from":1997, "to":2085}, {"from":1997, "to":2002}, {"from":2085, "to":2086}, {"from":2086, "to":2091}, {"from":1740, "to":1741}, {"from":1741, "to":1818}, {"from":1818, "to":1819}, {"from":1819, "to":1906}, {"from":1819, "to":1826}, {"from":1906, "to":1907}, {"from":1907, "to":1994}, {"from":1907, "to":1914}, {"from":1994, "to":1995}, {"from":1995, "to":2083}, {"from":1995, "to":2002}, {"from":2083, "to":2084}, {"from":2084, "to":2091}, {"from":1742, "to":1743}, {"from":1743, "to":1816}, {"from":1816, "to":1817}, {"from":1817, "to":1904}, {"from":1817, "to":1826}, {"from":1904, "to":1905}, {"from":1905, "to":1992}, {"from":1905, "to":1914}, {"from":1992, "to":1993}, {"from":1993, "to":2081}, {"from":1993, "to":2002}, {"from":2081, "to":2082}, {"from":2082, "to":2091}, {"from":1744, "to":1745}, {"from":1745, "to":1799}, {"from":1799, "to":1800}, {"from":1800, "to":1888}, {"from":1800, "to":1803}, {"from":1888, "to":1889}, {"from":1889, "to":1976}, {"from":1889, "to":1892}, {"from":1976, "to":1977}, {"from":1977, "to":2064}, {"from":1977, "to":1980}, {"from":2064, "to":2065}, {"from":2065, "to":2068}, {"from":1746, "to":1747}, {"from":1747, "to":1797}, {"from":1797, "to":1798}, {"from":1798, "to":1886}, {"from":1798, "to":1803}, {"from":1886, "to":1887}, {"from":1887, "to":1974}, {"from":1887, "to":1892}, {"from":1974, "to":1975}, {"from":1975, "to":2062}, {"from":1975, "to":1980}, {"from":2062, "to":2063}, {"from":2063, "to":2068}, {"from":1748, "to":1749}, {"from":1749, "to":1795}, {"from":1795, "to":1796}, {"from":1796, "to":1884}, {"from":1796, "to":1803}, {"from":1884, "to":1885}, {"from":1885, "to":1972}, {"from":1885, "to":1892}, {"from":1972, "to":1973}, {"from":1973, "to":2060}, {"from":1973, "to":1980}, {"from":2060, "to":2061}, {"from":2061, "to":2068}, {"from":1750, "to":1751}, {"from":1751, "to":1793}, {"from":1793, "to":1794}, {"from":1794, "to":1882}, {"from":1794, "to":1803}, {"from":1882, "to":1883}, {"from":1883, "to":1970}, {"from":1883, "to":1892}, {"from":1970, "to":1971}, {"from":1971, "to":2058}, {"from":1971, "to":1980}, {"from":2058, "to":2059}, {"from":2059, "to":2068}, {"from":1752, "to":1753}, {"from":1753, "to":2056}, {"from":2056, "to":2057}, {"from":2057, "to":2079}, {"from":2057, "to":2068}, {"from":2079, "to":2080}, {"from":2080, "to":2102}, {"from":2080, "to":2091}, {"from":2102, "to":2103}, {"from":2103, "to":2125}, {"from":2103, "to":2114}, {"from":2125, "to":2126}, {"from":2126, "to":2137}, {"from":1754, "to":1755}, {"from":1755, "to":2054}, {"from":2054, "to":2055}, {"from":2055, "to":2077}, {"from":2055, "to":2068}, {"from":2077, "to":2078}, {"from":2078, "to":2100}, {"from":2078, "to":2091}, {"from":2100, "to":2101}, {"from":2101, "to":2123}, {"from":2101, "to":2114}, {"from":2123, "to":2124}, {"from":2124, "to":2137}, {"from":1756, "to":1757}, {"from":1757, "to":2052}, {"from":2052, "to":2053}, {"from":2053, "to":2075}, {"from":2053, "to":2068}, {"from":2075, "to":2076}, {"from":2076, "to":2098}, {"from":2076, "to":2091}, {"from":2098, "to":2099}, {"from":2099, "to":2121}, {"from":2099, "to":2114}, {"from":2121, "to":2122}, {"from":2122, "to":2137}, {"from":1758, "to":1759}, {"from":1759, "to":2050}, {"from":2050, "to":2051}, {"from":2051, "to":2073}, {"from":2051, "to":2068}, {"from":2068, "to":2069}, {"from":2069, "to":2072}, {"from":2073, "to":2074}, {"from":2074, "to":2096}, {"from":2074, "to":2091}, {"from":2091, "to":2092}, {"from":2092, "to":2095}, {"from":2096, "to":2097}, {"from":2097, "to":2119}, {"from":2097, "to":2114}, {"from":2114, "to":2115}, {"from":2115, "to":2118}, {"from":2119, "to":2120}, {"from":2120, "to":2137}, {"from":2137, "to":2138}, {"from":2138, "to":2141}, {"from":1760, "to":1761}, {"from":1761, "to":1968}, {"from":1968, "to":1969}, {"from":1969, "to":1990}, {"from":1969, "to":1980}, {"from":1990, "to":1991}, {"from":1991, "to":2012}, {"from":1991, "to":2002}, {"from":2012, "to":2013}, {"from":2013, "to":2034}, {"from":2013, "to":2024}, {"from":2034, "to":2035}, {"from":2035, "to":2046}, {"from":1762, "to":1763}, {"from":1763, "to":1966}, {"from":1966, "to":1967}, {"from":1967, "to":1988}, {"from":1967, "to":1980}, {"from":1988, "to":1989}, {"from":1989, "to":2010}, {"from":1989, "to":2002}, {"from":2010, "to":2011}, {"from":2011, "to":2032}, {"from":2011, "to":2024}, {"from":2032, "to":2033}, {"from":2033, "to":2046}, {"from":1764, "to":1765}, {"from":1765, "to":1964}, {"from":1964, "to":1965}, {"from":1965, "to":1986}, {"from":1965, "to":1980}, {"from":1986, "to":1987}, {"from":1987, "to":2008}, {"from":1987, "to":2002}, {"from":2008, "to":2009}, {"from":2009, "to":2030}, {"from":2009, "to":2024}, {"from":2030, "to":2031}, {"from":2031, "to":2046}, {"from":1766, "to":1767}, {"from":1767, "to":1962}, {"from":1962, "to":1963}, {"from":1963, "to":1984}, {"from":1963, "to":1980}, {"from":1980, "to":1981}, {"from":1981, "to":1983}, {"from":1983, "to":2170}, {"from":2170, "to":2171}, {"from":1984, "to":1985}, {"from":1985, "to":2006}, {"from":1985, "to":2002}, {"from":2002, "to":2003}, {"from":2003, "to":2005}, {"from":2005, "to":2179}, {"from":2179, "to":2180}, {"from":2006, "to":2007}, {"from":2007, "to":2028}, {"from":2007, "to":2024}, {"from":2024, "to":2025}, {"from":2025, "to":2027}, {"from":2027, "to":2188}, {"from":2188, "to":2189}, {"from":2028, "to":2029}, {"from":2029, "to":2046}, {"from":2046, "to":2047}, {"from":2047, "to":2049}, {"from":2049, "to":2197}, {"from":2197, "to":2198}, {"from":1768, "to":1769}, {"from":1769, "to":1880}, {"from":1880, "to":1881}, {"from":1881, "to":1902}, {"from":1881, "to":1892}, {"from":1902, "to":1903}, {"from":1903, "to":1924}, {"from":1903, "to":1914}, {"from":1924, "to":1925}, {"from":1925, "to":1946}, {"from":1925, "to":1936}, {"from":1946, "to":1947}, {"from":1947, "to":1958}, {"from":1770, "to":1771}, {"from":1771, "to":1878}, {"from":1878, "to":1879}, {"from":1879, "to":1900}, {"from":1879, "to":1892}, {"from":1900, "to":1901}, {"from":1901, "to":1922}, {"from":1901, "to":1914}, {"from":1922, "to":1923}, {"from":1923, "to":1944}, {"from":1923, "to":1936}, {"from":1944, "to":1945}, {"from":1945, "to":1958}, {"from":1772, "to":1773}, {"from":1773, "to":1876}, {"from":1876, "to":1877}, {"from":1877, "to":1898}, {"from":1877, "to":1892}, {"from":1898, "to":1899}, {"from":1899, "to":1920}, {"from":1899, "to":1914}, {"from":1920, "to":1921}, {"from":1921, "to":1942}, {"from":1921, "to":1936}, {"from":1942, "to":1943}, {"from":1943, "to":1958}, {"from":1774, "to":1775}, {"from":1775, "to":1874}, {"from":1874, "to":1875}, {"from":1875, "to":1896}, {"from":1875, "to":1892}, {"from":1892, "to":1893}, {"from":1893, "to":1895}, {"from":1895, "to":2167}, {"from":2167, "to":2168}, {"from":1896, "to":1897}, {"from":1897, "to":1918}, {"from":1897, "to":1914}, {"from":1914, "to":1915}, {"from":1915, "to":1917}, {"from":1917, "to":2176}, {"from":2176, "to":2177}, {"from":1918, "to":1919}, {"from":1919, "to":1940}, {"from":1919, "to":1936}, {"from":1936, "to":1937}, {"from":1937, "to":1939}, {"from":1939, "to":2185}, {"from":2185, "to":2186}, {"from":1940, "to":1941}, {"from":1941, "to":1958}, {"from":1958, "to":1959}, {"from":1959, "to":1961}, {"from":1961, "to":2194}, {"from":2194, "to":2195}, {"from":1776, "to":1777}, {"from":1777, "to":1791}, {"from":1791, "to":1792}, {"from":1792, "to":1814}, {"from":1792, "to":1803}, {"from":1814, "to":1815}, {"from":1815, "to":1836}, {"from":1815, "to":1826}, {"from":1836, "to":1837}, {"from":1837, "to":1858}, {"from":1837, "to":1848}, {"from":1858, "to":1859}, {"from":1859, "to":1870}, {"from":1778, "to":1779}, {"from":1779, "to":1789}, {"from":1789, "to":1790}, {"from":1790, "to":1812}, {"from":1790, "to":1803}, {"from":1812, "to":1813}, {"from":1813, "to":1834}, {"from":1813, "to":1826}, {"from":1834, "to":1835}, {"from":1835, "to":1856}, {"from":1835, "to":1848}, {"from":1856, "to":1857}, {"from":1857, "to":1870}, {"from":1780, "to":1781}, {"from":1781, "to":1787}, {"from":1787, "to":1788}, {"from":1788, "to":1810}, {"from":1788, "to":1803}, {"from":1810, "to":1811}, {"from":1811, "to":1832}, {"from":1811, "to":1826}, {"from":1832, "to":1833}, {"from":1833, "to":1854}, {"from":1833, "to":1848}, {"from":1854, "to":1855}, {"from":1855, "to":1870}, {"from":1782, "to":1783}, {"from":1783, "to":1785}, {"from":1785, "to":1786}, {"from":1786, "to":1808}, {"from":1786, "to":1803}, {"from":1803, "to":1804}, {"from":1804, "to":1807}, {"from":1807, "to":2142}, {"from":2142, "to":2143}, {"from":2143, "to":2144}, {"from":2144, "to":2145}, {"from":2145, "to":2148}, {"from":2148, "to":2149}, {"from":2149, "to":2154}, {"from":2154, "to":2155}, {"from":2155, "to":1684}, {"from":1808, "to":1809}, {"from":1809, "to":1830}, {"from":1809, "to":1826}, {"from":1826, "to":1827}, {"from":1827, "to":1829}, {"from":1829, "to":2146}, {"from":2146, "to":2147}, {"from":2147, "to":2150}, {"from":2150, "to":2151}, {"from":2151, "to":2156}, {"from":2156, "to":2157}, {"from":2157, "to":1684}, {"from":1830, "to":1831}, {"from":1831, "to":1852}, {"from":1831, "to":1848}, {"from":1848, "to":1849}, {"from":1849, "to":1851}, {"from":1851, "to":2152}, {"from":2152, "to":2153}, {"from":2153, "to":2158}, {"from":2158, "to":2159}, {"from":2159, "to":1684}, {"from":1852, "to":1853}, {"from":1853, "to":1870}, {"from":1870, "to":1871}, {"from":1871, "to":1873}, {"from":1873, "to":2160}, {"from":2160, "to":2161}, {"from":2161, "to":1684}, {"from":2071, "to":2072}, {"from":2072, "to":2173}, {"from":2173, "to":2174}, {"from":2094, "to":2095}, {"from":2095, "to":2182}, {"from":2182, "to":2183}, {"from":2117, "to":2118}, {"from":2118, "to":2191}, {"from":2191, "to":2192}, {"from":2140, "to":2141}, {"from":2141, "to":2200}, {"from":2200, "to":2201}, {"from":2163, "to":2164}, {"from":2164, "to":2165}, {"from":2165, "to":2166}, {"from":2166, "to":1684}, {"from":40, "to":41}]}, "7":{"nodes":[{"name":"kernel_cLoader.B0", "id":43, "start":"0", "end":"8", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 19", "id":361, "start":"1", "end":"8", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_23976_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"arg_TOTAL_I", "id":2245, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2246, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":">>", "id":2247, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Compare", "id":2251, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"FFwd Src", "id":2258, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_cLoader.B1, kernel_cLoader.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["2270", "2287"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Compare", "id":2252, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Select", "id":2253, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2254, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2255, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"FFwd Src", "id":2259, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_cLoader.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2262"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":2248, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "type":"inst"}, {"name":"FFwd Src", "id":2256, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_cLoader.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2265"], "type":"inst"}, {"name":"arg_p3", "id":2249, "start":"0", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"3", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"FP Compare", "id":2250, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"FFwd Src", "id":2257, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_cLoader.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2300"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Exit", "id":2243, "start":"5", "end":"8", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":360, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_cLoader.B1", "id":44, "start":"8", "end":"16", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 20", "id":363, "start":"9", "end":"16", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter714_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24107_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"\'addr_temp\'", "id":2280, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'addr_temp\'", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"\'i\'", "id":2263, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"FFwd Dest", "id":2262, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2259"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Select", "id":2264, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"+", "id":2278, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"FFwd Dest", "id":2265, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2256"], "type":"inst"}, {"name":"+", "id":2266, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":">>", "id":2267, "start":"10", "end":"11", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"<<", "id":2269, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Compare", "id":2268, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Compare", "id":2273, "start":"11", "end":"12", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Select", "id":2274, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2275, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"+", "id":2276, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"FFwd Dest", "id":2270, "start":"12", "end":"12", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["2258"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Or", "id":2271, "start":"12", "end":"13", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Select", "id":2272, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}, {"name":"+", "id":2281, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}, {"name":"Exit", "id":2260, "start":"13", "end":"16", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_cLoader.B2", "id":45, "start":"16", "end":"21", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 21", "id":369, "start":"17", "end":"21", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter755_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24268_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":2294, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Global variable", "id":2291, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"+", "id":2292, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":441}]], "type":"inst"}, {"name":"\'j\'", "id":2285, "start":"17", "end":"17", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"Compare", "id":2286, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"FFwd Dest", "id":2287, "start":"18", "end":"18", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2258"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Exit", "id":2283, "start":"18", "end":"21", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"248", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_cLoader.B5", "id":48, "start":"21", "end":"183", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 22", "id":382, "start":"22", "end":"26", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloaders_c0_enter946_k6_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree5_cles5_e14kernel_cloader_24516_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":2313, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Global variable", "id":2304, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"<<", "id":2305, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":444}]], "type":"inst"}, {"name":"+", "id":2308, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":449}]], "type":"inst"}, {"name":"FFwd Dest", "id":2300, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_cLoader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2257"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Xor", "id":2301, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"Or", "id":2303, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":442}]], "type":"inst"}, {"name":"arg_serialized_C_device", "id":2306, "start":"21", "end":"23", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_C_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":436}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2307, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2298, "start":"23", "end":"26", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"288", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":383, "start":"26", "end":"183", "details":[{"type":"table", "Instruction":"Load", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"4", "Start Cycle":"5", "Latency":"157"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":444}]], "type":"inst"}, {"name":"WR", "id":384, "start":"183", "end":"183", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"2", "Start Cycle":"162", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_cLoader.B4", "id":47, "start":"183", "end":"183", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_cLoader.B3", "id":46, "start":"183", "end":"183", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_cLoader.B6", "id":49, "start":"183", "end":"184", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":43, "to":44}, {"from":2245, "to":2246}, {"from":2246, "to":2247}, {"from":2247, "to":2253}, {"from":2247, "to":2252}, {"from":2247, "to":2251}, {"from":2251, "to":2258}, {"from":2252, "to":2253}, {"from":2253, "to":2254}, {"from":2254, "to":2255}, {"from":2255, "to":2259}, {"from":2248, "to":2256}, {"from":2249, "to":2250}, {"from":2250, "to":2257}, {"from":44, "to":45}, {"from":2280, "to":2281}, {"from":2280, "to":2260}, {"from":2263, "to":2264}, {"from":2262, "to":2264}, {"from":2264, "to":2278}, {"from":2264, "to":2260}, {"from":2265, "to":2266}, {"from":2266, "to":2267}, {"from":2267, "to":2274}, {"from":2267, "to":2273}, {"from":2267, "to":2268}, {"from":2267, "to":2269}, {"from":2269, "to":2272}, {"from":2268, "to":2271}, {"from":2273, "to":2274}, {"from":2274, "to":2275}, {"from":2275, "to":2276}, {"from":2276, "to":2260}, {"from":2270, "to":2271}, {"from":2271, "to":2272}, {"from":2271, "to":2260}, {"from":2272, "to":2281}, {"from":45, "to":48}, {"from":2294, "to":2283}, {"from":2291, "to":2292}, {"from":2291, "to":2283}, {"from":2285, "to":2286}, {"from":48, "to":47}, {"from":382, "to":384}, {"from":382, "to":383}, {"from":2313, "to":2298}, {"from":2304, "to":2308}, {"from":2304, "to":2305}, {"from":2305, "to":2307}, {"from":2300, "to":2301}, {"from":2301, "to":2303}, {"from":2303, "to":2298}, {"from":2306, "to":2307}, {"from":2307, "to":2298}, {"from":383, "to":384}, {"from":47, "to":45}, {"from":47, "to":46}, {"from":46, "to":44}, {"from":46, "to":49}]}, "8":{"nodes":[{"name":"kernel_Out.B0", "id":50, "start":"0", "end":"8", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 23", "id":387, "start":"1", "end":"8", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26492_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"arg_TOTAL_I", "id":2319, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2320, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":">>", "id":2321, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Compare", "id":2328, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"2", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Src", "id":2339, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Out.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["2357"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Compare", "id":2334, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2335, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2336, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2337, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Src", "id":2342, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Out.B1", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2345"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"arg_TOTAL_J", "id":2322, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"+", "id":2323, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":">>", "id":2324, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2327, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Or", "id":2329, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Src", "id":2340, "start":"0", "end":"3", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"3"}], "ffwdLinkID":["2367", "2369", "2370", "2403"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2330, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2331, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2332, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2333, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Src", "id":2341, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_Out.B2", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2353"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"arg_p3", "id":2325, "start":"0", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"3", "Start Cycle":"0", "Latency":"4"}], "type":"inst"}, {"name":"FP Compare", "id":2326, "start":"4", "end":"5", "details":[{"type":"table", "Instruction":"32-bit Floating-point Compare", "Max Fanout":"4", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"FFwd Src", "id":2338, "start":"0", "end":"5", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5, kernel_Out.B5", "Max Fanout":"1", "Start Cycle":"0", "Latency":"5"}], "ffwdLinkID":["2365", "2387", "2389", "2391", "2393"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Exit", "id":2317, "start":"5", "end":"8", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Feedback", "id":386, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"7", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_Out.B1", "id":51, "start":"8", "end":"13", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 24", "id":389, "start":"9", "end":"13", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter594_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26649_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'i\'", "id":2346, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'i\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Dest", "id":2345, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2342"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2347, "start":"9", "end":"10", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2349, "start":"10", "end":"10", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Exit", "id":2343, "start":"10", "end":"13", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"24", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_Out.B2", "id":52, "start":"13", "end":"18", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 25", "id":392, "start":"14", "end":"18", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter625_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26754_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"\'j\'", "id":2354, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2353, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2341"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2355, "start":"14", "end":"15", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2356, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2357, "start":"15", "end":"15", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2339"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Exit", "id":2351, "start":"15", "end":"18", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"40", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_Out.B5", "id":55, "start":"18", "end":"35", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 26", "id":400, "start":"19", "end":"23", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c0_enter716_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":2373, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"FFwd Dest", "id":2365, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Xor", "id":2366, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Dest", "id":2367, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Or", "id":2368, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2369, "start":"20", "end":"20", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"FFwd Dest", "id":2370, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Exit", "id":2363, "start":"20", "end":"23", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"64", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":402, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Product_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"RD", "id":401, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<cLoader_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"Cluster 27", "id":403, "start":"23", "end":"35", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_outs_c1_enter_k7_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree6_cles5_e10kernel_out_26969_6gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"5", "Cluster Latency":"12"}], "type":"cluster", "children":[{"name":"arg_p3", "id":2379, "start":"18", "end":"24", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2380, "start":"24", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p3", "id":2381, "start":"18", "end":"24", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2382, "start":"24", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p3", "id":2383, "start":"18", "end":"24", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2384, "start":"24", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p3", "id":2385, "start":"18", "end":"24", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p3\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"f32 *", "id":2386, "start":"24", "end":"27", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply", "Max Fanout":"1", "Start Cycle":"6", "Latency":"3", "Rounding Scheme":"IEEE-754 RNE Rounding", "Implementation Preference":"Prefer DSP"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2387, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2388, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2389, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2390, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2391, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2392, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2393, "start":"27", "end":"27", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "ffwdLinkID":["2338"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":465}]], "type":"inst"}, {"name":"Select", "id":2394, "start":"27", "end":"28", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"9", "Latency":"1"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p2", "id":2395, "start":"18", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"f32 FP *+", "id":2399, "start":"28", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p2", "id":2396, "start":"18", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"f32 FP *+", "id":2400, "start":"28", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p2", "id":2397, "start":"18", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"f32 FP *+", "id":2401, "start":"28", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"arg_p2", "id":2398, "start":"18", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_p2\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"10"}], "type":"inst"}, {"name":"f32 FP *+", "id":2402, "start":"28", "end":"32", "details":[{"type":"table", "Instruction":"32-bit Floating-point Multiply-Add", "Max Fanout":"1", "Start Cycle":"10", "Latency":"4"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/types.hpp", "line":1053}]], "type":"inst"}, {"name":"FFwd Dest", "id":2403, "start":"32", "end":"32", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_Out.B0", "Max Fanout":"1", "Start Cycle":"14", "Latency":"0"}], "ffwdLinkID":["2340"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Exit", "id":2377, "start":"32", "end":"35", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"14", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"144", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"WR", "id":404, "start":"35", "end":"35", "details":[{"type":"table", "Instruction":"Pipe Write", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"17", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":82}]], "type":"inst"}]}, {"name":"kernel_Out.B4", "id":54, "start":"35", "end":"35", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_Out.B3", "id":53, "start":"35", "end":"35", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_Out.B6", "id":56, "start":"35", "end":"36", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":50, "to":51}, {"from":2319, "to":2320}, {"from":2320, "to":2321}, {"from":2321, "to":2335}, {"from":2321, "to":2334}, {"from":2321, "to":2328}, {"from":2328, "to":2339}, {"from":2328, "to":2329}, {"from":2334, "to":2335}, {"from":2335, "to":2336}, {"from":2336, "to":2337}, {"from":2337, "to":2342}, {"from":2322, "to":2323}, {"from":2323, "to":2324}, {"from":2324, "to":2331}, {"from":2324, "to":2330}, {"from":2324, "to":2327}, {"from":2327, "to":2329}, {"from":2329, "to":2340}, {"from":2330, "to":2331}, {"from":2331, "to":2332}, {"from":2332, "to":2333}, {"from":2333, "to":2341}, {"from":2325, "to":2326}, {"from":2326, "to":2338}, {"from":51, "to":52}, {"from":2346, "to":2347}, {"from":2345, "to":2347}, {"from":2347, "to":2349}, {"from":2347, "to":2343}, {"from":52, "to":55}, {"from":2354, "to":2355}, {"from":2353, "to":2355}, {"from":2355, "to":2356}, {"from":55, "to":54}, {"from":400, "to":401}, {"from":400, "to":402}, {"from":2373, "to":2363}, {"from":2365, "to":2366}, {"from":2366, "to":2368}, {"from":2367, "to":2368}, {"from":2368, "to":2363}, {"from":2369, "to":2363}, {"from":402, "to":403}, {"from":401, "to":403}, {"from":403, "to":404}, {"from":2379, "to":2380}, {"from":2380, "to":2388}, {"from":2381, "to":2382}, {"from":2382, "to":2390}, {"from":2383, "to":2384}, {"from":2384, "to":2392}, {"from":2385, "to":2386}, {"from":2386, "to":2394}, {"from":2387, "to":2388}, {"from":2388, "to":2399}, {"from":2389, "to":2390}, {"from":2390, "to":2400}, {"from":2391, "to":2392}, {"from":2392, "to":2401}, {"from":2393, "to":2394}, {"from":2394, "to":2402}, {"from":2395, "to":2399}, {"from":2399, "to":2377}, {"from":2396, "to":2400}, {"from":2400, "to":2377}, {"from":2397, "to":2401}, {"from":2401, "to":2377}, {"from":2398, "to":2402}, {"from":2402, "to":2377}, {"from":2403, "to":2377}, {"from":54, "to":52}, {"from":54, "to":53}, {"from":53, "to":51}, {"from":53, "to":56}]}, "9":{"nodes":[{"name":"kernel_unloader.B0", "id":57, "start":"0", "end":"4", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"arg_TOTAL_J", "id":410, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_J\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"FFwd Src", "id":416, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_unloader.B1", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "ffwdLinkID":["2410"], "type":"inst"}, {"name":"arg_TOTAL_I", "id":407, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_TOTAL_I\'", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"+", "id":408, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":">>", "id":409, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"1", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Compare", "id":411, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"FFwd Src", "id":417, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dests In":"kernel_unloader.B1, kernel_unloader.B2", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["2415", "2432"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Compare", "id":412, "start":"2", "end":"2", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Select", "id":413, "start":"2", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":414, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"3", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":415, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"FFwd Src", "id":418, "start":"4", "end":"4", "details":[{"type":"table", "Instruction":"FFwd Source", "FFwd Dest In":"kernel_unloader.B1", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["2407"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Feedback", "id":406, "start":"3", "end":"4", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "type":"inst"}]}, {"name":"kernel_unloader.B1", "id":58, "start":"4", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 28", "id":420, "start":"5", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond2_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter4_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29162_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":"Global variable", "id":2425, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"Global variable", "id":2408, "start":"5", "end":"5", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"1", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"FFwd Dest", "id":2407, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["418"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Select", "id":2409, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Select", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"+", "id":2423, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"FFwd Dest", "id":2410, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["416"], "type":"inst"}, {"name":"+", "id":2411, "start":"6", "end":"6", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"15 (0xF)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":">>", "id":2412, "start":"6", "end":"7", "details":[{"type":"table", "Instruction":"64-bit Logical Right Shift", "Constant Operand":"4 (0x4)", "Max Fanout":"3", "Start Cycle":"2", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"<<", "id":2414, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"6 (0x6)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Compare", "id":2413, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Compare", "id":2418, "start":"7", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"3", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Select", "id":2419, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Select", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":2420, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"64-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"+", "id":2421, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"65-bit Integer Add", "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"FFwd Dest", "id":2415, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"4", "Latency":"0"}], "ffwdLinkID":["417"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Or", "id":2416, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"1-bit Or", "Max Fanout":"2", "Start Cycle":"4", "Latency":"1"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Select", "id":2417, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Select", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}, {"name":"+", "id":2426, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Max Fanout":"1", "Start Cycle":"5", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}, {"name":"Exit", "id":2405, "start":"9", "end":"12", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"5", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_unloader.B2", "id":59, "start":"12", "end":"17", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 29", "id":426, "start":"13", "end":"17", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_cond9_i_preheader_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter595_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29323_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":2439, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Global variable", "id":2436, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"+", "id":2437, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"64 (0x40)", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":483}]], "type":"inst"}, {"name":"\'j\'", "id":2430, "start":"13", "end":"13", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"\'j\'", "Max Fanout":"2", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"Compare", "id":2431, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"65-bit Integer Compare", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"FFwd Dest", "id":2432, "start":"14", "end":"14", "details":[{"type":"table", "Instruction":"FFwd Destination", "FFwd Src In":"kernel_unloader.B0", "Max Fanout":"1", "Start Cycle":"2", "Latency":"0"}], "ffwdLinkID":["417"], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Exit", "id":2428, "start":"14", "end":"17", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"248", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}, {"name":"kernel_unloader.B5", "id":62, "start":"17", "end":"28", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 30", "id":439, "start":"18", "end":"22", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c0_enter786_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_1gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Feedback", "id":2449, "start":"19", "end":"19", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Max Fanout":"2", "Start Cycle":"2", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Exit", "id":2443, "start":"19", "end":"22", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"2", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"264", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Cluster 31", "id":441, "start":"22", "end":"26", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_for_body12_i_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloaders_c1_enter_k8_ztszz4gemmpfs_s_s_ffmmmrn4sycl3_v15queueeenkulrns1_7handleree7_cles5_e15kernel_unloader_29571_5gr", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"5", "Cluster Latency":"4"}], "type":"cluster", "children":[{"name":"Global variable", "id":2455, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Global variable", "Max Fanout":"2", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"<<", "id":2456, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"2 (0x2)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":485}]], "type":"inst"}, {"name":"+", "id":2459, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"1 (0x1)", "Max Fanout":"1", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":489}]], "type":"inst"}, {"name":"arg_serialized_reuslt_device", "id":2457, "start":"17", "end":"23", "details":[{"type":"table", "Instruction":"Input Synchronization for \'arg_serialized_reuslt_device\'", "Max Fanout":"1", "Start Cycle":"0", "Latency":"6"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":478}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":2458, "start":"23", "end":"23", "details":[{"type":"table", "Instruction":"Pointer Computation", "Max Fanout":"3", "Start Cycle":"6", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":2453, "start":"23", "end":"26", "details":[{"type":"table", "Max Fanout":"2", "Start Cycle":"6", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"72", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":440, "start":"26", "end":"26", "details":[{"type":"table", "Instruction":"Pipe Read", "Width":"128 bits", "Depth":"256", "Pipe Name":"sycl::_V1::ext::intel::pipe<Out_channel_pipe, sycl::_V1::vec<float, 4>", "Stall-free":"No", "Max Fanout":"1", "Start Cycle":"9", "Latency":"0"}], "debug":[[{"filename":"/glob/development-tools/versions/oneapi/2023.1.1/oneapi/compiler/2023.1.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp", "line":67}]], "type":"inst"}, {"name":"ST", "id":442, "start":"26", "end":"28", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Max Fanout":"2", "Start Cycle":"9", "Latency":"2"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":485}]], "type":"inst"}]}, {"name":"kernel_unloader.B4", "id":61, "start":"28", "end":"28", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_unloader.B3", "id":60, "start":"28", "end":"28", "details":[{"type":"table"}], "type":"bb"}, {"name":"kernel_unloader.B6", "id":63, "start":"28", "end":"29", "details":[{"type":"table"}], "type":"bb"}], "links":[{"from":57, "to":58}, {"from":410, "to":416}, {"from":407, "to":408}, {"from":408, "to":409}, {"from":409, "to":413}, {"from":409, "to":412}, {"from":409, "to":411}, {"from":411, "to":417}, {"from":412, "to":413}, {"from":413, "to":414}, {"from":414, "to":415}, {"from":415, "to":418}, {"from":58, "to":59}, {"from":2425, "to":2426}, {"from":2425, "to":2405}, {"from":2408, "to":2409}, {"from":2407, "to":2409}, {"from":2409, "to":2423}, {"from":2409, "to":2405}, {"from":2410, "to":2411}, {"from":2411, "to":2412}, {"from":2412, "to":2419}, {"from":2412, "to":2418}, {"from":2412, "to":2413}, {"from":2412, "to":2414}, {"from":2414, "to":2417}, {"from":2413, "to":2416}, {"from":2418, "to":2419}, {"from":2419, "to":2420}, {"from":2420, "to":2421}, {"from":2421, "to":2405}, {"from":2415, "to":2416}, {"from":2416, "to":2417}, {"from":2416, "to":2405}, {"from":2417, "to":2426}, {"from":59, "to":62}, {"from":2439, "to":2428}, {"from":2436, "to":2437}, {"from":2436, "to":2428}, {"from":2430, "to":2431}, {"from":62, "to":61}, {"from":439, "to":440}, {"from":439, "to":442}, {"from":439, "to":441}, {"from":2449, "to":2443}, {"from":441, "to":442}, {"from":2455, "to":2459}, {"from":2455, "to":2456}, {"from":2456, "to":2458}, {"from":2457, "to":2458}, {"from":2458, "to":2453}, {"from":440, "to":442}, {"from":61, "to":59}, {"from":61, "to":60}, {"from":60, "to":58}, {"from":60, "to":63}]}};
var bottleneckJSON={"bottlenecks":[{"name":"\'i\'", "id":2532, "src":"449", "dst":"460", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_aLoader.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"155"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"155"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"155"}]}]}], "nodes":[{"name":"\'i\'", "id":449, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Select", "id":450, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"+", "id":459, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}, {"name":"Feedback", "id":460, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":155}]], "type":"inst"}], "links":[{"from":449, "to":450}, {"from":450, "to":459}, {"from":459, "to":460}, {"from":450, "to":460}, {"from":449, "to":460, "reverse":1}]}, {"name":"\'j\'", "id":2533, "src":"467", "dst":"493", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_aLoader.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"156"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"156"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"156"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"156"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"153"}]}]}], "nodes":[{"name":"\'j\'", "id":467, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Select", "id":468, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Compare", "id":489, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Loop Orch", "id":491, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Loop Orch", "id":492, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}, {"name":"Feedback", "id":493, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"inst"}], "links":[{"from":467, "to":468}, {"from":468, "to":489}, {"from":489, "to":491}, {"from":491, "to":492}, {"from":492, "to":493}, {"from":468, "to":493}, {"from":467, "to":493, "reverse":1}]}, {"name":"\'addr_temp\'", "id":2534, "src":"88", "dst":"99", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_aLoader.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'addr_temp\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"153"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_aLoader.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"156"}]}, {"type":"text", "text":"Basic block: kernel_aLoader.B6(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"157"}]}, {"type":"text", "text":"Loop: kernel_aLoader.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"156"}]}, {"type":"text", "text":"Loop: kernel_aLoader.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"157"}]}, {"type":"text", "text":"Loop: kernel_aLoader.B7(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"158"}]}]}], "nodes":[{"name":"\'addr_temp\'", "id":88, "start":"6.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"kernel_aLoader.B2", "id":12, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"loop"}, {"name":"kernel_aLoader.B4", "id":14, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"loop"}, {"name":"kernel_aLoader.B7", "id":17, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":158}]], "type":"loop"}, {"name":"kernel_aLoader.B6", "id":16, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"bb"}, {"name":"kernel_aLoader.B5", "id":15, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":156}]], "type":"bb"}, {"name":"Feedback", "id":99, "end":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}], "links":[{"from":12, "to":14}, {"from":14, "to":17}, {"from":17, "to":17}, {"from":17, "to":16}, {"from":16, "to":15}, {"from":88, "to":12}, {"from":15, "to":99}, {"from":88, "to":99, "reverse":1}]}, {"name":"\'k\'", "id":2535, "src":"514", "dst":"521", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_aLoader.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'k\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"157"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"157"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"157"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"157"}]}]}], "nodes":[{"name":"\'k\'", "id":514, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":153}]], "type":"inst"}, {"name":"Compare", "id":515, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Loop Orch", "id":517, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Loop Orch", "id":518, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}, {"name":"Feedback", "id":521, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE_clES5_E14kernel_aLoader.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":157}]], "type":"inst"}], "links":[{"from":514, "to":515}, {"from":515, "to":517}, {"from":517, "to":518}, {"from":518, "to":521}, {"from":514, "to":521}, {"from":514, "to":521, "reverse":1}]}, {"name":"\'i\'", "id":2536, "src":"1016", "dst":"1025", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_bLoader.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"236"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"236"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"236"}]}]}], "nodes":[{"name":"\'i\'", "id":1016, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"+", "id":1024, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Select", "id":1017, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}, {"name":"Feedback", "id":1025, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":236}]], "type":"inst"}], "links":[{"from":1016, "to":1017}, {"from":1024, "to":1025}, {"from":1017, "to":1025}, {"from":1016, "to":1025, "reverse":1}]}, {"name":"\'j\'", "id":2537, "src":"1033", "dst":"1060", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_bLoader.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"237"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"237"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"237"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"237"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"234"}]}]}], "nodes":[{"name":"\'j\'", "id":1033, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Select", "id":1034, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Compare", "id":1056, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Loop Orch", "id":1058, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Loop Orch", "id":1059, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}, {"name":"Feedback", "id":1060, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"inst"}], "links":[{"from":1033, "to":1034}, {"from":1034, "to":1056}, {"from":1056, "to":1058}, {"from":1058, "to":1059}, {"from":1059, "to":1060}, {"from":1034, "to":1060}, {"from":1033, "to":1060, "reverse":1}]}, {"name":"\'addr_temp\'", "id":2538, "src":"206", "dst":"216", "concurrency":"1", "type":"Occupancy limiter", "brief":"Data dependency", "loop":"kernel_bLoader.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'addr_temp\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"234"}]}], "Dependency: ":"Data dependency", "Concurrency value: ":"1", "Loop feedback path that lowered occupancy: ":[{"type":"text", "text":"Basic block: kernel_bLoader.B5(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"237"}]}, {"type":"text", "text":"Basic block: kernel_bLoader.B6(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"238"}]}, {"type":"text", "text":"Loop: kernel_bLoader.B2(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"237"}]}, {"type":"text", "text":"Loop: kernel_bLoader.B4(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"238"}]}, {"type":"text", "text":"Loop: kernel_bLoader.B7(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"239"}]}]}], "nodes":[{"name":"\'addr_temp\'", "id":206, "start":"6.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"kernel_bLoader.B2", "id":23, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"loop"}, {"name":"kernel_bLoader.B4", "id":25, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"loop"}, {"name":"kernel_bLoader.B7", "id":28, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":239}]], "type":"loop"}, {"name":"kernel_bLoader.B6", "id":27, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"bb"}, {"name":"kernel_bLoader.B5", "id":26, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":237}]], "type":"bb"}, {"name":"Feedback", "id":216, "end":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B3", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}], "links":[{"from":23, "to":25}, {"from":25, "to":28}, {"from":28, "to":28}, {"from":28, "to":27}, {"from":27, "to":26}, {"from":206, "to":23}, {"from":26, "to":216}, {"from":206, "to":216, "reverse":1}]}, {"name":"\'k\'", "id":2539, "src":"1079", "dst":"1086", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_bLoader.B4", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'k\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"238"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"238"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"238"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"238"}]}]}], "nodes":[{"name":"\'k\'", "id":1079, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":234}]], "type":"inst"}, {"name":"Compare", "id":1080, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Loop Orch", "id":1082, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Loop Orch", "id":1083, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}, {"name":"Feedback", "id":1086, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE1_clES5_E14kernel_bLoader.B4", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":238}]], "type":"inst"}], "links":[{"from":1079, "to":1080}, {"from":1080, "to":1082}, {"from":1082, "to":1083}, {"from":1083, "to":1086}, {"from":1079, "to":1086}, {"from":1079, "to":1086, "reverse":1}]}, {"name":"\'i\'", "id":2540, "src":"1571", "dst":"1580", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_SignalGenerator.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"310"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"310"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"310"}]}]}], "nodes":[{"name":"\'i\'", "id":1571, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE3_clES5_E22kernel_SignalGenerator.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Select", "id":1572, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"+", "id":1579, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}, {"name":"Feedback", "id":1580, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE3_clES5_E22kernel_SignalGenerator.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":310}]], "type":"inst"}], "links":[{"from":1571, "to":1572}, {"from":1572, "to":1579}, {"from":1579, "to":1580}, {"from":1572, "to":1580}, {"from":1571, "to":1580, "reverse":1}]}, {"name":"\'j\'", "id":2541, "src":"1588", "dst":"1594", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_SignalGenerator.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"311"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"311"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"311"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"311"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"311"}]}]}], "nodes":[{"name":"\'j\'", "id":1588, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE3_clES5_E22kernel_SignalGenerator.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Loop Orch", "id":1592, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Loop Orch", "id":1593, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Select", "id":1589, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Compare", "id":1590, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}, {"name":"Feedback", "id":1594, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE3_clES5_E22kernel_SignalGenerator.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":311}]], "type":"inst"}], "links":[{"from":1592, "to":1593}, {"from":1588, "to":1589}, {"from":1589, "to":1590}, {"from":1593, "to":1594}, {"from":1589, "to":1594}, {"from":1588, "to":1594, "reverse":1}]}, {"name":"\'k\'", "id":2542, "src":"1608", "dst":"1625", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_SignalGenerator.B5", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'k\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"312"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"312"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"312"}]}]}], "nodes":[{"name":"\'k\'", "id":1608, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE3_clES5_E22kernel_SignalGenerator.B5", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Select", "id":1609, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"+", "id":1624, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}, {"name":"Feedback", "id":1625, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE3_clES5_E22kernel_SignalGenerator.B5", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":312}]], "type":"inst"}], "links":[{"from":1608, "to":1609}, {"from":1609, "to":1624}, {"from":1624, "to":1625}, {"from":1608, "to":1625, "reverse":1}]}, {"name":"\'i\'", "id":2543, "src":"2263", "dst":"2279", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_cLoader.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"439"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"439"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"437"}]}]}], "nodes":[{"name":"\'i\'", "id":2263, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE5_clES5_E14kernel_cLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"+", "id":2278, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}, {"name":"Select", "id":2264, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"Feedback", "id":2279, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE5_clES5_E14kernel_cLoader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":439}]], "type":"inst"}], "links":[{"from":2263, "to":2264}, {"from":2278, "to":2279}, {"from":2264, "to":2279}, {"from":2263, "to":2279, "reverse":1}]}, {"name":"\'j\'", "id":2544, "src":"2285", "dst":"2290", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_cLoader.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"440"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"440"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"440"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"440"}]}]}], "nodes":[{"name":"\'j\'", "id":2285, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE5_clES5_E14kernel_cLoader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":437}]], "type":"inst"}, {"name":"Loop Orch", "id":2288, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Loop Orch", "id":2289, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Compare", "id":2286, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}, {"name":"Feedback", "id":2290, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE5_clES5_E14kernel_cLoader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":440}]], "type":"inst"}], "links":[{"from":2288, "to":2289}, {"from":2285, "to":2286}, {"from":2289, "to":2290}, {"from":2285, "to":2290}, {"from":2285, "to":2290, "reverse":1}]}, {"name":"\'i\'", "id":2545, "src":"2346", "dst":"2350", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_Out.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'i\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"462"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"462"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"462"}]}]}], "nodes":[{"name":"\'i\'", "id":2346, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE6_clES5_E10kernel_Out.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Select", "id":2347, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"+", "id":2349, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}, {"name":"Feedback", "id":2350, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE6_clES5_E10kernel_Out.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":462}]], "type":"inst"}], "links":[{"from":2346, "to":2347}, {"from":2347, "to":2349}, {"from":2349, "to":2350}, {"from":2347, "to":2350}, {"from":2346, "to":2350, "reverse":1}]}, {"name":"\'j\'", "id":2546, "src":"2354", "dst":"2360", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_Out.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"463"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"463"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"463"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"463"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"463"}]}]}], "nodes":[{"name":"\'j\'", "id":2354, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE6_clES5_E10kernel_Out.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Select", "id":2355, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Compare", "id":2356, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Loop Orch", "id":2358, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Loop Orch", "id":2359, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}, {"name":"Feedback", "id":2360, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE6_clES5_E10kernel_Out.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":463}]], "type":"inst"}], "links":[{"from":2354, "to":2355}, {"from":2355, "to":2356}, {"from":2356, "to":2358}, {"from":2358, "to":2359}, {"from":2359, "to":2360}, {"from":2355, "to":2360}, {"from":2354, "to":2360, "reverse":1}]}, {"name":"Global variable", "id":2547, "src":"2408", "dst":"2424", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_unloader.B1", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"Global variable", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"Unknown location", "line":"0"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"+(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"481"}]}, {"type":"text", "text":"Select(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"479"}]}]}], "nodes":[{"name":"Global variable", "id":2408, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE7_clES5_E15kernel_unloader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"Select", "id":2409, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"+", "id":2423, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}, {"name":"Feedback", "id":2424, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE7_clES5_E15kernel_unloader.B1", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":481}]], "type":"inst"}], "links":[{"from":2408, "to":2409}, {"from":2409, "to":2423}, {"from":2423, "to":2424}, {"from":2409, "to":2424}, {"from":2408, "to":2424, "reverse":1}]}, {"name":"\'j\'", "id":2548, "src":"2430", "dst":"2435", "type":"fMAX/II", "brief":"Data dependency", "loop":"kernel_unloader.B2", "details":[{"type":"table", "Variable on critical loop carried feedback path: ":"\'j\'", "Declared at: ":[{"type":"text", "text":"%L", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"482"}]}], "Dependency: ":"Data dependency", "Estimated fmax reduced to: ":"360.0", "Loop feedback path that raised II and/or lowered fMAX: ":[{"type":"text", "text":"Compare(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"482"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"482"}]}, {"type":"text", "text":"Loop Orch(%L)", "links":[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":"482"}]}]}], "nodes":[{"name":"\'j\'", "id":2430, "start":"1.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE7_clES5_E15kernel_unloader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":479}]], "type":"inst"}, {"name":"Compare", "id":2431, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Loop Orch", "id":2433, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Loop Orch", "id":2434, "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}, {"name":"Feedback", "id":2435, "end":"2.00", "parent":"_ZTSZZ4gemmPfS_S_S_ffmmmRN4sycl3_V15queueEENKUlRNS1_7handlerEE7_clES5_E15kernel_unloader.B2", "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":482}]], "type":"inst"}], "links":[{"from":2430, "to":2431}, {"from":2431, "to":2433}, {"from":2433, "to":2434}, {"from":2434, "to":2435}, {"from":2430, "to":2435}, {"from":2430, "to":2435, "reverse":1}]}]};
var gmvJSON={"nodes":[{"name":"DDR", "id":2624, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"1024 bytes", "Channels":"2 channels", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel DDR Width (bits)":"512, 512"}], "type":"memsys", "children":[{"name":"channel 0", "id":2626, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x0"}], "type":"bb"}, {"name":"channel 1", "id":2627, "details":[{"type":"table", "Data Width":"512", "Address Width":"32", "Latency":"240", "ReadWrite Mode":"Read/Write", "Maximum Burst":"16", "Wait Request":"0", "Start Address":"0x100000000"}], "type":"bb"}]}, {"name":"Memory Controller", "id":2625, "parent":"2624", "bw":"34133.00", "num_channels":"2", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"34133.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":2628, "parent":"2624", "type":"bb", "children":[{"name":"SHARE", "id":2629, "type":"arb"}, {"name":"Write Interconnect", "id":2632, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Writes":"1", "User specified force-single-store-ring flag":"False", "Store Rings":"2"}], "type":"bb"}, {"name":"Read Interconnect", "id":2630, "details":[{"type":"table", "Name":"DDR", "Interconnect Style":"tree", "Reads":"3"}], "type":"bb"}, {"name":"Read Interconnect Router", "id":2631, "details":[{"type":"table", "User specified num-reorder flag":"Unset"}], "type":"memsys", "children":[{"name":"Bus 0", "id":2639, "type":"memsys"}, {"name":"Bus 1", "id":2640, "type":"memsys"}]}]}, {"name":"Global Memory Loads", "id":2633, "parent":"2624", "type":"bb", "children":[{"name":"LD", "id":2634, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"134", "Latency":"156 cycles", "Width":"128 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"kernel_aLoader"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":162}]], "type":"inst"}, {"name":"LD", "id":2635, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"133", "Latency":"156 cycles", "Width":"128 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"kernel_bLoader"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":243}]], "type":"inst"}, {"name":"LD", "id":2636, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"5", "Latency":"156 cycles", "Width":"128 bits", "DDR Width":"512 bits", "Uses Caching":"No", "LSU Style":"BURST-COALESCED", "Kernel":"kernel_cLoader"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":444}]], "type":"inst"}]}, {"name":"Global Memory Stores", "id":2637, "parent":"2624", "type":"bb", "children":[{"name":"ST", "id":2638, "kwidth":"128", "mwidth":"512", "details":[{"type":"table", "Start Cycle":"9", "Latency":"2 cycles", "Width":"128 bits", "DDR Width":"512 bits", "Uses Write Ack":"No", "LSU Style":"BURST-COALESCED", "Kernel":"kernel_unloader"}], "debug":[[{"filename":"/home/u89062/oneAPI-samples-ronghongbo/DirectProgramming/C++SYCL_FPGA/ReferenceDesigns/productive_libraries/blas/gemm/tiny-Mingzhe-auto-and-manual/manual-version-signalIJK/./gemm.tiny.h", "line":485}]], "type":"inst"}]}], "links":[{"from":2626, "to":2625}, {"from":2625, "to":2626}, {"from":2627, "to":2625}, {"from":2625, "to":2627}, {"from":2630, "to":2629}, {"from":2632, "to":2629}, {"from":2629, "to":2625}, {"from":2634, "to":2630}, {"from":2635, "to":2630}, {"from":2636, "to":2630}, {"from":2638, "to":2632}, {"from":2625, "to":2639}, {"from":2625, "to":2640}, {"from":2639, "to":2634, "reverse":1}, {"from":2640, "to":2635, "reverse":1}, {"from":2639, "to":2636, "reverse":1}]};
