
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.059508                       # Number of seconds simulated
sim_ticks                                1059508364500                       # Number of ticks simulated
final_tick                               1059508364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37416                       # Simulator instruction rate (inst/s)
host_op_rate                                    54661                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               79284344                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828676                       # Number of bytes of host memory used
host_seconds                                 13363.40                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           63552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        47719872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47783424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24799680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24799680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           745623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              746616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        387495                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             387495                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              59983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           45039637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              45099619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         59983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            59983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        23406781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23406781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        23406781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             59983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          45039637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             68506400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      746616                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     387495                       # Number of write requests accepted
system.mem_ctrls.readBursts                    746616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   387495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               47706176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   77248                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                24798208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47783424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             24799680                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       341826                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             47655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             45592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             44779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             42905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            46931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            47383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             25090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             25847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             23589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            25060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25833                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1059475609500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                746616                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               387495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  736843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       573486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    126.427470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.523044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   156.405426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       395653     68.99%     68.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       115990     20.23%     89.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25754      4.49%     93.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9759      1.70%     95.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12854      2.24%     97.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2087      0.36%     98.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1772      0.31%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1389      0.24%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8228      1.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       573486                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22287                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.445282                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.473596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.005248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         22250     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           28      0.13%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22287                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.385561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.360020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.929776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6638     29.78%     29.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              767      3.44%     33.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14539     65.24%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              337      1.51%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22287                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10899935500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             24876354250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3727045000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14622.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33372.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     45.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.53                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.20                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   355140                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  204255                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                52.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     934190.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    49.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2135820960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1165378500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2864620200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1247400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          69201793440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         224811477855                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         438500806500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           739927297455                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.369804                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 728129631250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35379240000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  295997571250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2199733200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1200251250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2949570000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1263418560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          69201793440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         227195891595                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         436409215500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           740419873545                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            698.834715                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 724627263500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35379240000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  299499939000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2119016729                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2119016729                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           1913469                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.196517                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           294069950                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1915517                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            153.519885                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3523778500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.196517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997166                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2369799253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2369799253                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224601350                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224601350                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69468600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69468600                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     294069950                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        294069950                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    294069950                       # number of overall hits
system.cpu.dcache.overall_hits::total       294069950                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1329023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1329023                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       570110                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       570110                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      1899133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1899133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1915517                       # number of overall misses
system.cpu.dcache.overall_misses::total       1915517                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  47460165000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  47460165000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30378511000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30378511000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77838676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77838676000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77838676000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77838676000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005882                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005882                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008140                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006417                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006417                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006472                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35710.567086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35710.567086                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53285.350196                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53285.350196                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 40986.426964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40986.426964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 40635.857578                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40635.857578                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       233941                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5302                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.123161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       861457                       # number of writebacks
system.cpu.dcache.writebacks::total            861457                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1329023                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1329023                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       570110                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       570110                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1899133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1899133                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1915517                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1915517                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  46131142000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  46131142000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  29808401000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29808401000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1281905467                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1281905467                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  75939543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  75939543000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  77221448467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77221448467                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005882                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008140                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006417                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006472                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006472                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34710.567086                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34710.567086                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52285.350196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52285.350196                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78241.300476                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78241.300476                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39986.426964                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39986.426964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40313.632543                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40313.632543                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           663.707083                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          691546.145875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   663.707083                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.324076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.324076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          917                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.463379                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796720                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396869                       # number of overall hits
system.cpu.icache.overall_hits::total       687396869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          994                       # number of overall misses
system.cpu.icache.overall_misses::total           994                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     77227500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     77227500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     77227500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     77227500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     77227500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     77227500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77693.661972                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77693.661972                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 77693.661972                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77693.661972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 77693.661972                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77693.661972                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     76233500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76233500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     76233500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76233500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     76233500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76233500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76693.661972                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76693.661972                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76693.661972                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76693.661972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76693.661972                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76693.661972                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    748947                       # number of replacements
system.l2.tags.tagsinuse                 15627.333885                       # Cycle average of tags in use
system.l2.tags.total_refs                     2433244                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    764850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.181335                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              133026402500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7456.090580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          3.887273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       8167.356032                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.455084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.498496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953817                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15903                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15851                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970642                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5164984                       # Number of tag accesses
system.l2.tags.data_accesses                  5164984                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       861457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           861457                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             262701                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                262701                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         907193                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            907193                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1169894                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1169895                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1169894                       # number of overall hits
system.l2.overall_hits::total                 1169895                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           307409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307409                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              993                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       438214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          438214                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 993                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              745623                       # number of demand (read+write) misses
system.l2.demand_misses::total                 746616                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                993                       # number of overall misses
system.l2.overall_misses::cpu.data             745623                       # number of overall misses
system.l2.overall_misses::total                746616                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  26194875000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26194875000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     74730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     74730000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  35869331000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  35869331000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      74730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   62064206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      62138936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     74730000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  62064206000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     62138936000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       861457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       861457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         570110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            570110                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1345407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1345407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1915517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1916511                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1915517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1916511                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.539210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.539210                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.325711                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.325711                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.389254                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.389570                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.389254                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.389570                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 85211.802517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85211.802517                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75256.797583                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75256.797583                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81853.457443                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81853.457443                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75256.797583                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83238.051938                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83227.436862                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75256.797583                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83238.051938                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83227.436862                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               387495                       # number of writebacks
system.l2.writebacks::total                    387495                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        61588                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         61588                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       307409                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307409                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       438214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       438214                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         745623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            746616                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        745623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           746616                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  23120785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23120785000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     64800000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64800000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  31487191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31487191000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     64800000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  54607976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54672776000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     64800000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  54607976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54672776000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.539210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.539210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.325711                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.325711                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.389254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.389570                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.389254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.389570                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 75211.802517                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75211.802517                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65256.797583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65256.797583                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71853.457443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71853.457443                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65256.797583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73238.051938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73227.436862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65256.797583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73238.051938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73227.436862                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             439207                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       387495                       # Transaction distribution
system.membus.trans_dist::CleanEvict           341826                       # Transaction distribution
system.membus.trans_dist::ReadExReq            307409                       # Transaction distribution
system.membus.trans_dist::ReadExResp           307409                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        439207                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2222553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2222553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2222553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72583104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72583104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72583104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1475937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1475937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1475937                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3033912000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4038899500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3830025                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1913514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          81214                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        81214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1346401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1248952                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1413463                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           570110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          570110                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1345407                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5744502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5746535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    177726336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              177792832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          748947                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2665458                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030469                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2584243     96.95%     96.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  81215      3.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2665458                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2776514500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1491000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2873275500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
