<<<
[#insns-c_zext_h,reftext="Zero extend halfword, 16-bit encoding"]
=== c.zext.h

Synopsis::
Zero extend halfword, 16-bit encoding

Mnemonic::
c.zext.h _rd'/rs1'_

Encoding (RV32, RV64)::
[wavedrom, , svg]
....
include::sailwavedrom:encdec_compressed[left-clause="C_ZEXT_H(_)",right,type=mapping,raw]
....

Description::
This instruction takes a single source/destination operand. 
It zero-extends the least-significant halfword of the operand to XLEN bits by inserting zeros into all of
the bits more significant than 15.

[NOTE]
  _rd'/rs1'_ is from the standard 8-register set x8-x15.

Prerequisites::
Zbb is also required.

32-bit equivalent::
<<insns-zext_h>> from Zbb

[NOTE]

  The SAIL module variable for _rd'/rs1'_ is called _rsdc_.

Operation::
[source,sail]
+
sail::execute[clause="C_ZEXT_H(_)",part=body,dedent]

include::Zcb_footer.adoc[]

