Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirttwotest_isim_beh.exe -prj C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirttwotest_beh.prj work.thirttwotest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/halfAdder.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/carryUnit.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/fullAdder.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirty-twoBitsFullAdder.v" into library work
Analyzing Verilog file "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirttwotest.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirttwotest.v" Line 45: Constant value is truncated to fit in <32> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/fullAdder.v" Line 70: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:189 - "C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirty-twoBitsFullAdder.v" Line 29: Size mismatch in connection of port <c0>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module halfAdder
Compiling module carryUnit4Bits
Compiling module fourbitFullAdder
Compiling module thirtyTwoBitsFullAdder
Compiling module thirttwotest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 Verilog Units
Built simulation executable C:/Users/Giovanni/Documents/GitHub/Microprocessor_MIPS/Microprocessor_MIPS/thirttwotest_isim_beh.exe
Fuse Memory Usage: 27680 KB
Fuse CPU Usage: 687 ms
