$comment
	File created using the following command:
		vcd file parte1.msim.vcd -direction
$end
$date
	Mon Oct 14 20:32:11 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module parte1_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " leds [8] $end
$var wire 1 # leds [7] $end
$var wire 1 $ leds [6] $end
$var wire 1 % leds [5] $end
$var wire 1 & leds [4] $end
$var wire 1 ' leds [3] $end
$var wire 1 ( leds [2] $end
$var wire 1 ) leds [1] $end
$var wire 1 * leds [0] $end
$var wire 1 + reset_n $end
$var wire 1 , w $end
$var wire 1 - z $end

$scope module i1 $end
$var wire 1 . gnd $end
$var wire 1 / vcc $end
$var wire 1 0 unknown $end
$var wire 1 1 devoe $end
$var wire 1 2 devclrn $end
$var wire 1 3 devpor $end
$var wire 1 4 ww_devoe $end
$var wire 1 5 ww_devclrn $end
$var wire 1 6 ww_devpor $end
$var wire 1 7 ww_clk $end
$var wire 1 8 ww_reset_n $end
$var wire 1 9 ww_w $end
$var wire 1 : ww_z $end
$var wire 1 ; ww_leds [8] $end
$var wire 1 < ww_leds [7] $end
$var wire 1 = ww_leds [6] $end
$var wire 1 > ww_leds [5] $end
$var wire 1 ? ww_leds [4] $end
$var wire 1 @ ww_leds [3] $end
$var wire 1 A ww_leds [2] $end
$var wire 1 B ww_leds [1] $end
$var wire 1 C ww_leds [0] $end
$var wire 1 D \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [8] $end
$var wire 1 E \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [7] $end
$var wire 1 F \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [6] $end
$var wire 1 G \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [5] $end
$var wire 1 H \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 I \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 J \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 K \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 L \Mux8_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 M \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 N \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 O \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 P \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 Q \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 R \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 S \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 T \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 U \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 V \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 W \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 X \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 Y \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 Z \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 [ \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 \ \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 ] \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 ^ \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 _ \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 ` \Mux8_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 a \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 b \clk~input_o\ $end
$var wire 1 c \clk~inputCLKENA0_outclk\ $end
$var wire 1 d \reset_n~input_o\ $end
$var wire 1 e \state[0]~23_combout\ $end
$var wire 1 f \state[0]~1_q\ $end
$var wire 1 g \state~2_combout\ $end
$var wire 1 h \w~input_o\ $end
$var wire 1 i \state~4_combout\ $end
$var wire 1 j \state~17_combout\ $end
$var wire 1 k \state~11_combout\ $end
$var wire 1 l \state~10_combout\ $end
$var wire 1 m \state~12_combout\ $end
$var wire 1 n \state~15_combout\ $end
$var wire 1 o \state~16_combout\ $end
$var wire 1 p \state~3_combout\ $end
$var wire 1 q \state~18_combout\ $end
$var wire 1 r \state~22_combout\ $end
$var wire 1 s \state~19_combout\ $end
$var wire 1 t \Mux3~0_combout\ $end
$var wire 1 u \state~20_combout\ $end
$var wire 1 v \state~21_combout\ $end
$var wire 1 w \state~13_combout\ $end
$var wire 1 x \state~14_combout\ $end
$var wire 1 y \state~6_combout\ $end
$var wire 1 z \state~7_combout\ $end
$var wire 1 { \state~8_combout\ $end
$var wire 1 | \state~5_combout\ $end
$var wire 1 } \state~9_combout\ $end
$var wire 1 ~ \Mux8_rtl_0|auto_generated|ram_block1a0~portadataout\ $end
$var wire 1 !! \z~0_combout\ $end
$var wire 1 "! \z~1_combout\ $end
$var wire 1 #! state [8] $end
$var wire 1 $! state [7] $end
$var wire 1 %! state [6] $end
$var wire 1 &! state [5] $end
$var wire 1 '! state [4] $end
$var wire 1 (! state [3] $end
$var wire 1 )! state [2] $end
$var wire 1 *! state [1] $end
$var wire 1 +! state [0] $end
$var wire 1 ,! ALT_INV_state [8] $end
$var wire 1 -! ALT_INV_state [7] $end
$var wire 1 .! ALT_INV_state [6] $end
$var wire 1 /! ALT_INV_state [5] $end
$var wire 1 0! ALT_INV_state [4] $end
$var wire 1 1! ALT_INV_state [3] $end
$var wire 1 2! ALT_INV_state [2] $end
$var wire 1 3! ALT_INV_state [1] $end
$var wire 1 4! \Mux8_rtl_0|auto_generated|ALT_INV_ram_block1a0~portadataout\ $end
$var wire 1 5! \ALT_INV_state[0]~1_q\ $end
$var wire 1 6! \ALT_INV_z~0_combout\ $end
$var wire 1 7! \ALT_INV_state~3_combout\ $end
$var wire 1 8! \ALT_INV_Mux3~0_combout\ $end
$var wire 1 9! \ALT_INV_state~20_combout\ $end
$var wire 1 :! \ALT_INV_state~5_combout\ $end
$var wire 1 ;! \ALT_INV_state~4_combout\ $end
$var wire 1 <! \ALT_INV_state~6_combout\ $end
$var wire 1 =! \ALT_INV_state~7_combout\ $end
$var wire 1 >! \ALT_INV_state~8_combout\ $end
$var wire 1 ?! \ALT_INV_state~10_combout\ $end
$var wire 1 @! \ALT_INV_state~11_combout\ $end
$var wire 1 A! \ALT_INV_state~13_combout\ $end
$var wire 1 B! \ALT_INV_state~15_combout\ $end
$var wire 1 C! \ALT_INV_state~18_combout\ $end
$var wire 1 D! \ALT_INV_w~input_o\ $end
$var wire 1 E! \ALT_INV_reset_n~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1+
1,
0-
0.
1/
x0
11
12
13
14
15
16
07
18
19
0:
xa
0b
0c
1d
0e
0f
0g
1h
0i
0j
1k
1l
0m
1n
0o
1p
0q
0r
0s
0t
0u
0v
1w
0x
1y
1z
0{
1|
0}
0~
0!!
0"!
14!
15!
16!
07!
18!
19!
0:!
1;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0;
0<
0=
0>
0?
0@
0A
0B
0C
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
x+!
1,!
1-!
1.!
1/!
10!
11!
12!
13!
0D
0E
0F
0G
0H
0I
0J
0K
0L
0"
0#
0$
0%
0&
0'
0(
0)
0*
$end
#1000
0,
09
0h
1D!
0k
1q
1t
0y
0|
1:!
1<!
08!
0C!
1@!
#15000
1!
17
1b
1c
#15001
1`
1~
04!
1g
0n
0p
1u
1{
0>!
09!
17!
1B!
1L
1v
1C
1*
#30000
0!
07
0b
0c
#45000
1!
17
1b
1c
1&!
0/!
1G
0t
0w
0{
1>!
1A!
18!
1>
0v
1%
#45001
0`
0~
14!
0g
1n
1p
0u
1{
0>!
19!
07!
0B!
0L
1r
0C
0*
#60000
0!
07
0b
0c
#70000
1,
19
1h
0D!
0q
1y
0<!
1C!
0r
1}
#75000
1!
17
1b
1c
0&!
1*!
03!
1/!
1K
0G
1k
1w
0{
1|
0n
1u
0y
1<!
09!
1B!
0:!
1>!
0A!
0@!
1B
0>
1m
0}
1)
0%
#90000
0!
07
0b
0c
#105000
1!
17
1b
1c
1)!
0*!
13!
02!
0K
1J
0p
0z
0m
1y
0<!
1=!
17!
0B
1A
1x
0)
1(
#120000
0!
07
0b
0c
#135000
1!
17
1b
1c
0)!
1(!
01!
12!
0J
1I
1n
0u
0x
1z
0l
0y
1<!
1?!
0=!
19!
0B!
1@
0A
1o
0(
1'
#150000
0!
07
0b
0c
#165000
1!
17
1b
1c
1'!
0(!
11!
00!
0I
1H
1!!
06!
0@
1?
1"!
0'
1&
1:
1-
#180000
0!
07
0b
0c
#195000
1!
17
1b
1c
#210000
0!
07
0b
0c
#225000
1!
17
1b
1c
#240000
0!
07
0b
0c
#241000
0,
09
0h
1D!
0k
0o
1q
1t
0|
1:!
08!
0C!
1@!
1v
#255000
1!
17
1b
1c
0'!
1&!
0/!
10!
0H
1G
1l
1p
0v
0t
0w
1{
0!!
16!
0>!
1A!
18!
07!
0?!
1>
0?
1r
0"!
0&
1%
0:
0-
#270000
0!
07
0b
0c
#285000
1!
17
1b
1c
1%!
0&!
1/!
0.!
0G
1F
0r
1s
0>
1=
0%
1$
#300000
0!
07
0b
0c
#315000
1!
17
1b
1c
0%!
1$!
0-!
1.!
0F
1E
0s
0{
1i
0q
0z
1=!
1C!
0;!
1>!
1<
0=
1j
0$
1#
#330000
0!
07
0b
0c
#345000
1!
17
1b
1c
1#!
0$!
1-!
0,!
0E
1D
1!!
06!
0<
1;
1"!
0#
1"
1:
1-
#360000
0!
07
0b
0c
#375000
1!
17
1b
1c
#390000
0!
07
0b
0c
#405000
1!
17
1b
1c
#420000
0!
07
0b
0c
#435000
1!
17
1b
1c
#450000
0!
07
0b
0c
#465000
1!
17
1b
1c
#480000
0!
07
0b
0c
#495000
1!
17
1b
1c
#510000
0!
07
0b
0c
#525000
1!
17
1b
1c
#540000
0!
07
0b
0c
#555000
1!
17
1b
1c
#570000
0!
07
0b
0c
#585000
1!
17
1b
1c
#600000
0!
07
0b
0c
#601000
1,
19
1h
0D!
0j
1y
1|
0:!
0<!
1}
#615000
1!
17
1b
1c
0#!
1*!
03!
1,!
1K
0D
0i
1k
1w
1z
0!!
0n
1u
0y
0}
0"!
1<!
09!
1B!
16!
0=!
0A!
0@!
1;!
1B
0;
1m
1)
0"
0:
0-
#630000
0!
07
0b
0c
#645000
1!
17
1b
1c
1)!
0*!
13!
02!
0K
1J
0p
0z
0m
1y
0<!
1=!
17!
0B
1A
1x
0)
1(
#660000
0!
07
0b
0c
#675000
1!
17
1b
1c
0)!
1(!
01!
12!
0J
1I
1n
0u
0x
1z
0l
0y
1<!
1?!
0=!
19!
0B!
1@
0A
1o
0(
1'
#690000
0!
07
0b
0c
#705000
1!
17
1b
1c
1'!
0(!
11!
00!
0I
1H
1!!
06!
0@
1?
1"!
0'
1&
1:
1-
#720000
0!
07
0b
0c
#721000
0,
09
0h
1D!
0k
0o
1q
1t
0|
1:!
08!
0C!
1@!
1v
#735000
1!
17
1b
1c
0'!
1&!
0/!
10!
0H
1G
1l
1p
0v
0t
0w
1{
0!!
16!
0>!
1A!
18!
07!
0?!
1>
0?
1r
0"!
0&
1%
0:
0-
#750000
0!
07
0b
0c
#765000
1!
17
1b
1c
1%!
0&!
1/!
0.!
0G
1F
0r
1s
0>
1=
0%
1$
#780000
0!
07
0b
0c
#795000
1!
17
1b
1c
0%!
1$!
0-!
1.!
0F
1E
0s
0{
1i
0q
0z
1=!
1C!
0;!
1>!
1<
0=
1j
0$
1#
#810000
0!
07
0b
0c
#825000
1!
17
1b
1c
1#!
0$!
1-!
0,!
0E
1D
1!!
06!
0<
1;
1"!
0#
1"
1:
1-
#840000
0!
07
0b
0c
#841000
1,
19
1h
0D!
0j
1y
1|
0:!
0<!
1}
#855000
1!
17
1b
1c
0#!
1*!
03!
1,!
1K
0D
0i
1k
1w
1z
0!!
0n
1u
0y
0}
0"!
1<!
09!
1B!
16!
0=!
0A!
0@!
1;!
1B
0;
1m
1)
0"
0:
0-
#870000
0!
07
0b
0c
#885000
1!
17
1b
1c
1)!
0*!
13!
02!
0K
1J
0p
0z
0m
1y
0<!
1=!
17!
0B
1A
1x
0)
1(
#900000
0!
07
0b
0c
#915000
1!
17
1b
1c
0)!
1(!
01!
12!
0J
1I
1n
0u
0x
1z
0l
0y
1<!
1?!
0=!
19!
0B!
1@
0A
1o
0(
1'
#930000
0!
07
0b
0c
#945000
1!
17
1b
1c
1'!
0(!
11!
00!
0I
1H
1!!
06!
0@
1?
1"!
0'
1&
1:
1-
#960000
0!
07
0b
0c
#961000
0,
09
0h
1D!
0k
0o
1q
1t
0|
1:!
08!
0C!
1@!
1v
#975000
1!
17
1b
1c
0'!
1&!
0/!
10!
0H
1G
1l
1p
0v
0t
0w
1{
0!!
16!
0>!
1A!
18!
07!
0?!
1>
0?
1r
0"!
0&
1%
0:
0-
#990000
0!
07
0b
0c
#1000000
