{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 22:41:56 2019 " "Info: Processing started: Thu Dec 12 22:41:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off predict -c predict " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off predict -c predict" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "predict EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design predict" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 344 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "Critical Warning: No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "predict_result " "Info: Pin predict_result not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { predict_result } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 192 1552 1728 208 "predict_result" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { predict_result } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[1\] " "Info: Pin GHR\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { GHR[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 168 1552 1728 184 "GHR\[1..0\]" "" } { 224 336 438 240 "PC\[1..0\],GHR\[1..0\]" "" } { 56 592 656 72 "GHR\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 199 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[0\] " "Info: Pin GHR\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { GHR[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 168 1552 1728 184 "GHR\[1..0\]" "" } { 224 336 438 240 "PC\[1..0\],GHR\[1..0\]" "" } { 56 592 656 72 "GHR\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 200 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT1\[1\] " "Info: Pin DATA_OUT1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT1[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 240 1200 1383 256 "DATA_OUT1\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 201 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT1\[0\] " "Info: Pin DATA_OUT1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT1[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 240 1200 1383 256 "DATA_OUT1\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 202 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT10\[1\] " "Info: Pin DATA_OUT10\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT10[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 384 1200 1389 400 "DATA_OUT10\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 203 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT10\[0\] " "Info: Pin DATA_OUT10\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT10[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 384 1200 1389 400 "DATA_OUT10\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 204 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT11\[1\] " "Info: Pin DATA_OUT11\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT11[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 400 1200 1389 416 "DATA_OUT11\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 205 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT11\[0\] " "Info: Pin DATA_OUT11\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT11[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 400 1200 1389 416 "DATA_OUT11\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 206 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT12\[1\] " "Info: Pin DATA_OUT12\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT12[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 416 1200 1389 432 "DATA_OUT12\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 207 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT12\[0\] " "Info: Pin DATA_OUT12\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT12[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 416 1200 1389 432 "DATA_OUT12\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 208 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT13\[1\] " "Info: Pin DATA_OUT13\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT13[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 432 1200 1389 448 "DATA_OUT13\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT13[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 209 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT13\[0\] " "Info: Pin DATA_OUT13\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT13[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 432 1200 1389 448 "DATA_OUT13\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT13[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 210 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT14\[1\] " "Info: Pin DATA_OUT14\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT14[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 448 1200 1389 464 "DATA_OUT14\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT14[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 211 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT14\[0\] " "Info: Pin DATA_OUT14\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT14[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 448 1200 1389 464 "DATA_OUT14\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT14[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 212 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT15\[1\] " "Info: Pin DATA_OUT15\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT15[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 464 1200 1389 480 "DATA_OUT15\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 213 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT15\[0\] " "Info: Pin DATA_OUT15\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT15[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 464 1200 1389 480 "DATA_OUT15\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT16\[1\] " "Info: Pin DATA_OUT16\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT16[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 480 1200 1389 496 "DATA_OUT16\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT16[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 215 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT16\[0\] " "Info: Pin DATA_OUT16\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT16[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 480 1200 1389 496 "DATA_OUT16\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT16[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT2\[1\] " "Info: Pin DATA_OUT2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT2[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 256 1200 1383 272 "DATA_OUT2\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT2\[0\] " "Info: Pin DATA_OUT2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT2[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 256 1200 1383 272 "DATA_OUT2\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT3\[1\] " "Info: Pin DATA_OUT3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT3[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 272 1200 1383 288 "DATA_OUT3\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT3\[0\] " "Info: Pin DATA_OUT3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT3[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 272 1200 1383 288 "DATA_OUT3\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT4\[1\] " "Info: Pin DATA_OUT4\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT4[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 288 1200 1383 304 "DATA_OUT4\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT4\[0\] " "Info: Pin DATA_OUT4\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT4[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 288 1200 1383 304 "DATA_OUT4\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT5\[1\] " "Info: Pin DATA_OUT5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT5[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 304 1200 1383 320 "DATA_OUT5\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT5\[0\] " "Info: Pin DATA_OUT5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT5[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 304 1200 1383 320 "DATA_OUT5\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT6\[1\] " "Info: Pin DATA_OUT6\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT6[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 320 1200 1383 336 "DATA_OUT6\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT6\[0\] " "Info: Pin DATA_OUT6\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT6[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 320 1200 1383 336 "DATA_OUT6\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT7\[1\] " "Info: Pin DATA_OUT7\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT7[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 336 1200 1383 352 "DATA_OUT7\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT7\[0\] " "Info: Pin DATA_OUT7\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT7[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 336 1200 1383 352 "DATA_OUT7\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT8\[1\] " "Info: Pin DATA_OUT8\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT8[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 352 1200 1383 368 "DATA_OUT8\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT8\[0\] " "Info: Pin DATA_OUT8\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT8[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 352 1200 1383 368 "DATA_OUT8\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT9\[1\] " "Info: Pin DATA_OUT9\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT9[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 368 1200 1383 384 "DATA_OUT9\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA_OUT9\[0\] " "Info: Pin DATA_OUT9\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { DATA_OUT9[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 368 1200 1383 384 "DATA_OUT9\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_OUT9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PREDICT_check\[1\] " "Info: Pin PREDICT_check\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { PREDICT_check[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 144 1552 1756 160 "PREDICT_check\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PREDICT_check[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PREDICT_check\[0\] " "Info: Pin PREDICT_check\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { PREDICT_check[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 144 1552 1756 160 "PREDICT_check\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PREDICT_check[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_res " "Info: Pin jmp_res not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { jmp_res } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 264 64 232 280 "jmp_res" "" } { 72 360 432 88 "jmp_res" "" } { 696 744 824 712 "jmp_res" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp_res } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 192 64 232 208 "clk" "" } { 216 752 832 232 "clk" "" } { -592 432 480 -576 "clk" "" } { -584 840 928 -568 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { PC[1] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 216 64 232 232 "PC\[1..0\]" "" } { 224 336 438 240 "PC\[1..0\],GHR\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 197 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { PC[0] } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 216 64 232 232 "PC\[1..0\]" "" } { 224 336 438 240 "PC\[1..0\],GHR\[1..0\]" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 198 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jmp_rq " "Info: Pin jmp_rq not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { jmp_rq } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 240 64 232 256 "jmp_rq" "" } { 448 120 248 464 "jmp_rq" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jmp_rq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 108 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 110 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 112 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 114 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node DCa:inst7\|lpm_counter_by_up:inst\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_up:inst|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 116 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node DCa:inst7\|lpm_counter_by_down:inst1\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/cntr_t3i.tdf" 65 19 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_counter_by_down:inst1|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "result.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/result.bdf" { { 192 64 232 208 "clk" "" } { 216 752 832 232 "clk" "" } { -592 432 480 -576 "clk" "" } { -584 840 928 -568 "clk" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst7\|inst5  " "Info: Automatically promoted node DCa:inst7\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DCa.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/DCa.bdf" { { 192 1082 1146 240 "inst5" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 137 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst7\|inst7  " "Info: Automatically promoted node DCa:inst7\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode12w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 37 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode12w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 160 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode108w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 34 13 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode108w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 157 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode29w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 43 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode29w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 166 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode119w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 35 13 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode119w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 158 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode59w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 47 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode59w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode149w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 39 13 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode149w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 162 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode69w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 48 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode69w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode159w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 40 13 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode159w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 163 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode39w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 44 12 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode39w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 167 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\] " "Info: Destination node PHT:inst\|lpm_decode0:inst2\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode129w\[3\]" {  } { { "db/decode_ltf.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/decode_ltf.tdf" 36 13 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|lpm_decode0:inst2|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode129w[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 159 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "DCa.bdf" "" { Schematic "D:/altera/quartus/LABS/lab_8/DCa.bdf" { { 320 1082 1146 368 "inst7" "" } } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 139 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DCa:inst7\|lpm_dff1:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]  " "Info: Automatically promoted node DCa:inst7\|lpm_dff1:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_mux1:inst19\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout " "Info: Destination node DCa:inst7\|lpm_mux1:inst19\|lpm_mux:lpm_mux_component\|mux_nnc:auto_generated\|l1_w0_n0_mux_dataout" {  } { { "db/mux_nnc.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/mux_nnc.tdf" 29 2 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_mux1:inst19|lpm_mux:lpm_mux_component|mux_nnc:auto_generated|l1_w0_n0_mux_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DCa:inst7\|lpm_dff1:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 " "Info: Destination node DCa:inst7\|lpm_dff1:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 339 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst7|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/quartus/LABS/lab_8/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "41 unused 3.3V 4 37 0 " "Info: Number of I/O pins in group: 41 (unused VREF, 3.3V VCCIO, 4 input, 37 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.930 ns register register " "Info: Estimated most critical path is register to register delay of 2.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff_address:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X14_Y13 21 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X14_Y13; Fanout = 21; REG Node = 'lpm_dff_address:inst5\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff_address:inst5|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.724 ns) + CELL(0.053 ns) 0.777 ns PHT:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~3 2 COMB LAB_X14_Y14 1 " "Info: 2: + IC(0.724 ns) + CELL(0.053 ns) = 0.777 ns; Loc. = LAB_X14_Y14; Fanout = 1; COMB Node = 'PHT:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.777 ns" { lpm_dff_address:inst5|lpm_ff:lpm_ff_component|dffs[0] PHT:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~3 } "NODE_NAME" } } { "db/mux_gpc.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/mux_gpc.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 1.551 ns PHT:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~4 3 COMB LAB_X14_Y13 4 " "Info: 3: + IC(0.502 ns) + CELL(0.272 ns) = 1.551 ns; Loc. = LAB_X14_Y13; Fanout = 4; COMB Node = 'PHT:inst\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_gpc:auto_generated\|l4_w1_n0_mux_dataout~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { PHT:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~3 PHT:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 } "NODE_NAME" } } { "db/mux_gpc.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/mux_gpc.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.378 ns) 2.046 ns A3:inst3\|lpm_mux3:inst2\|lpm_mux:lpm_mux_component\|mux_onc:auto_generated\|l1_w0_n0_mux_dataout~0 4 COMB LAB_X13_Y13 16 " "Info: 4: + IC(0.117 ns) + CELL(0.378 ns) = 2.046 ns; Loc. = LAB_X13_Y13; Fanout = 16; COMB Node = 'A3:inst3\|lpm_mux3:inst2\|lpm_mux:lpm_mux_component\|mux_onc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { PHT:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 A3:inst3|lpm_mux3:inst2|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_onc.tdf" "" { Text "D:/altera/quartus/LABS/lab_8/db/mux_onc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.155 ns) 2.930 ns PHT:inst\|lpm_dff_mem:3\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LAB_X13_Y14 2 " "Info: 5: + IC(0.729 ns) + CELL(0.155 ns) = 2.930 ns; Loc. = LAB_X13_Y14; Fanout = 2; REG Node = 'PHT:inst\|lpm_dff_mem:3\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { A3:inst3|lpm_mux3:inst2|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0 PHT:inst|lpm_dff_mem:3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.858 ns ( 29.28 % ) " "Info: Total cell delay = 0.858 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 70.72 % ) " "Info: Total interconnect delay = 2.072 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.930 ns" { lpm_dff_address:inst5|lpm_ff:lpm_ff_component|dffs[0] PHT:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~3 PHT:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_gpc:auto_generated|l4_w1_n0_mux_dataout~4 A3:inst3|lpm_mux3:inst2|lpm_mux:lpm_mux_component|mux_onc:auto_generated|l1_w0_n0_mux_dataout~0 PHT:inst|lpm_dff_mem:3|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "37 " "Warning: Found 37 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "predict_result 0 " "Info: Pin \"predict_result\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[1\] 0 " "Info: Pin \"GHR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[0\] 0 " "Info: Pin \"GHR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT1\[1\] 0 " "Info: Pin \"DATA_OUT1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT1\[0\] 0 " "Info: Pin \"DATA_OUT1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT10\[1\] 0 " "Info: Pin \"DATA_OUT10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT10\[0\] 0 " "Info: Pin \"DATA_OUT10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT11\[1\] 0 " "Info: Pin \"DATA_OUT11\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT11\[0\] 0 " "Info: Pin \"DATA_OUT11\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT12\[1\] 0 " "Info: Pin \"DATA_OUT12\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT12\[0\] 0 " "Info: Pin \"DATA_OUT12\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT13\[1\] 0 " "Info: Pin \"DATA_OUT13\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT13\[0\] 0 " "Info: Pin \"DATA_OUT13\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT14\[1\] 0 " "Info: Pin \"DATA_OUT14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT14\[0\] 0 " "Info: Pin \"DATA_OUT14\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT15\[1\] 0 " "Info: Pin \"DATA_OUT15\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT15\[0\] 0 " "Info: Pin \"DATA_OUT15\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT16\[1\] 0 " "Info: Pin \"DATA_OUT16\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT16\[0\] 0 " "Info: Pin \"DATA_OUT16\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT2\[1\] 0 " "Info: Pin \"DATA_OUT2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT2\[0\] 0 " "Info: Pin \"DATA_OUT2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT3\[1\] 0 " "Info: Pin \"DATA_OUT3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT3\[0\] 0 " "Info: Pin \"DATA_OUT3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT4\[1\] 0 " "Info: Pin \"DATA_OUT4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT4\[0\] 0 " "Info: Pin \"DATA_OUT4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT5\[1\] 0 " "Info: Pin \"DATA_OUT5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT5\[0\] 0 " "Info: Pin \"DATA_OUT5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT6\[1\] 0 " "Info: Pin \"DATA_OUT6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT6\[0\] 0 " "Info: Pin \"DATA_OUT6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT7\[1\] 0 " "Info: Pin \"DATA_OUT7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT7\[0\] 0 " "Info: Pin \"DATA_OUT7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT8\[1\] 0 " "Info: Pin \"DATA_OUT8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT8\[0\] 0 " "Info: Pin \"DATA_OUT8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT9\[1\] 0 " "Info: Pin \"DATA_OUT9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_OUT9\[0\] 0 " "Info: Pin \"DATA_OUT9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PREDICT_check\[1\] 0 " "Info: Pin \"PREDICT_check\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PREDICT_check\[0\] 0 " "Info: Pin \"PREDICT_check\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 22:42:00 2019 " "Info: Processing ended: Thu Dec 12 22:42:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
