{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654208317501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654208317501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  2 19:18:37 2022 " "Processing started: Thu Jun  2 19:18:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654208317501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208317501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula17 -c Aula17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula17 -c Aula17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208317502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654208317801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654208317801 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "MIPSMonitor.qsys " "Elaborating Platform Designer system entity \"MIPSMonitor.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208327798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:51 Progress: Loading Aula17_restored/MIPSMonitor.qsys " "2022.06.02.19:18:51 Progress: Loading Aula17_restored/MIPSMonitor.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208331708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:52 Progress: Reading input file " "2022.06.02.19:18:52 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208332024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\] " "2022.06.02.19:18:52 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208332116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:52 Progress: Parameterizing module in_system_sources_probes_0 " "2022.06.02.19:18:52 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208332207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:52 Progress: Building connections " "2022.06.02.19:18:52 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208332211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:52 Progress: Parameterizing connections " "2022.06.02.19:18:52 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208332211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:52 Progress: Validating " "2022.06.02.19:18:52 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208332236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.06.02.19:18:53 Progress: Done reading input file " "2022.06.02.19:18:53 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208333012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MIPSMonitor: Generating MIPSMonitor \"MIPSMonitor\" for QUARTUS_SYNTH " "MIPSMonitor: Generating MIPSMonitor \"MIPSMonitor\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208333802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"MIPSMonitor\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"MIPSMonitor\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208333975 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MIPSMonitor: Done \"MIPSMonitor\" with 2 modules, 2 files " "MIPSMonitor: Done \"MIPSMonitor\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208333975 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "MIPSMonitor.qsys " "Finished elaborating Platform Designer system entity \"MIPSMonitor.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208334643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335148 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControleFD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeDeControleFD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleFD-comportamento " "Found design unit 1: UnidadeDeControleFD-comportamento" {  } { { "UnidadeDeControleFD.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleFD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335148 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleFD " "Found entity 1: UnidadeDeControleFD" {  } { { "UnidadeDeControleFD.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleFD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenericoULA4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenericoULA4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoULA4x1-comportamento " "Found design unit 1: muxGenericoULA4x1-comportamento" {  } { { "muxGenericoULA4x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenericoULA4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335149 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoULA4x1 " "Found entity 1: muxGenericoULA4x1" {  } { { "muxGenericoULA4x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenericoULA4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LUI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LUI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUI-comportamento " "Found design unit 1: LUI-comportamento" {  } { { "LUI.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/LUI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335150 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUI " "Found entity 1: LUI" {  } { { "LUI.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/LUI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderOpCodeULActrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderOpCodeULActrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderOpCodeULActrl-comportamento " "Found design unit 1: DecoderOpCodeULActrl-comportamento" {  } { { "DecoderOpCodeULActrl.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/DecoderOpCodeULActrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335150 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderOpCodeULActrl " "Found entity 1: DecoderOpCodeULActrl" {  } { { "DecoderOpCodeULActrl.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/DecoderOpCodeULActrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderFunctULActrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderFunctULActrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderFunctULActrl-comportamento " "Found design unit 1: DecoderFunctULActrl-comportamento" {  } { { "DecoderFunctULActrl.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/DecoderFunctULActrl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335151 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderFunctULActrl " "Found entity 1: DecoderFunctULActrl" {  } { { "DecoderFunctULActrl.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/DecoderFunctULActrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335151 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335151 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenericoULA2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenericoULA2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoULA2x1-comportamento " "Found design unit 1: muxGenericoULA2x1-comportamento" {  } { { "muxGenericoULA2x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenericoULA2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335152 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoULA2x1 " "Found entity 1: muxGenericoULA2x1" {  } { { "muxGenericoULA2x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenericoULA2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaUm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaUm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaUm-comportamento " "Found design unit 1: somaUm-comportamento" {  } { { "somaUm.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/somaUm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335153 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaUm " "Found entity 1: somaUm" {  } { { "somaUm.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/somaUm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335154 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift2-comportamento " "Found design unit 1: shift2-comportamento" {  } { { "shift2.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/shift2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335154 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift2 " "Found entity 1: shift2" {  } { { "shift2.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/shift2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335155 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/registradorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335156 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucoes-arquitetura " "Found design unit 1: instrucoes-arquitetura" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335157 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucoes " "Found entity 1: instrucoes" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucaoR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucaoR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrucaoR-arquitetura " "Found design unit 1: instrucaoR-arquitetura" {  } { { "instrucaoR.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucaoR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335157 ""} { "Info" "ISGN_ENTITY_NAME" "1 instrucaoR " "Found entity 1: instrucaoR" {  } { { "instrucaoR.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucaoR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrucaoI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instrucaoI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FDinstrucaoI-arquitetura " "Found design unit 1: FDinstrucaoI-arquitetura" {  } { { "instrucaoI.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucaoI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335158 ""} { "Info" "ISGN_ENTITY_NAME" "1 FDinstrucaoI " "Found entity 1: FDinstrucaoI" {  } { { "instrucaoI.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucaoI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/estendeSinalGenerico.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335158 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoReg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoReg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/bancoReg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335159 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_MIPS_bit31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_MIPS_bit31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS_bit31-arquitetura " "Found design unit 1: ULA_MIPS_bit31-arquitetura" {  } { { "ULA_MIPS_bit31.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_bit31.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335160 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS_bit31 " "Found entity 1: ULA_MIPS_bit31" {  } { { "ULA_MIPS_bit31.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_bit31.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_MIPS_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_MIPS_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS_32-arquitetura " "Found design unit 1: ULA_MIPS_32-arquitetura" {  } { { "ULA_MIPS_32.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_32.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS_32 " "Found entity 1: ULA_MIPS_32" {  } { { "ULA_MIPS_32.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_MIPS_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_MIPS_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_MIPS_1bit-arquitetura " "Found design unit 1: ULA_MIPS_1bit-arquitetura" {  } { { "ULA_MIPS_1bit.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_1bit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335161 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_MIPS_1bit " "Found entity 1: ULA_MIPS_1bit" {  } { { "ULA_MIPS_1bit.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_1bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorCompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorCompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorCompleto-comportamento " "Found design unit 1: SomadorCompleto-comportamento" {  } { { "SomadorCompleto.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/SomadorCompleto.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335162 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorCompleto " "Found entity 1: SomadorCompleto" {  } { { "SomadorCompleto.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/SomadorCompleto.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335163 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335163 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeDeControle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-comportamento " "Found design unit 1: UnidadeDeControle-comportamento" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControle.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335164 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "UnidadeDeControle.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeDeControleULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeDeControleULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleULA-comportamento " "Found design unit 1: UnidadeDeControleULA-comportamento" {  } { { "UnidadeDeControleULA.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleULA.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335164 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleULA " "Found entity 1: UnidadeDeControleULA" {  } { { "UnidadeDeControleULA.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/debugMonitor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/debugMonitor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugMonitor-arch_name " "Found design unit 1: debugMonitor-arch_name" {  } { { "output_files/debugMonitor.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/output_files/debugMonitor.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335165 ""} { "Info" "ISGN_ENTITY_NAME" "1 debugMonitor " "Found entity 1: debugMonitor" {  } { { "output_files/debugMonitor.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/output_files/debugMonitor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MIPSMonitor/MIPSMonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MIPSMonitor/MIPSMonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPSMonitor " "Found entity 1: MIPSMonitor" {  } { { "db/ip/MIPSMonitor/MIPSMonitor.v" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/MIPSMonitor/MIPSMonitor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MIPSMonitor/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MIPSMonitor/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/MIPSMonitor/submodules/altsource_probe_top.v" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/MIPSMonitor/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208335167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208335167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instrucoes " "Elaborating entity \"instrucoes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654208335227 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset instrucoes.vhd(32) " "Verilog HDL or VHDL warning at instrucoes.vhd(32): object \"reset\" assigned a value but never read" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654208335228 "|instrucoes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "instrucoes.vhd" "detectorSub0" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugMonitor debugMonitor:monitor " "Elaborating entity \"debugMonitor\" for hierarchy \"debugMonitor:monitor\"" {  } { { "instrucoes.vhd" "monitor" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335270 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "probe 112 511 debugMonitor.vhd(51) " "VHDL Incomplete Partial Association warning at debugMonitor.vhd(51): port or argument \"probe\" has 112/511 unassociated elements" {  } { { "output_files/debugMonitor.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/output_files/debugMonitor.vhd" 51 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1654208335275 "|instrucoes|debugMonitor:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPSMonitor debugMonitor:monitor\|MIPSMonitor:probe0 " "Elaborating entity \"MIPSMonitor\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\"" {  } { { "output_files/debugMonitor.vhd" "probe0" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/output_files/debugMonitor.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/MIPSMonitor/MIPSMonitor.v" "in_system_sources_probes_0" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/MIPSMonitor/MIPSMonitor.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/MIPSMonitor/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/MIPSMonitor/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/MIPSMonitor/submodules/altsource_probe_top.v" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/MIPSMonitor/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 511 " "Parameter \"probe_width\" = \"511\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 1 " "Parameter \"source_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654208335328 ""}  } { { "db/ip/MIPSMonitor/submodules/altsource_probe_top.v" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/MIPSMonitor/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654208335328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_probe_gen:wider_probe_inst" { Text "/home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208335790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"debugMonitor:monitor\|MIPSMonitor:probe0\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_probe_gen:wider_probe_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "/home/borg/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS_32 ULA_MIPS_32:ULAMIPS " "Elaborating entity \"ULA_MIPS_32\" for hierarchy \"ULA_MIPS_32:ULAMIPS\"" {  } { { "instrucoes.vhd" "ULAMIPS" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS_1bit ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0 " "Elaborating entity \"ULA_MIPS_1bit\" for hierarchy \"ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\"" {  } { { "ULA_MIPS_32.vhd" "ULA0" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_32.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenericoULA2x1 ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\|muxGenericoULA2x1:MUX2 " "Elaborating entity \"muxGenericoULA2x1\" for hierarchy \"ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\|muxGenericoULA2x1:MUX2\"" {  } { { "ULA_MIPS_1bit.vhd" "MUX2" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_1bit.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorCompleto ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\|SomadorCompleto:Somador " "Elaborating entity \"SomadorCompleto\" for hierarchy \"ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\|SomadorCompleto:Somador\"" {  } { { "ULA_MIPS_1bit.vhd" "Somador" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_1bit.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenericoULA4x1 ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\|muxGenericoULA4x1:MUX4 " "Elaborating entity \"muxGenericoULA4x1\" for hierarchy \"ULA_MIPS_32:ULAMIPS\|ULA_MIPS_1bit:ULA0\|muxGenericoULA4x1:MUX4\"" {  } { { "ULA_MIPS_1bit.vhd" "MUX4" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_1bit.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_MIPS_bit31 ULA_MIPS_32:ULAMIPS\|ULA_MIPS_bit31:ULA31 " "Elaborating entity \"ULA_MIPS_bit31\" for hierarchy \"ULA_MIPS_32:ULAMIPS\|ULA_MIPS_bit31:ULA31\"" {  } { { "ULA_MIPS_32.vhd" "ULA31" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ULA_MIPS_32.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleULA UnidadeDeControleULA:CONTROLE_ULA " "Elaborating entity \"UnidadeDeControleULA\" for hierarchy \"UnidadeDeControleULA:CONTROLE_ULA\"" {  } { { "instrucoes.vhd" "CONTROLE_ULA" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderFunctULActrl UnidadeDeControleULA:CONTROLE_ULA\|DecoderFunctULActrl:ULAfunct " "Elaborating entity \"DecoderFunctULActrl\" for hierarchy \"UnidadeDeControleULA:CONTROLE_ULA\|DecoderFunctULActrl:ULAfunct\"" {  } { { "UnidadeDeControleULA.vhd" "ULAfunct" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleULA.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOpCodeULActrl UnidadeDeControleULA:CONTROLE_ULA\|DecoderOpCodeULActrl:ULAopcode " "Elaborating entity \"DecoderOpCodeULActrl\" for hierarchy \"UnidadeDeControleULA:CONTROLE_ULA\|DecoderOpCodeULActrl:ULAopcode\"" {  } { { "UnidadeDeControleULA.vhd" "ULAopcode" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleULA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 UnidadeDeControleULA:CONTROLE_ULA\|muxGenerico2x1:MUX_decs " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"UnidadeDeControleULA:CONTROLE_ULA\|muxGenerico2x1:MUX_decs\"" {  } { { "UnidadeDeControleULA.vhd" "MUX_decs" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleULA.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleFD UnidadeDeControleFD:CONTROLE_FD " "Elaborating entity \"UnidadeDeControleFD\" for hierarchy \"UnidadeDeControleFD:CONTROLE_FD\"" {  } { { "instrucoes.vhd" "CONTROLE_FD" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336209 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "instrucao\[11..0\] UnidadeDeControleFD.vhd(46) " "Using initial value X (don't care) for net \"instrucao\[11..0\]\" at UnidadeDeControleFD.vhd(46)" {  } { { "UnidadeDeControleFD.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/UnidadeDeControleFD.vhd" 46 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208336210 "|instrucoes|UnidadeDeControleFD:CONTROLE_FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "instrucoes.vhd" "PC" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaUm somaUm:PC_INC " "Elaborating entity \"somaUm\" for hierarchy \"somaUm:PC_INC\"" {  } { { "instrucoes.vhd" "PC_INC" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:BANCO_REG " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:BANCO_REG\"" {  } { { "instrucoes.vhd" "BANCO_REG" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:ROM_MIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:ROM_MIPS\"" {  } { { "instrucoes.vhd" "ROM_MIPS" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336226 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654208336227 "|instrucoes|ROMMIPS:ROM_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_ULA_MEM " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_ULA_MEM\"" {  } { { "instrucoes.vhd" "MUX_ULA_MEM" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_RT_IMEDIATO " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_RT_IMEDIATO\"" {  } { { "instrucoes.vhd" "MUX_RT_IMEDIATO" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 muxGenerico4x1:MUX_RT_RD " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"muxGenerico4x1:MUX_RT_RD\"" {  } { { "instrucoes.vhd" "MUX_RT_RD" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenericoULA2x1 muxGenericoULA2x1:MUX_ZERO_ULA " "Elaborating entity \"muxGenericoULA2x1\" for hierarchy \"muxGenericoULA2x1:MUX_ZERO_ULA\"" {  } { { "instrucoes.vhd" "MUX_ZERO_ULA" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:ESTENDE " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:ESTENDE\"" {  } { { "instrucoes.vhd" "ESTENDE" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUI LUI:ESTENDE_LUI " "Elaborating entity \"LUI\" for hierarchy \"LUI:ESTENDE_LUI\"" {  } { { "instrucoes.vhd" "ESTENDE_LUI" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:SOMADOR " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:SOMADOR\"" {  } { { "instrucoes.vhd" "SOMADOR" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM_MIPS " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM_MIPS\"" {  } { { "instrucoes.vhd" "RAM_MIPS" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:DECODER_HEX0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:DECODER_HEX0\"" {  } { { "instrucoes.vhd" "DECODER_HEX0" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2 shift2:SHIFT_IMEDIATO_EXT " "Elaborating entity \"shift2\" for hierarchy \"shift2:SHIFT_IMEDIATO_EXT\"" {  } { { "instrucoes.vhd" "SHIFT_IMEDIATO_EXT" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift2 shift2:SHIFT_IMEDIATO " "Elaborating entity \"shift2\" for hierarchy \"shift2:SHIFT_IMEDIATO\"" {  } { { "instrucoes.vhd" "SHIFT_IMEDIATO" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208336267 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654208336815 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.02.19:19:01 Progress: Loading sldc1146f2b/alt_sld_fab_wrapper_hw.tcl " "2022.06.02.19:19:01 Progress: Loading sldc1146f2b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208341091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208343411 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208343571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208344693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208345042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208345285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208345520 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208345524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208345524 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1654208346233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1146f2b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc1146f2b/alt_sld_fab.v" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208346581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208346581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208346722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208346722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208346723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208346723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208346846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208346846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208346993 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208346993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208346993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/db/ip/sldc1146f2b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654208347129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208347129 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:ROM_MIPS\|memROM " "RAM logic \"ROMMIPS:ROM_MIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1654208349022 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bancoReg:BANCO_REG\|registrador " "RAM logic \"bancoReg:BANCO_REG\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "bancoReg.vhd" "registrador" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/bancoReg.vhd" 50 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1654208349022 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1654208349022 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "55 64 0 1 1 " "55 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "9 63 " "Addresses ranging from 9 to 63 are not initialized" {  } { { "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMcontent.mif" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1654208349023 ""}  } { { "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMcontent.mif" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/ROMcontent.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1654208349023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654208349679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654208350194 "|instrucoes|HEX0[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654208350194 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208350339 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654208351410 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654208352975 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654208352975 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654208353082 "|instrucoes|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654208353082 "|instrucoes|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "instrucoes.vhd" "" { Text "/home/borg/Insper/my_fav_bold/meu_careca_preferido/atividades/atividade_17/Aula17_restored/instrucoes.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654208353082 "|instrucoes|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654208353082 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "848 " "Implemented 848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654208353084 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654208353084 ""} { "Info" "ICUT_CUT_TM_LCELLS" "786 " "Implemented 786 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654208353084 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654208353084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654208353106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  2 19:19:13 2022 " "Processing ended: Thu Jun  2 19:19:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654208353106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654208353106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654208353106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654208353106 ""}
