<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="C:/Users/RazBB/Desktop/RP_FPGA/RP_Both_IP/RP_Both_IP.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="96dce873b3e04d9584abeb8be0c370cc"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="C:/Users/RazBB/AppData/Roaming/Everything required for Red Pitaya FPGA/Red Pitaya Output and Mixer/Red Pitaya Output and Mixer.cache/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="C:/Users/RazBB/AppData/Roaming/Everything required for Red Pitaya FPGA/Red Pitaya Output and Mixer/Red Pitaya Output and Mixer.cache/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="C:/Users/RazBB/AppData/Roaming/Everything required for Red Pitaya FPGA/Red Pitaya Output and Mixer/Red Pitaya Output and Mixer.cache/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="C:/Users/RazBB/AppData/Roaming/Everything required for Red Pitaya FPGA/Red Pitaya Output and Mixer/Red Pitaya Output and Mixer.cache/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="C:/Users/RazBB/AppData/Roaming/Everything required for Red Pitaya FPGA/Red Pitaya Output and Mixer/Red Pitaya Output and Mixer.cache/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="C:/Users/RazBB/AppData/Roaming/Everything required for Red Pitaya FPGA/Red Pitaya Output and Mixer/Red Pitaya Output and Mixer.cache/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/RP_Both_IP.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/RP_Both_IP.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="WTXSimLaunchSim" Val="2"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/bd/system/system.bd"/>
          <Attr Name="ImportTime" Val="1470316296"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_processing_system7_0/system_processing_system7_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hdl/system.v"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_xlconstant_0/system_xlconstant_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="ip/system_xadc_0/system_xadc_0.xci"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0.xml"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_axi_lite_ipif.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_conv_funs_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_address_decoder.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="axi_lite_ipif_v1_01_a/hdl/src/vhdl/system_xadc_0_slave_attachment.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_proc_common_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_pselect_f.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_ipif_pkg.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0_xadc_core_drp.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_family.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0/simulation/timing/design.txt"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0.xdc"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0.v"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_xadc_0_axi_xadc.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="interrupt_control_v2_01_a/hdl/src/vhdl/system_xadc_0_interrupt_control.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_soft_reset.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="proc_common_v3_30_a/hdl/src/vhdl/system_xadc_0_family_support.vhd"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="design.txt"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="system_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hdl/system.hwdef"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hw_handoff/system_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="system.bd" FileRelPathName="hw_handoff/system.hwh"/>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_dfilt1.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_dfilt1.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/axi_wr_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/axi_wr_fifo.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/system/hdl/system_wrapper.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v"/>
          <Attr Name="ImportTime" Val="1470316295"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/axi_master.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/axi_master.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/axi_slave.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/axi_slave.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_asg_ch.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_asg_ch.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_pid_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_pid_block.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/red_pitaya_locking.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/new/red_pitaya_locking.v"/>
          <Attr Name="ImportTime" Val="1471259310"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/CIC2.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../RP_out_mix/RP_out_mix.srcs/sources_1/new/CIC2.v"/>
          <Attr Name="ImportTime" Val="1471360610"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/CIC.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../RP_out_mix/RP_out_mix.srcs/sources_1/new/CIC.v"/>
          <Attr Name="ImportTime" Val="1471360581"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/new/Mixer.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/new/Mixer.v"/>
          <Attr Name="ImportTime" Val="1471267405"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_ams.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_ams.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_asg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_asg.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_hk.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_hk.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_pid.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_pid.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_pll.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_pll.sv"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_ps.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_ps.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_pwm.sv">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_pwm.sv"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_scope.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sim_1/imports/rtl/red_pitaya_scope.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/rtl/red_pitaya_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/rtl/red_pitaya_top.v"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="red_pitaya_top"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/sdc/red_pitaya.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/sdc/red_pitaya.xdc"/>
          <Attr Name="ImportTime" Val="1468662904"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="red_pitaya_top"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="dds_LUT_pw24_ow24" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_LUT_pw24_ow24">
      <File Path="$PSRCDIR/sources_1/ip/dds_LUT_pw24_ow24/dds_LUT_pw24_ow24.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/ip/dds_LUT_pw24_ow24/dds_LUT_pw24_ow24.xci"/>
          <Attr Name="ImportTime" Val="1471006604"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dds_LUT_pw24_ow24"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dds_LUT_pw24_ow16" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_LUT_pw24_ow16">
      <File Path="$PSRCDIR/sources_1/ip/dds_LUT_pw24_ow16/dds_LUT_pw24_ow16.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/ip/dds_LUT_pw24_ow16/dds_LUT_pw24_ow16.xci"/>
          <Attr Name="ImportTime" Val="1471006638"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dds_LUT_pw24_ow16"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="dds_PG_pw24" Type="BlockSrcs" RelSrcDir="$PSRCDIR/dds_PG_pw24">
      <File Path="$PSRCDIR/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/GitHub/RedPitayaMaster/fpga/project/redpitaya.srcs/sources_1/ip/dds_PG_pw24/dds_PG_pw24.xci"/>
          <Attr Name="ImportTime" Val="1471271499"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="dds_PG_pw24"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="cic" Type="BlockSrcs" RelSrcDir="$PSRCDIR/cic">
      <File Path="$PSRCDIR/sources_1/ip/cic/cic.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../RP_out_mix/RP_out_mix.srcs/sources_1/ip/cic/cic.xci"/>
          <Attr Name="ImportTime" Val="1471446697"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="cic"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="cic2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/cic2">
      <File Path="$PSRCDIR/sources_1/ip/cic2/cic2.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../RP_out_mix/RP_out_mix.srcs/sources_1/ip/cic2/cic2.xci"/>
          <Attr Name="ImportTime" Val="1471446608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="cic2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="Sine_wave" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Sine_wave">
      <File Path="$PSRCDIR/sources_1/ip/Sine_wave/Sine_wave.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../RP_out_mix/RP_out_mix.srcs/sources_1/ip/Sine_wave/Sine_wave.xci"/>
          <Attr Name="ImportTime" Val="1471518030"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="Sine_wave"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_LUT_pw24_ow24_synth_1" Type="Ft3:Synth" SrcSet="dds_LUT_pw24_ow24" Part="xc7z010clg400-1" ConstrsSet="dds_LUT_pw24_ow24" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dds_LUT_pw24_ow24_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_LUT_pw24_ow16_synth_1" Type="Ft3:Synth" SrcSet="dds_LUT_pw24_ow16" Part="xc7z010clg400-1" ConstrsSet="dds_LUT_pw24_ow16" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dds_LUT_pw24_ow16_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_PG_pw24_synth_1" Type="Ft3:Synth" SrcSet="dds_PG_pw24" Part="xc7z010clg400-1" ConstrsSet="dds_PG_pw24" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/dds_PG_pw24_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="cic_synth_1" Type="Ft3:Synth" SrcSet="cic" Part="xc7z010clg400-1" ConstrsSet="cic" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/cic_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="cic2_synth_1" Type="Ft3:Synth" SrcSet="cic2" Part="xc7z010clg400-1" ConstrsSet="cic2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/cic2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="Sine_wave_synth_1" Type="Ft3:Synth" SrcSet="Sine_wave" Part="xc7z010clg400-1" ConstrsSet="Sine_wave" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/Sine_wave_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="dds_LUT_pw24_ow24_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="dds_LUT_pw24_ow24" Description="Default settings for Implementation." SynthRun="dds_LUT_pw24_ow24_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dds_LUT_pw24_ow16_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="dds_LUT_pw24_ow16" Description="Default settings for Implementation." SynthRun="dds_LUT_pw24_ow16_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="dds_PG_pw24_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="dds_PG_pw24" Description="Default settings for Implementation." SynthRun="dds_PG_pw24_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="cic_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="cic" Description="Default settings for Implementation." SynthRun="cic_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="cic2_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="cic2" Description="Default settings for Implementation." SynthRun="cic2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="Sine_wave_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="Sine_wave" Description="Default settings for Implementation." SynthRun="Sine_wave_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
