#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f13b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1eee160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1f06860 .functor NOT 1, L_0x1f3c630, C4<0>, C4<0>, C4<0>;
L_0x1f3be00 .functor XOR 5, L_0x1f3c260, L_0x1f3c390, C4<00000>, C4<00000>;
L_0x1f3c520 .functor XOR 5, L_0x1f3be00, L_0x1f3c480, C4<00000>, C4<00000>;
v0x1f386d0_0 .net *"_ivl_10", 4 0, L_0x1f3c480;  1 drivers
v0x1f387d0_0 .net *"_ivl_12", 4 0, L_0x1f3c520;  1 drivers
v0x1f388b0_0 .net *"_ivl_2", 4 0, L_0x1f3c1c0;  1 drivers
v0x1f38970_0 .net *"_ivl_4", 4 0, L_0x1f3c260;  1 drivers
v0x1f38a50_0 .net *"_ivl_6", 4 0, L_0x1f3c390;  1 drivers
v0x1f38b80_0 .net *"_ivl_8", 4 0, L_0x1f3be00;  1 drivers
v0x1f38c60_0 .var "clk", 0 0;
v0x1f38d00_0 .var/2u "stats1", 159 0;
v0x1f38dc0_0 .var/2u "strobe", 0 0;
v0x1f38f10_0 .net "sum_dut", 4 0, L_0x1f3be70;  1 drivers
v0x1f38fd0_0 .net "sum_ref", 4 0, L_0x1f396e0;  1 drivers
v0x1f39070_0 .net "tb_match", 0 0, L_0x1f3c630;  1 drivers
v0x1f39110_0 .net "tb_mismatch", 0 0, L_0x1f06860;  1 drivers
v0x1f391d0_0 .net "x", 3 0, v0x1f34c00_0;  1 drivers
v0x1f39290_0 .net "y", 3 0, v0x1f34cc0_0;  1 drivers
L_0x1f3c1c0 .concat [ 5 0 0 0], L_0x1f396e0;
L_0x1f3c260 .concat [ 5 0 0 0], L_0x1f396e0;
L_0x1f3c390 .concat [ 5 0 0 0], L_0x1f3be70;
L_0x1f3c480 .concat [ 5 0 0 0], L_0x1f396e0;
L_0x1f3c630 .cmp/eeq 5, L_0x1f3c1c0, L_0x1f3c520;
S_0x1f11b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x1eee160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1ef84a0_0 .net *"_ivl_0", 4 0, L_0x1f393d0;  1 drivers
L_0x7f1521ba6018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1f0f240_0 .net *"_ivl_3", 0 0, L_0x7f1521ba6018;  1 drivers
v0x1efb7d0_0 .net *"_ivl_4", 4 0, L_0x1f39560;  1 drivers
L_0x7f1521ba6060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ef87f0_0 .net *"_ivl_7", 0 0, L_0x7f1521ba6060;  1 drivers
v0x1f34590_0 .net "sum", 4 0, L_0x1f396e0;  alias, 1 drivers
v0x1f346c0_0 .net "x", 3 0, v0x1f34c00_0;  alias, 1 drivers
v0x1f347a0_0 .net "y", 3 0, v0x1f34cc0_0;  alias, 1 drivers
L_0x1f393d0 .concat [ 4 1 0 0], v0x1f34c00_0, L_0x7f1521ba6018;
L_0x1f39560 .concat [ 4 1 0 0], v0x1f34cc0_0, L_0x7f1521ba6060;
L_0x1f396e0 .arith/sum 5, L_0x1f393d0, L_0x1f39560;
S_0x1f34900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x1eee160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1f34b20_0 .net "clk", 0 0, v0x1f38c60_0;  1 drivers
v0x1f34c00_0 .var "x", 3 0;
v0x1f34cc0_0 .var "y", 3 0;
E_0x1f01c30/0 .event negedge, v0x1f34b20_0;
E_0x1f01c30/1 .event posedge, v0x1f34b20_0;
E_0x1f01c30 .event/or E_0x1f01c30/0, E_0x1f01c30/1;
S_0x1f34da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x1eee160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1f37f90_0 .net *"_ivl_45", 0 0, L_0x1f3c050;  1 drivers
v0x1f38090_0 .net "carry", 3 0, L_0x1f3bcd0;  1 drivers
v0x1f38170_0 .net "sum", 4 0, L_0x1f3be70;  alias, 1 drivers
v0x1f38230_0 .net "x", 3 0, v0x1f34c00_0;  alias, 1 drivers
v0x1f382f0_0 .net "y", 3 0, v0x1f34cc0_0;  alias, 1 drivers
L_0x1f39de0 .part v0x1f34c00_0, 0, 1;
L_0x1f39f10 .part v0x1f34cc0_0, 0, 1;
L_0x1f3a640 .part v0x1f34c00_0, 1, 1;
L_0x1f3a770 .part v0x1f34cc0_0, 1, 1;
L_0x1f3a8d0 .part L_0x1f3bcd0, 0, 1;
L_0x1f3af70 .part v0x1f34c00_0, 2, 1;
L_0x1f3b0e0 .part v0x1f34cc0_0, 2, 1;
L_0x1f3b210 .part L_0x1f3bcd0, 1, 1;
L_0x1f3b8f0 .part v0x1f34c00_0, 3, 1;
L_0x1f3ba20 .part v0x1f34cc0_0, 3, 1;
L_0x1f3bc30 .part L_0x1f3bcd0, 2, 1;
L_0x1f3bcd0 .concat8 [ 1 1 1 1], L_0x1f39cd0, L_0x1f3a530, L_0x1f3ae60, L_0x1f3b7e0;
LS_0x1f3be70_0_0 .concat8 [ 1 1 1 1], L_0x1f39820, L_0x1f3a140, L_0x1f3aa70, L_0x1f3b400;
LS_0x1f3be70_0_4 .concat8 [ 1 0 0 0], L_0x1f3c050;
L_0x1f3be70 .concat8 [ 4 1 0 0], LS_0x1f3be70_0_0, LS_0x1f3be70_0_4;
L_0x1f3c050 .part L_0x1f3bcd0, 3, 1;
S_0x1f34f80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x1f34da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f15530 .functor XOR 1, L_0x1f39de0, L_0x1f39f10, C4<0>, C4<0>;
L_0x7f1521ba60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1f39820 .functor XOR 1, L_0x1f15530, L_0x7f1521ba60a8, C4<0>, C4<0>;
L_0x1f398e0 .functor AND 1, L_0x1f39de0, L_0x1f39f10, C4<1>, C4<1>;
L_0x1f39a20 .functor AND 1, L_0x1f39de0, L_0x7f1521ba60a8, C4<1>, C4<1>;
L_0x1f39b10 .functor OR 1, L_0x1f398e0, L_0x1f39a20, C4<0>, C4<0>;
L_0x1f39c20 .functor AND 1, L_0x1f39f10, L_0x7f1521ba60a8, C4<1>, C4<1>;
L_0x1f39cd0 .functor OR 1, L_0x1f39b10, L_0x1f39c20, C4<0>, C4<0>;
v0x1f35210_0 .net *"_ivl_0", 0 0, L_0x1f15530;  1 drivers
v0x1f35310_0 .net *"_ivl_10", 0 0, L_0x1f39c20;  1 drivers
v0x1f353f0_0 .net *"_ivl_4", 0 0, L_0x1f398e0;  1 drivers
v0x1f354e0_0 .net *"_ivl_6", 0 0, L_0x1f39a20;  1 drivers
v0x1f355c0_0 .net *"_ivl_8", 0 0, L_0x1f39b10;  1 drivers
v0x1f356f0_0 .net "a", 0 0, L_0x1f39de0;  1 drivers
v0x1f357b0_0 .net "b", 0 0, L_0x1f39f10;  1 drivers
v0x1f35870_0 .net "cin", 0 0, L_0x7f1521ba60a8;  1 drivers
v0x1f35930_0 .net "cout", 0 0, L_0x1f39cd0;  1 drivers
v0x1f359f0_0 .net "s", 0 0, L_0x1f39820;  1 drivers
S_0x1f35b50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x1f34da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f3a0d0 .functor XOR 1, L_0x1f3a640, L_0x1f3a770, C4<0>, C4<0>;
L_0x1f3a140 .functor XOR 1, L_0x1f3a0d0, L_0x1f3a8d0, C4<0>, C4<0>;
L_0x1f3a1e0 .functor AND 1, L_0x1f3a640, L_0x1f3a770, C4<1>, C4<1>;
L_0x1f3a280 .functor AND 1, L_0x1f3a640, L_0x1f3a8d0, C4<1>, C4<1>;
L_0x1f3a370 .functor OR 1, L_0x1f3a1e0, L_0x1f3a280, C4<0>, C4<0>;
L_0x1f3a480 .functor AND 1, L_0x1f3a770, L_0x1f3a8d0, C4<1>, C4<1>;
L_0x1f3a530 .functor OR 1, L_0x1f3a370, L_0x1f3a480, C4<0>, C4<0>;
v0x1f35db0_0 .net *"_ivl_0", 0 0, L_0x1f3a0d0;  1 drivers
v0x1f35e90_0 .net *"_ivl_10", 0 0, L_0x1f3a480;  1 drivers
v0x1f35f70_0 .net *"_ivl_4", 0 0, L_0x1f3a1e0;  1 drivers
v0x1f36060_0 .net *"_ivl_6", 0 0, L_0x1f3a280;  1 drivers
v0x1f36140_0 .net *"_ivl_8", 0 0, L_0x1f3a370;  1 drivers
v0x1f36270_0 .net "a", 0 0, L_0x1f3a640;  1 drivers
v0x1f36330_0 .net "b", 0 0, L_0x1f3a770;  1 drivers
v0x1f363f0_0 .net "cin", 0 0, L_0x1f3a8d0;  1 drivers
v0x1f364b0_0 .net "cout", 0 0, L_0x1f3a530;  1 drivers
v0x1f36600_0 .net "s", 0 0, L_0x1f3a140;  1 drivers
S_0x1f36760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x1f34da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f3aa00 .functor XOR 1, L_0x1f3af70, L_0x1f3b0e0, C4<0>, C4<0>;
L_0x1f3aa70 .functor XOR 1, L_0x1f3aa00, L_0x1f3b210, C4<0>, C4<0>;
L_0x1f3ab10 .functor AND 1, L_0x1f3af70, L_0x1f3b0e0, C4<1>, C4<1>;
L_0x1f3abb0 .functor AND 1, L_0x1f3af70, L_0x1f3b210, C4<1>, C4<1>;
L_0x1f3aca0 .functor OR 1, L_0x1f3ab10, L_0x1f3abb0, C4<0>, C4<0>;
L_0x1f3adb0 .functor AND 1, L_0x1f3b0e0, L_0x1f3b210, C4<1>, C4<1>;
L_0x1f3ae60 .functor OR 1, L_0x1f3aca0, L_0x1f3adb0, C4<0>, C4<0>;
v0x1f369d0_0 .net *"_ivl_0", 0 0, L_0x1f3aa00;  1 drivers
v0x1f36ab0_0 .net *"_ivl_10", 0 0, L_0x1f3adb0;  1 drivers
v0x1f36b90_0 .net *"_ivl_4", 0 0, L_0x1f3ab10;  1 drivers
v0x1f36c80_0 .net *"_ivl_6", 0 0, L_0x1f3abb0;  1 drivers
v0x1f36d60_0 .net *"_ivl_8", 0 0, L_0x1f3aca0;  1 drivers
v0x1f36e90_0 .net "a", 0 0, L_0x1f3af70;  1 drivers
v0x1f36f50_0 .net "b", 0 0, L_0x1f3b0e0;  1 drivers
v0x1f37010_0 .net "cin", 0 0, L_0x1f3b210;  1 drivers
v0x1f370d0_0 .net "cout", 0 0, L_0x1f3ae60;  1 drivers
v0x1f37220_0 .net "s", 0 0, L_0x1f3aa70;  1 drivers
S_0x1f37380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x1f34da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1f3b390 .functor XOR 1, L_0x1f3b8f0, L_0x1f3ba20, C4<0>, C4<0>;
L_0x1f3b400 .functor XOR 1, L_0x1f3b390, L_0x1f3bc30, C4<0>, C4<0>;
L_0x1f3b470 .functor AND 1, L_0x1f3b8f0, L_0x1f3ba20, C4<1>, C4<1>;
L_0x1f3b530 .functor AND 1, L_0x1f3b8f0, L_0x1f3bc30, C4<1>, C4<1>;
L_0x1f3b620 .functor OR 1, L_0x1f3b470, L_0x1f3b530, C4<0>, C4<0>;
L_0x1f3b730 .functor AND 1, L_0x1f3ba20, L_0x1f3bc30, C4<1>, C4<1>;
L_0x1f3b7e0 .functor OR 1, L_0x1f3b620, L_0x1f3b730, C4<0>, C4<0>;
v0x1f375c0_0 .net *"_ivl_0", 0 0, L_0x1f3b390;  1 drivers
v0x1f376c0_0 .net *"_ivl_10", 0 0, L_0x1f3b730;  1 drivers
v0x1f377a0_0 .net *"_ivl_4", 0 0, L_0x1f3b470;  1 drivers
v0x1f37890_0 .net *"_ivl_6", 0 0, L_0x1f3b530;  1 drivers
v0x1f37970_0 .net *"_ivl_8", 0 0, L_0x1f3b620;  1 drivers
v0x1f37aa0_0 .net "a", 0 0, L_0x1f3b8f0;  1 drivers
v0x1f37b60_0 .net "b", 0 0, L_0x1f3ba20;  1 drivers
v0x1f37c20_0 .net "cin", 0 0, L_0x1f3bc30;  1 drivers
v0x1f37ce0_0 .net "cout", 0 0, L_0x1f3b7e0;  1 drivers
v0x1f37e30_0 .net "s", 0 0, L_0x1f3b400;  1 drivers
S_0x1f384d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x1eee160;
 .timescale -12 -12;
E_0x1f020e0 .event anyedge, v0x1f38dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f38dc0_0;
    %nor/r;
    %assign/vec4 v0x1f38dc0_0, 0;
    %wait E_0x1f020e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f34900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f01c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1f34cc0_0, 0;
    %assign/vec4 v0x1f34c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1eee160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f38c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f38dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1eee160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f38c60_0;
    %inv;
    %store/vec4 v0x1f38c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1eee160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f34b20_0, v0x1f39110_0, v0x1f391d0_0, v0x1f39290_0, v0x1f38fd0_0, v0x1f38f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1eee160;
T_5 ;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1eee160;
T_6 ;
    %wait E_0x1f01c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f38d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f38d00_0, 4, 32;
    %load/vec4 v0x1f39070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f38d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f38d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f38d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1f38fd0_0;
    %load/vec4 v0x1f38fd0_0;
    %load/vec4 v0x1f38f10_0;
    %xor;
    %load/vec4 v0x1f38fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f38d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1f38d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f38d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response39/top_module.sv";
