#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun  9 11:41:21 2021
# Process ID: 15380
# Current directory: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22056 E:\Acedemic\sem 5\Processor_Design_Project\Processor_Vivado\Contributors\Shamal\GenPurReg\GenPurReg.xpr
# Log file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/vivado.log
# Journal file: E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.xpr}
update_compile_order -fileset sources_1
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
close [ open {E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/reg_selectorTB.v} w ]
add_files {{E:/Acedemic/sem 5/Processor_Design_Project/Processor_Vivado/Contributors/Shamal/GenPurReg/GenPurReg.srcs/sources_1/new/reg_selectorTB.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reg_selectorTB [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reg_selectorTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source reg_selectorTB.tcl
close_sim
launch_simulation
source reg_selectorTB.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ProcessorTB [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ProcessorTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
synth_design -rtl -name rtl_1
close_design
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
launch_simulation
source ProcessorTB.tcl
close_sim
close_project
