Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:21:44 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_synth_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.731        0.000                      0                 1819        0.073        0.000                      0                 1819        3.020        0.000                       0                  1706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                4.731        0.000                      0                 1819        0.073        0.000                      0                 1819        3.020        0.000                       0                  1706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        4.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 uut/divisor_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/p_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.151ns  (logic 3.378ns (65.579%)  route 1.773ns (34.421%))
  Logic Levels:           14  (CARRY4=12 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, unplaced)      0.584     2.920    uut/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  uut/divisor_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.376 f  uut/divisor_reg[9][0]/Q
                         net (fo=4, unplaced)         0.765     4.141    uut/divisor_reg_n_0_[9][0]
                         LUT4 (Prop_lut4_I1_O)        0.321     4.462 r  uut/dividend_reg[30][20]_srl21_i_32/O
                         net (fo=1, unplaced)         0.000     4.462    uut/dividend_reg[30][20]_srl21_i_32_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     5.015 r  uut/dividend_reg[30][20]_srl21_i_20/CO[3]
                         net (fo=1, unplaced)         0.009     5.024    uut/dividend_reg[30][20]_srl21_i_20_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.138 r  uut/dividend_reg[30][20]_srl21_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     5.138    uut/dividend_reg[30][20]_srl21_i_11_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.252 r  uut/dividend_reg[30][20]_srl21_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     5.252    uut/dividend_reg[30][20]_srl21_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.366 r  uut/dividend_reg[30][20]_srl21_i_1/CO[3]
                         net (fo=33, unplaced)        0.990     6.356    uut/dividend_reg[30][20]_srl21_i_1_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     6.480 r  uut/p[10][2]_i_4/O
                         net (fo=1, unplaced)         0.000     6.480    uut/p[10][2]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.030 r  uut/p_reg[10][2]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     7.039    uut/p_reg[10][2]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  uut/p_reg[10][6]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.153    uut/p_reg[10][6]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  uut/p_reg[10][10]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.267    uut/p_reg[10][10]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  uut/p_reg[10][14]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.381    uut/p_reg[10][14]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  uut/p_reg[10][18]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.495    uut/p_reg[10][18]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  uut/p_reg[10][22]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.609    uut/p_reg[10][22]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.723 r  uut/p_reg[10][26]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.723    uut/p_reg[10][26]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.071 r  uut/p_reg[10][30]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.071    uut/p_reg[10][30]_i_1_n_6
                         FDRE                                         r  uut/p_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, unplaced)      0.439    12.660    uut/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  uut/p_reg[10][28]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_D)        0.062    12.802    uut/p_reg[10][28]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  4.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 uut/dividend_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/dividend_reg[10][30]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.546    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.572 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, unplaced)      0.114     0.686    uut/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  uut/dividend_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.827 r  uut/dividend_reg[0][20]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut/p_2_in[21]
                         SRL16E                                       r  uut/dividend_reg[10][30]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.751    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.780 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1705, unplaced)      0.259     1.039    uut/clk_100mhz_IBUF_BUFG
                         SRL16E                                       r  uut/dividend_reg[10][30]_srl10/CLK
                         clock pessimism             -0.208     0.831    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     0.895    uut/dividend_reg[10][30]_srl10
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845                clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.000       5.020                uut/dividend_reg[10][30]_srl10/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020                uut/dividend_reg[10][30]_srl10/CLK



