INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.gen/sources_1/ip/DataMem/sim/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.gen/sources_1/ip/InstrMem/sim/InstrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sources_1/new/bpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sources_1/new/cpu_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sources_1/new/pdu_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdu_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sources_1/new/top_v2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_v2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/USTC/COD_LAB_2021/lab5/COD_lab5/COD_lab5.srcs/sim_1/new/fib_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fib_sim
