

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Sun Jun 28 20:30:36 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISBbits	set	3987
    50  0000                     _LATB	set	3978
    51                           
    52                           ; #config settings
    53                           
    54                           	psect	cinit
    55  007FB6                     __pcinit:
    56                           	callstack 0
    57  007FB6                     start_initialization:
    58                           	callstack 0
    59  007FB6                     __initialization:
    60                           	callstack 0
    61  007FB6                     end_of_initialization:
    62                           	callstack 0
    63  007FB6                     __end_of__initialization:
    64                           	callstack 0
    65  007FB6  0100               	movlb	0
    66  007FB8  EFE2  F03F         	goto	_main	;jump to C main() function
    67                           
    68                           	psect	cstackCOMRAM
    69  000001                     __pcstackCOMRAM:
    70                           	callstack 0
    71  000001                     ??_main:
    72                           
    73                           ; 1 bytes @ 0x0
    74  000001                     	ds	2
    75                           
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 23 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2, cstack
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          2       0       0       0       0       0       0       0       0
    98 ;;      Totals:         2       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        2 bytes
   100 ;; Hardware stack levels required when called:    1
   101 ;; This function calls:
   102 ;;		_PORTB_INIT
   103 ;; This function is called by:
   104 ;;		Startup code after reset
   105 ;; This function uses a non-reentrant model
   106 ;;
   107                           
   108                           	psect	text0
   109  007FC4                     __ptext0:
   110                           	callstack 0
   111  007FC4                     _main:
   112                           	callstack 30
   113  007FC4                     
   114                           ;main.c: 24:     PORTB_INIT();
   115  007FC4  ECDE  F03F         	call	_PORTB_INIT	;wreg free
   116  007FC8                     l701:
   117                           
   118                           ;main.c: 26:         PORTBbits.RB1 = 1;
   119  007FC8  8281               	bsf	129,1,c	;volatile
   120  007FCA                     
   121                           ;main.c: 27:         _delay((unsigned long)((500)*(10000000/4000.0)));
   122  007FCA  0E07               	movlw	7
   123  007FCC  6E02               	movwf	(??_main+1)^0,c
   124  007FCE  0E58               	movlw	88
   125  007FD0  6E01               	movwf	??_main^0,c
   126  007FD2  0E5A               	movlw	90
   127  007FD4                     u17:
   128  007FD4  2EE8               	decfsz	wreg,f,c
   129  007FD6  D7FE               	bra	u17
   130  007FD8  2E01               	decfsz	??_main^0,f,c
   131  007FDA  D7FC               	bra	u17
   132  007FDC  2E02               	decfsz	(??_main+1)^0,f,c
   133  007FDE  D7FA               	bra	u17
   134  007FE0                     
   135                           ;main.c: 28:         PORTBbits.RB1 = 0;
   136  007FE0  9281               	bcf	129,1,c	;volatile
   137  007FE2                     
   138                           ;main.c: 29:         _delay((unsigned long)((500)*(10000000/4000.0)));
   139  007FE2  0E07               	movlw	7
   140  007FE4  6E02               	movwf	(??_main+1)^0,c
   141  007FE6  0E58               	movlw	88
   142  007FE8  6E01               	movwf	??_main^0,c
   143  007FEA  0E5A               	movlw	90
   144  007FEC                     u27:
   145  007FEC  2EE8               	decfsz	wreg,f,c
   146  007FEE  D7FE               	bra	u27
   147  007FF0  2E01               	decfsz	??_main^0,f,c
   148  007FF2  D7FC               	bra	u27
   149  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   150  007FF6  D7FA               	bra	u27
   151  007FF8  EFE4  F03F         	goto	l701
   152  007FFC  EF00  F000         	goto	start
   153  008000                     __end_of_main:
   154                           	callstack 0
   155                           
   156 ;; *************** function _PORTB_INIT *****************
   157 ;; Defined at:
   158 ;;		line 16 in file "main.c"
   159 ;; Parameters:    Size  Location     Type
   160 ;;		None
   161 ;; Auto vars:     Size  Location     Type
   162 ;;		None
   163 ;; Return value:  Size  Location     Type
   164 ;;                  1    wreg      void 
   165 ;; Registers used:
   166 ;;		wreg, status,2
   167 ;; Tracked objects:
   168 ;;		On entry : 0/0
   169 ;;		On exit  : 0/0
   170 ;;		Unchanged: 0/0
   171 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   172 ;;      Params:         0       0       0       0       0       0       0       0       0
   173 ;;      Locals:         0       0       0       0       0       0       0       0       0
   174 ;;      Temps:          0       0       0       0       0       0       0       0       0
   175 ;;      Totals:         0       0       0       0       0       0       0       0       0
   176 ;;Total ram usage:        0 bytes
   177 ;; Hardware stack levels used:    1
   178 ;; This function calls:
   179 ;;		Nothing
   180 ;; This function is called by:
   181 ;;		_main
   182 ;; This function uses a non-reentrant model
   183 ;;
   184                           
   185                           	psect	text1
   186  007FBC                     __ptext1:
   187                           	callstack 0
   188  007FBC                     _PORTB_INIT:
   189                           	callstack 30
   190  007FBC                     
   191                           ;main.c: 17:     LATB = 0;
   192  007FBC  0E00               	movlw	0
   193  007FBE  6E8A               	movwf	138,c	;volatile
   194  007FC0                     
   195                           ;main.c: 18:     TRISBbits.RB1 = 0;
   196  007FC0  9293               	bcf	147,1,c	;volatile
   197  007FC2  0012               	return		;funcret
   198  007FC4                     __end_of_PORTB_INIT:
   199                           	callstack 0
   200  0000                     
   201                           	psect	rparam
   202  0000                     
   203                           	psect	idloc
   204                           
   205                           ;Config register IDLOC0 @ 0x200000
   206                           ;	unspecified, using default values
   207  200000                     	org	2097152
   208  200000  FF                 	db	255
   209                           
   210                           ;Config register IDLOC1 @ 0x200001
   211                           ;	unspecified, using default values
   212  200001                     	org	2097153
   213  200001  FF                 	db	255
   214                           
   215                           ;Config register IDLOC2 @ 0x200002
   216                           ;	unspecified, using default values
   217  200002                     	org	2097154
   218  200002  FF                 	db	255
   219                           
   220                           ;Config register IDLOC3 @ 0x200003
   221                           ;	unspecified, using default values
   222  200003                     	org	2097155
   223  200003  FF                 	db	255
   224                           
   225                           ;Config register IDLOC4 @ 0x200004
   226                           ;	unspecified, using default values
   227  200004                     	org	2097156
   228  200004  FF                 	db	255
   229                           
   230                           ;Config register IDLOC5 @ 0x200005
   231                           ;	unspecified, using default values
   232  200005                     	org	2097157
   233  200005  FF                 	db	255
   234                           
   235                           ;Config register IDLOC6 @ 0x200006
   236                           ;	unspecified, using default values
   237  200006                     	org	2097158
   238  200006  FF                 	db	255
   239                           
   240                           ;Config register IDLOC7 @ 0x200007
   241                           ;	unspecified, using default values
   242  200007                     	org	2097159
   243  200007  FF                 	db	255
   244                           
   245                           	psect	config
   246                           
   247                           ;Config register CONFIG1L @ 0x300000
   248                           ;	PLL Prescaler Selection bits
   249                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   250                           ;	System Clock Postscaler Selection bits
   251                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   252                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   253                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   254  300000                     	org	3145728
   255  300000  00                 	db	0
   256                           
   257                           ;Config register CONFIG1H @ 0x300001
   258                           ;	Oscillator Selection bits
   259                           ;	FOSC = HS, HS oscillator (HS)
   260                           ;	Fail-Safe Clock Monitor Enable bit
   261                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   262                           ;	Internal/External Oscillator Switchover bit
   263                           ;	IESO = OFF, Oscillator Switchover mode disabled
   264  300001                     	org	3145729
   265  300001  0C                 	db	12
   266                           
   267                           ;Config register CONFIG2L @ 0x300002
   268                           ;	Power-up Timer Enable bit
   269                           ;	PWRT = ON, PWRT enabled
   270                           ;	Brown-out Reset Enable bits
   271                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   272                           ;	Brown-out Reset Voltage bits
   273                           ;	BORV = 3, Minimum setting 2.05V
   274                           ;	USB Voltage Regulator Enable bit
   275                           ;	VREGEN = OFF, USB voltage regulator disabled
   276  300002                     	org	3145730
   277  300002  18                 	db	24
   278                           
   279                           ;Config register CONFIG2H @ 0x300003
   280                           ;	Watchdog Timer Enable bit
   281                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   282                           ;	Watchdog Timer Postscale Select bits
   283                           ;	WDTPS = 32768, 1:32768
   284  300003                     	org	3145731
   285  300003  1E                 	db	30
   286                           
   287                           ; Padding undefined space
   288  300004                     	org	3145732
   289  300004  FF                 	db	255
   290                           
   291                           ;Config register CONFIG3H @ 0x300005
   292                           ;	CCP2 MUX bit
   293                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   294                           ;	PORTB A/D Enable bit
   295                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   296                           ;	Low-Power Timer 1 Oscillator Enable bit
   297                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   298                           ;	MCLR Pin Enable bit
   299                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   300  300005                     	org	3145733
   301  300005  83                 	db	131
   302                           
   303                           ;Config register CONFIG4L @ 0x300006
   304                           ;	Stack Full/Underflow Reset Enable bit
   305                           ;	STVREN = ON, Stack full/underflow will cause Reset
   306                           ;	Single-Supply ICSP Enable bit
   307                           ;	LVP = OFF, Single-Supply ICSP disabled
   308                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   309                           ;	ICPRT = OFF, ICPORT disabled
   310                           ;	Extended Instruction Set Enable bit
   311                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   312                           ;	Background Debugger Enable bit
   313                           ;	DEBUG = 0x1, unprogrammed default
   314  300006                     	org	3145734
   315  300006  81                 	db	129
   316                           
   317                           ; Padding undefined space
   318  300007                     	org	3145735
   319  300007  FF                 	db	255
   320                           
   321                           ;Config register CONFIG5L @ 0x300008
   322                           ;	Code Protection bit
   323                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   324                           ;	Code Protection bit
   325                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   326                           ;	Code Protection bit
   327                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   328                           ;	Code Protection bit
   329                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   330  300008                     	org	3145736
   331  300008  0F                 	db	15
   332                           
   333                           ;Config register CONFIG5H @ 0x300009
   334                           ;	Boot Block Code Protection bit
   335                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   336                           ;	Data EEPROM Code Protection bit
   337                           ;	CPD = OFF, Data EEPROM is not code-protected
   338  300009                     	org	3145737
   339  300009  C0                 	db	192
   340                           
   341                           ;Config register CONFIG6L @ 0x30000A
   342                           ;	Write Protection bit
   343                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   344                           ;	Write Protection bit
   345                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   346                           ;	Write Protection bit
   347                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   348                           ;	Write Protection bit
   349                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   350  30000A                     	org	3145738
   351  30000A  0F                 	db	15
   352                           
   353                           ;Config register CONFIG6H @ 0x30000B
   354                           ;	Configuration Register Write Protection bit
   355                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   356                           ;	Boot Block Write Protection bit
   357                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   358                           ;	Data EEPROM Write Protection bit
   359                           ;	WRTD = OFF, Data EEPROM is not write-protected
   360  30000B                     	org	3145739
   361  30000B  E0                 	db	224
   362                           
   363                           ;Config register CONFIG7L @ 0x30000C
   364                           ;	Table Read Protection bit
   365                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   366                           ;	Table Read Protection bit
   367                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   368                           ;	Table Read Protection bit
   369                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370                           ;	Table Read Protection bit
   371                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   372  30000C                     	org	3145740
   373  30000C  0F                 	db	15
   374                           
   375                           ;Config register CONFIG7H @ 0x30000D
   376                           ;	Boot Block Table Read Protection bit
   377                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   378  30000D                     	org	3145741
   379  30000D  40                 	db	64
   380                           tosu	equ	0xFFF
   381                           tosh	equ	0xFFE
   382                           tosl	equ	0xFFD
   383                           stkptr	equ	0xFFC
   384                           pclatu	equ	0xFFB
   385                           pclath	equ	0xFFA
   386                           pcl	equ	0xFF9
   387                           tblptru	equ	0xFF8
   388                           tblptrh	equ	0xFF7
   389                           tblptrl	equ	0xFF6
   390                           tablat	equ	0xFF5
   391                           prodh	equ	0xFF4
   392                           prodl	equ	0xFF3
   393                           indf0	equ	0xFEF
   394                           postinc0	equ	0xFEE
   395                           postdec0	equ	0xFED
   396                           preinc0	equ	0xFEC
   397                           plusw0	equ	0xFEB
   398                           fsr0h	equ	0xFEA
   399                           fsr0l	equ	0xFE9
   400                           wreg	equ	0xFE8
   401                           indf1	equ	0xFE7
   402                           postinc1	equ	0xFE6
   403                           postdec1	equ	0xFE5
   404                           preinc1	equ	0xFE4
   405                           plusw1	equ	0xFE3
   406                           fsr1h	equ	0xFE2
   407                           fsr1l	equ	0xFE1
   408                           bsr	equ	0xFE0
   409                           indf2	equ	0xFDF
   410                           postinc2	equ	0xFDE
   411                           postdec2	equ	0xFDD
   412                           preinc2	equ	0xFDC
   413                           plusw2	equ	0xFDB
   414                           fsr2h	equ	0xFDA
   415                           fsr2l	equ	0xFD9
   416                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                         _PORTB_INIT
 ---------------------------------------------------------------------------------
 (1) _PORTB_INIT                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _PORTB_INIT

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Sun Jun 28 20:30:36 2020

                     l11 7FC2                       u17 7FD4                       u27 7FEC  
                    l701 7FC8                      l703 7FCA                      l705 7FE0  
                    l707 7FE2                      l695 7FBC                      l697 7FC0  
                    l699 7FC4                      wreg 000FE8                     _LATB 000F8A  
                   _main 7FC4                     start 0000             ___param_bank 000000  
                  ?_main 0001              ?_PORTB_INIT 0001          __initialization 7FB6  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
    __size_of_PORTB_INIT 0008               __accesstop 0060  __end_of__initialization 7FB6  
          ___rparam_used 000001           __pcstackCOMRAM 0001             ??_PORTB_INIT 0001  
                __Hparam 0000                  __Lparam 0000       __end_of_PORTB_INIT 7FC4  
                __pcinit 7FB6                  __ramtop 0800                  __ptext0 7FC4  
                __ptext1 7FBC     end_of_initialization 7FB6                _PORTBbits 000F81  
              _TRISBbits 000F93      start_initialization 7FB6                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 003C               _PORTB_INIT 7FBC  
